// Copyright (C) 1991-2011 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 11.0 Build 157 04/27/2011 SJ Web Edition"

// DATE "11/06/2011 18:47:25"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mil1_FSM (
	SEVEN_SEGMENT_N_O_0_0,
	SEVEN_SEGMENT_N_O_0_1,
	SEVEN_SEGMENT_N_O_0_2,
	SEVEN_SEGMENT_N_O_0_3,
	SEVEN_SEGMENT_N_O_0_4,
	SEVEN_SEGMENT_N_O_0_5,
	SEVEN_SEGMENT_N_O_0_6,
	SEVEN_SEGMENT_N_O_1_0,
	SEVEN_SEGMENT_N_O_1_1,
	SEVEN_SEGMENT_N_O_1_2,
	SEVEN_SEGMENT_N_O_1_3,
	SEVEN_SEGMENT_N_O_1_4,
	SEVEN_SEGMENT_N_O_1_5,
	SEVEN_SEGMENT_N_O_1_6,
	SEVEN_SEGMENT_N_O_2_0,
	SEVEN_SEGMENT_N_O_2_1,
	SEVEN_SEGMENT_N_O_2_2,
	SEVEN_SEGMENT_N_O_2_3,
	SEVEN_SEGMENT_N_O_2_4,
	SEVEN_SEGMENT_N_O_2_5,
	SEVEN_SEGMENT_N_O_2_6,
	SEVEN_SEGMENT_N_O_3_0,
	SEVEN_SEGMENT_N_O_3_1,
	SEVEN_SEGMENT_N_O_3_2,
	SEVEN_SEGMENT_N_O_3_3,
	SEVEN_SEGMENT_N_O_3_4,
	SEVEN_SEGMENT_N_O_3_5,
	SEVEN_SEGMENT_N_O_3_6,
	SEVEN_SEGMENT_N_O_4_0,
	SEVEN_SEGMENT_N_O_4_1,
	SEVEN_SEGMENT_N_O_4_2,
	SEVEN_SEGMENT_N_O_4_3,
	SEVEN_SEGMENT_N_O_4_4,
	SEVEN_SEGMENT_N_O_4_5,
	SEVEN_SEGMENT_N_O_4_6,
	SEVEN_SEGMENT_N_O_5_0,
	SEVEN_SEGMENT_N_O_5_1,
	SEVEN_SEGMENT_N_O_5_2,
	SEVEN_SEGMENT_N_O_5_3,
	SEVEN_SEGMENT_N_O_5_4,
	SEVEN_SEGMENT_N_O_5_5,
	SEVEN_SEGMENT_N_O_5_6,
	SEVEN_SEGMENT_N_O_6_0,
	SEVEN_SEGMENT_N_O_6_1,
	SEVEN_SEGMENT_N_O_6_2,
	SEVEN_SEGMENT_N_O_6_3,
	SEVEN_SEGMENT_N_O_6_4,
	SEVEN_SEGMENT_N_O_6_5,
	SEVEN_SEGMENT_N_O_6_6,
	SEVEN_SEGMENT_N_O_7_0,
	SEVEN_SEGMENT_N_O_7_1,
	SEVEN_SEGMENT_N_O_7_2,
	SEVEN_SEGMENT_N_O_7_3,
	SEVEN_SEGMENT_N_O_7_4,
	SEVEN_SEGMENT_N_O_7_5,
	SEVEN_SEGMENT_N_O_7_6,
	LED_GREEN_O,
	VGA_CLOCK_O,
	VGA_HSYNC_O,
	VGA_VSYNC_O,
	VGA_BLANK_O,
	VGA_SYNC_O,
	VGA_RED_O,
	VGA_GREEN_O,
	VGA_BLUE_O,
	SRAM_ADDRESS_O,
	SRAM_UB_N_O,
	SRAM_LB_N_O,
	SRAM_WE_N_O,
	SRAM_CE_N_O,
	SRAM_OE_N_O,
	UART_TX_O,
	CLOCK_50_I,
	PUSH_BUTTON_I,
	SWITCH_I,
	SRAM_DATA_IO,
	UART_RX_I);
output 	SEVEN_SEGMENT_N_O_0_0;
output 	SEVEN_SEGMENT_N_O_0_1;
output 	SEVEN_SEGMENT_N_O_0_2;
output 	SEVEN_SEGMENT_N_O_0_3;
output 	SEVEN_SEGMENT_N_O_0_4;
output 	SEVEN_SEGMENT_N_O_0_5;
output 	SEVEN_SEGMENT_N_O_0_6;
output 	SEVEN_SEGMENT_N_O_1_0;
output 	SEVEN_SEGMENT_N_O_1_1;
output 	SEVEN_SEGMENT_N_O_1_2;
output 	SEVEN_SEGMENT_N_O_1_3;
output 	SEVEN_SEGMENT_N_O_1_4;
output 	SEVEN_SEGMENT_N_O_1_5;
output 	SEVEN_SEGMENT_N_O_1_6;
output 	SEVEN_SEGMENT_N_O_2_0;
output 	SEVEN_SEGMENT_N_O_2_1;
output 	SEVEN_SEGMENT_N_O_2_2;
output 	SEVEN_SEGMENT_N_O_2_3;
output 	SEVEN_SEGMENT_N_O_2_4;
output 	SEVEN_SEGMENT_N_O_2_5;
output 	SEVEN_SEGMENT_N_O_2_6;
output 	SEVEN_SEGMENT_N_O_3_0;
output 	SEVEN_SEGMENT_N_O_3_1;
output 	SEVEN_SEGMENT_N_O_3_2;
output 	SEVEN_SEGMENT_N_O_3_3;
output 	SEVEN_SEGMENT_N_O_3_4;
output 	SEVEN_SEGMENT_N_O_3_5;
output 	SEVEN_SEGMENT_N_O_3_6;
output 	SEVEN_SEGMENT_N_O_4_0;
output 	SEVEN_SEGMENT_N_O_4_1;
output 	SEVEN_SEGMENT_N_O_4_2;
output 	SEVEN_SEGMENT_N_O_4_3;
output 	SEVEN_SEGMENT_N_O_4_4;
output 	SEVEN_SEGMENT_N_O_4_5;
output 	SEVEN_SEGMENT_N_O_4_6;
output 	SEVEN_SEGMENT_N_O_5_0;
output 	SEVEN_SEGMENT_N_O_5_1;
output 	SEVEN_SEGMENT_N_O_5_2;
output 	SEVEN_SEGMENT_N_O_5_3;
output 	SEVEN_SEGMENT_N_O_5_4;
output 	SEVEN_SEGMENT_N_O_5_5;
output 	SEVEN_SEGMENT_N_O_5_6;
output 	SEVEN_SEGMENT_N_O_6_0;
output 	SEVEN_SEGMENT_N_O_6_1;
output 	SEVEN_SEGMENT_N_O_6_2;
output 	SEVEN_SEGMENT_N_O_6_3;
output 	SEVEN_SEGMENT_N_O_6_4;
output 	SEVEN_SEGMENT_N_O_6_5;
output 	SEVEN_SEGMENT_N_O_6_6;
output 	SEVEN_SEGMENT_N_O_7_0;
output 	SEVEN_SEGMENT_N_O_7_1;
output 	SEVEN_SEGMENT_N_O_7_2;
output 	SEVEN_SEGMENT_N_O_7_3;
output 	SEVEN_SEGMENT_N_O_7_4;
output 	SEVEN_SEGMENT_N_O_7_5;
output 	SEVEN_SEGMENT_N_O_7_6;
output 	[8:0] LED_GREEN_O;
output 	VGA_CLOCK_O;
output 	VGA_HSYNC_O;
output 	VGA_VSYNC_O;
output 	VGA_BLANK_O;
output 	VGA_SYNC_O;
output 	[9:0] VGA_RED_O;
output 	[9:0] VGA_GREEN_O;
output 	[9:0] VGA_BLUE_O;
output 	[17:0] SRAM_ADDRESS_O;
output 	SRAM_UB_N_O;
output 	SRAM_LB_N_O;
output 	SRAM_WE_N_O;
output 	SRAM_CE_N_O;
output 	SRAM_OE_N_O;
output 	UART_TX_O;
input 	CLOCK_50_I;
input 	[3:0] PUSH_BUTTON_I;
input 	[17:0] SWITCH_I;
inout 	[15:0] SRAM_DATA_IO;
input 	UART_RX_I;

// Design Ports Information
// SRAM_DATA_IO[0]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[1]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[2]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[3]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[4]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[5]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[7]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[8]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[9]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[10]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[11]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[12]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[13]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[14]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_DATA_IO[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PUSH_BUTTON_I[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_I[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_I[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PUSH_BUTTON_I[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SEVEN_SEGMENT_N_O[0][0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[0][6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[1][6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[2][6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[3][6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[4][6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[5][6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[6][6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SEVEN_SEGMENT_N_O[7][6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LED_GREEN_O[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_CLOCK_O	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_HSYNC_O	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_VSYNC_O	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLANK_O	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_SYNC_O	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[0]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[2]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[5]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[6]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[7]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[8]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_RED_O[9]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[2]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[3]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[4]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[5]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[6]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[7]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_GREEN_O[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[2]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[4]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[5]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// VGA_BLUE_O[9]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[0]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[2]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[3]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[4]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[5]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[6]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[7]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[8]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[9]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[10]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[11]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[12]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[13]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[14]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_ADDRESS_O[17]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_UB_N_O	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_LB_N_O	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_WE_N_O	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_CE_N_O	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SRAM_OE_N_O	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// UART_TX_O	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50_I	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SWITCH_I[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_RX_I	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mil1_FSM_v_fast.sdo");
// synopsys translate_on

wire \Add7~4_combout ;
wire \Add5~0_combout ;
wire \Add5~2_combout ;
wire \Add5~4_combout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1 ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2 ;
wire \Add7~10_combout ;
wire \Add5~10_combout ;
wire \Add7~12_combout ;
wire \Add5~12_combout ;
wire \Add7~14_combout ;
wire \Add5~14_combout ;
wire \Add5~18_combout ;
wire \Add5~20_combout ;
wire \Add6~4_combout ;
wire \Add5~22_combout ;
wire \Add6~6_combout ;
wire \Add1~6_combout ;
wire \Add7~22_combout ;
wire \Add1~10_combout ;
wire \Add6~12_combout ;
wire \Add5~31 ;
wire \Add7~31 ;
wire \Add5~32_combout ;
wire \Add7~32_combout ;
wire \Add8~0_combout ;
wire \Add8~4_combout ;
wire \Add8~6_combout ;
wire \Y_data_count[1]~20_combout ;
wire \Y_data_count[3]~24_combout ;
wire \Add3~2_combout ;
wire \Add3~10_combout ;
wire \Add8~19_combout ;
wire \Add8~21_combout ;
wire \Add8~23_combout ;
wire \Add8~25_combout ;
wire \Y_data_count[12]~42_combout ;
wire \Add3~26_combout ;
wire \Add8~27_combout ;
wire \Add3~28_combout ;
wire \Add8~29_combout ;
wire \Y_data_count[14]~46_combout ;
wire \Add8~31_combout ;
wire \Y_data_count[15]~48_combout ;
wire \Add3~34_combout ;
wire \VGA_unit|VGA_unit|H_Cont[3]~16_combout ;
wire \VGA_unit|VGA_unit|V_Cont[5]~20_combout ;
wire \VGA_unit|VGA_unit|Add1~0_combout ;
wire \VGA_unit|VGA_unit|Add1~14_combout ;
wire \SRAM_address[7]~14_combout ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \Selector10~0_combout ;
wire \Selector10~1_combout ;
wire \Selector9~5_combout ;
wire \Selector9~6_combout ;
wire \Selector9~7_combout ;
wire \Selector6~0_combout ;
wire \Selector6~1_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \Selector5~2_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \WideOr12~0_combout ;
wire \VGA_unit|VGA_unit|LessThan1~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~2_combout ;
wire \Selector76~0_combout ;
wire \Selector77~0_combout ;
wire \write_count[4]~2_combout ;
wire \Selector55~0_combout ;
wire \write_count[9]~4_combout ;
wire \Selector47~0_combout ;
wire \UART_unit|UART_RX|always0~0_combout ;
wire \VGA_unit|always0~1_combout ;
wire \VGA_unit|always0~2_combout ;
wire \VGA_unit|always0~3_combout ;
wire \VGA_unit|always0~4_combout ;
wire \Selector17~0_combout ;
wire \Selector60~1_combout ;
wire \Selector17~1_combout ;
wire \Selector59~2_combout ;
wire \Selector59~4_combout ;
wire \Selector59~5_combout ;
wire \Selector14~0_combout ;
wire \Selector14~1_combout ;
wire \Add8~37_combout ;
wire \WideOr23~8_combout ;
wire \WideOr21~2_combout ;
wire \WideOr21~combout ;
wire \WideNor0~5_combout ;
wire \Selector20~2_combout ;
wire \Selector19~3_combout ;
wire \Selector9~10_combout ;
wire \Selector9~11_combout ;
wire \SRAM_DATA_IO[0]~0 ;
wire \SRAM_DATA_IO[1]~1 ;
wire \SRAM_DATA_IO[2]~2 ;
wire \SRAM_DATA_IO[3]~3 ;
wire \SRAM_DATA_IO[4]~4 ;
wire \SRAM_DATA_IO[5]~5 ;
wire \SRAM_DATA_IO[6]~6 ;
wire \SRAM_DATA_IO[7]~7 ;
wire \SRAM_DATA_IO[8]~8 ;
wire \SRAM_DATA_IO[9]~9 ;
wire \SRAM_DATA_IO[10]~10 ;
wire \SRAM_DATA_IO[11]~11 ;
wire \SRAM_DATA_IO[12]~12 ;
wire \SRAM_DATA_IO[13]~13 ;
wire \SRAM_DATA_IO[14]~14 ;
wire \SRAM_DATA_IO[15]~15 ;
wire \CLOCK_50_I~combout ;
wire \CLOCK_50_I~clkctrl_outclk ;
wire \Selector21~12_combout ;
wire \Equal0~2_combout ;
wire \Equal0~0_combout ;
wire \Selector19~6_combout ;
wire \Selector21~13_combout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ;
wire \resetn~combout ;
wire \Selector46~0_combout ;
wire \Selector59~0_combout ;
wire \write_count[9]~5_combout ;
wire \WideOr19~8_combout ;
wire \write_count[6]~1_combout ;
wire \Selector59~1_combout ;
wire \write_count[4]~3_combout ;
wire \Add3~0_combout ;
wire \Selector60~0_combout ;
wire \Add3~1 ;
wire \Add3~3 ;
wire \Add3~4_combout ;
wire \Selector58~0_combout ;
wire \Add3~5 ;
wire \Add3~6_combout ;
wire \Selector57~0_combout ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \Selector56~0_combout ;
wire \Add3~9 ;
wire \Add3~11 ;
wire \Add3~13 ;
wire \Add3~15 ;
wire \Add3~16_combout ;
wire \Selector52~0_combout ;
wire \Add3~17 ;
wire \Add3~18_combout ;
wire \Selector51~0_combout ;
wire \Add3~19 ;
wire \Add3~20_combout ;
wire \Selector50~0_combout ;
wire \Add3~21 ;
wire \Add3~22_combout ;
wire \Selector49~0_combout ;
wire \Add3~23 ;
wire \Add3~24_combout ;
wire \Selector48~0_combout ;
wire \Add3~25 ;
wire \Add3~27 ;
wire \Add3~29 ;
wire \Add3~30_combout ;
wire \Selector45~0_combout ;
wire \Add3~31 ;
wire \Add3~32_combout ;
wire \Selector44~0_combout ;
wire \LessThan0~4_combout ;
wire \Selector43~0_combout ;
wire \Add3~33 ;
wire \Add3~35 ;
wire \Add3~36_combout ;
wire \Selector42~0_combout ;
wire \Equal0~1_combout ;
wire \Selector21~10_combout ;
wire \Selector21~11_combout ;
wire \Selector20~3_combout ;
wire \Selector20~4_combout ;
wire \Selector19~8_combout ;
wire \Selector19~7_combout ;
wire \WideOr12~1_combout ;
wire \Selector18~2_combout ;
wire \Selector18~3_combout ;
wire \Selector18~4_combout ;
wire \Selector18~6_combout ;
wire \Selector18~5_combout ;
wire \SRAM_we_n~regout ;
wire \SRAM_unit|SRAM_WE_N_O~0_combout ;
wire \SRAM_unit|SRAM_WE_N_O~regout ;
wire \Selector13~10_combout ;
wire \Selector13~11_combout ;
wire \SRAM_address[7]~15_combout ;
wire \Selector12~0_combout ;
wire \Add3~14_combout ;
wire \Selector53~0_combout ;
wire \Selector13~9_combout ;
wire \Selector10~2_combout ;
wire \SRAM_address[11]~16_combout ;
wire \SRAM_address[4]~17_combout ;
wire \SRAM_address[4]~18_combout ;
wire \SRAM_address[4]~19_combout ;
wire \Y_data_count[0]~18_combout ;
wire \Y_data_count[0]~19 ;
wire \Y_data_count[1]~21 ;
wire \Y_data_count[2]~22_combout ;
wire \Y_data_count[2]~23 ;
wire \Y_data_count[3]~25 ;
wire \Y_data_count[4]~26_combout ;
wire \Y_data_count[4]~27 ;
wire \Y_data_count[5]~28_combout ;
wire \SRAM_address[7]~12_combout ;
wire \Equal0~3_combout ;
wire \Add8~1 ;
wire \Add8~3 ;
wire \Add8~5 ;
wire \Add8~7 ;
wire \Add8~9 ;
wire \Add8~11_combout ;
wire \Selector74~0_combout ;
wire \Add8~8_combout ;
wire \Selector75~0_combout ;
wire \Add8~2_combout ;
wire \Add8~10_combout ;
wire \data_count[1]~3_combout ;
wire \data_count[1]~12_combout ;
wire \Add5~1 ;
wire \Add5~3 ;
wire \Add5~5 ;
wire \Add5~7 ;
wire \Add5~8_combout ;
wire \Add7~1 ;
wire \Add7~3 ;
wire \Add7~5 ;
wire \Add7~7 ;
wire \Add7~8_combout ;
wire \Selector12~1_combout ;
wire \SRAM_address[7]~13_combout ;
wire \Selector12~2_combout ;
wire \Selector12~3_combout ;
wire \Add5~6_combout ;
wire \Selector13~6_combout ;
wire \Add7~6_combout ;
wire \Selector13~7_combout ;
wire \Selector13~8_combout ;
wire \Add3~12_combout ;
wire \Selector54~0_combout ;
wire \Selector11~2_combout ;
wire \unit0|WideOr6~0_combout ;
wire \unit0|WideOr5~0_combout ;
wire \unit0|WideOr4~0_combout ;
wire \unit0|WideOr3~0_combout ;
wire \unit0|WideOr2~0_combout ;
wire \unit0|WideOr1~0_combout ;
wire \unit0|WideOr0~0_combout ;
wire \Selector9~4_combout ;
wire \SRAM_address[8]~9_combout ;
wire \Selector9~9_combout ;
wire \Selector9~8_combout ;
wire \SRAM_address[9]~20_combout ;
wire \WideOr23~5_combout ;
wire \WideOr23~combout ;
wire \Selector70~0_combout ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Add2~0_combout ;
wire \Add8~12 ;
wire \Add8~14 ;
wire \Add8~15_combout ;
wire \Selector72~0_combout ;
wire \Add8~13_combout ;
wire \Selector73~0_combout ;
wire \Add7~9 ;
wire \Add7~11 ;
wire \Add7~13 ;
wire \Add7~15 ;
wire \Add7~16_combout ;
wire \SRAM_address[11]~22_combout ;
wire \write_count[6]~0_combout ;
wire \Selector8~0_combout ;
wire \Add5~9 ;
wire \Add5~11 ;
wire \Add5~13 ;
wire \Add5~15 ;
wire \Add5~16_combout ;
wire \Add6~0_combout ;
wire \Selector8~1_combout ;
wire \Add1~0_combout ;
wire \Selector8~2_combout ;
wire \Selector8~3_combout ;
wire \SRAM_address[11]~24_combout ;
wire \SRAM_address[11]~25_combout ;
wire \SRAM_address[9]~21 ;
wire \SRAM_address[10]~27 ;
wire \SRAM_address[11]~28_combout ;
wire \Selector68~0_combout ;
wire \Add2~3 ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \Selector69~0_combout ;
wire \Add1~1 ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add7~17 ;
wire \Add7~19 ;
wire \Add7~20_combout ;
wire \Selector6~2_combout ;
wire \Selector6~3_combout ;
wire \SRAM_address[10]~26_combout ;
wire \Add2~4_combout ;
wire \Add7~18_combout ;
wire \Add1~2_combout ;
wire \Y_data_count[5]~29 ;
wire \Y_data_count[6]~30_combout ;
wire \Y_data_count[6]~31 ;
wire \Y_data_count[7]~32_combout ;
wire \Y_data_count[7]~33 ;
wire \Y_data_count[8]~34_combout ;
wire \Y_data_count[8]~35 ;
wire \Y_data_count[9]~36_combout ;
wire \Y_data_count[9]~37 ;
wire \Y_data_count[10]~38_combout ;
wire \Selector7~0_combout ;
wire \Selector7~1_combout ;
wire \Add6~1 ;
wire \Add6~2_combout ;
wire \Selector7~2_combout ;
wire \Selector7~3_combout ;
wire \unit1|WideOr6~0_combout ;
wire \unit1|WideOr5~0_combout ;
wire \unit1|WideOr4~0_combout ;
wire \unit1|WideOr3~0_combout ;
wire \unit1|WideOr2~0_combout ;
wire \unit1|WideOr1~0_combout ;
wire \unit1|WideOr0~0_combout ;
wire \SRAM_address[11]~29 ;
wire \SRAM_address[12]~31 ;
wire \SRAM_address[13]~33 ;
wire \SRAM_address[14]~34_combout ;
wire \SRAM_address[11]~23_combout ;
wire \Selector66~0_combout ;
wire \Add5~17 ;
wire \Add5~19 ;
wire \Add5~21 ;
wire \Add5~23 ;
wire \Add5~25 ;
wire \Add5~26_combout ;
wire \Add5~24_combout ;
wire \Add6~3 ;
wire \Add6~5 ;
wire \Add6~7 ;
wire \Add6~9 ;
wire \Add6~10_combout ;
wire \Selector67~0_combout ;
wire \Add2~7 ;
wire \Add2~9 ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \Add2~10_combout ;
wire \Add7~21 ;
wire \Add7~23 ;
wire \Add7~25 ;
wire \Add7~26_combout ;
wire \Selector3~2_combout ;
wire \Selector3~3_combout ;
wire \SRAM_address[12]~30_combout ;
wire \Add2~8_combout ;
wire \Selector5~3_combout ;
wire \SRAM_address[14]~35 ;
wire \SRAM_address[15]~36_combout ;
wire \Selector64~0_combout ;
wire \Add2~13 ;
wire \Add2~14_combout ;
wire \Selector2~0_combout ;
wire \Selector65~0_combout ;
wire \Add1~5 ;
wire \Add1~7 ;
wire \Add1~9 ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Selector2~1_combout ;
wire \Add7~27 ;
wire \Add7~28_combout ;
wire \Selector2~2_combout ;
wire \Selector2~3_combout ;
wire \SRAM_address[13]~32_combout ;
wire \Add1~8_combout ;
wire \Add6~8_combout ;
wire \Add7~24_combout ;
wire \Selector4~2_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \Selector4~3_combout ;
wire \Selector4~4_combout ;
wire \unit2|WideOr6~0_combout ;
wire \unit2|WideOr5~0_combout ;
wire \unit2|WideOr4~0_combout ;
wire \unit2|WideOr3~0_combout ;
wire \unit2|WideOr2~0_combout ;
wire \unit2|WideOr1~0_combout ;
wire \unit2|WideOr0~0_combout ;
wire \SRAM_address[15]~37 ;
wire \SRAM_address[16]~39 ;
wire \SRAM_address[17]~40_combout ;
wire \Add2~15 ;
wire \Add2~17 ;
wire \Add2~18_combout ;
wire \Y_data_count[10]~39 ;
wire \Y_data_count[11]~40_combout ;
wire \Y_data_count[11]~41 ;
wire \Y_data_count[12]~43 ;
wire \Y_data_count[13]~44_combout ;
wire \Y_data_count[13]~45 ;
wire \Y_data_count[14]~47 ;
wire \Y_data_count[15]~49 ;
wire \Y_data_count[16]~50_combout ;
wire \Y_data_count[16]~51 ;
wire \Y_data_count[17]~52_combout ;
wire \Selector0~0_combout ;
wire \Add8~16 ;
wire \Add8~17_combout ;
wire \Selector71~0_combout ;
wire \Add8~18 ;
wire \Add8~20 ;
wire \Add8~22 ;
wire \Add8~24 ;
wire \Add8~26 ;
wire \Add8~28 ;
wire \Add8~30 ;
wire \Add8~32 ;
wire \Add8~33_combout ;
wire \Selector63~0_combout ;
wire \Add8~34 ;
wire \Add8~35_combout ;
wire \Selector62~0_combout ;
wire \Add1~13 ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Selector0~1_combout ;
wire \Add5~27 ;
wire \Add5~29 ;
wire \Add5~30_combout ;
wire \Add5~28_combout ;
wire \Add6~11 ;
wire \Add6~13 ;
wire \Add6~15 ;
wire \Add6~16_combout ;
wire \Selector0~2_combout ;
wire \Selector0~3_combout ;
wire \SRAM_address[16]~38_combout ;
wire \Add2~16_combout ;
wire \Add1~14_combout ;
wire \Add6~14_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \Add7~29 ;
wire \Add7~30_combout ;
wire \Selector1~2_combout ;
wire \Selector1~3_combout ;
wire \unit3|Decoder0~0_combout ;
wire \unit3|Decoder0~1_combout ;
wire \unit3|Decoder0~2_combout ;
wire \unit4|WideOr6~0_combout ;
wire \unit4|WideOr5~0_combout ;
wire \unit4|WideOr4~0_combout ;
wire \unit4|WideOr3~0_combout ;
wire \unit4|WideOr2~0_combout ;
wire \unit4|WideOr1~0_combout ;
wire \unit4|WideOr0~0_combout ;
wire \unit5|WideOr6~0_combout ;
wire \unit5|WideOr5~0_combout ;
wire \unit5|WideOr4~0_combout ;
wire \unit5|WideOr3~0_combout ;
wire \unit5|WideOr2~0_combout ;
wire \unit5|WideOr1~0_combout ;
wire \unit5|WideOr0~0_combout ;
wire \unit6|WideOr6~0_combout ;
wire \unit6|WideOr5~0_combout ;
wire \unit6|WideOr4~0_combout ;
wire \unit6|WideOr3~0_combout ;
wire \unit6|WideOr2~0_combout ;
wire \unit6|WideOr1~0_combout ;
wire \unit6|WideOr0~0_combout ;
wire \unit7|WideOr6~0_combout ;
wire \unit7|WideOr5~0_combout ;
wire \unit7|WideOr4~0_combout ;
wire \unit7|WideOr3~0_combout ;
wire \unit7|WideOr2~0_combout ;
wire \unit7|WideOr1~0_combout ;
wire \unit7|WideOr0~0_combout ;
wire \UART_unit|UART_RX|Frame_error[0]~4_combout ;
wire \resetn~clkctrl_outclk ;
wire \UART_unit|UART_RX|clock_count[0]~11 ;
wire \UART_unit|UART_RX|clock_count[1]~15_combout ;
wire \UART_unit|UART_RX|Selector14~1_combout ;
wire \UART_unit|UART_RX|Selector15~2_combout ;
wire \UART_unit|UART_RX|Selector16~4_combout ;
wire \UART_unit|UART_RX|Equal1~0_combout ;
wire \UART_unit|UART_RX|Selector0~0_combout ;
wire \UART_unit|UART_RX|clock_count[1]~12_combout ;
wire \UART_RX_I~combout ;
wire \UART_unit|UART_RX|RX_data_in~regout ;
wire \UART_unit|UART_RX|Selector0~1_combout ;
wire \UART_unit|UART_RX|RXC_state~10_combout ;
wire \UART_unit|UART_RX|RXC_state~8_regout ;
wire \UART_unit|UART_RX|RXC_state~11_combout ;
wire \UART_unit|UART_RX|clock_count[8]~30 ;
wire \UART_unit|UART_RX|clock_count[9]~31_combout ;
wire \UART_unit|UART_RX|clock_count[1]~14_combout ;
wire \UART_unit|UART_RX|always0~1_combout ;
wire \UART_unit|UART_RX|clock_count[0]~10_combout ;
wire \UART_unit|UART_RX|clock_count[7]~27_combout ;
wire \UART_unit|UART_RX|clock_count[3]~19_combout ;
wire \UART_unit|UART_RX|Equal2~0_combout ;
wire \UART_unit|UART_RX|always0~2_combout ;
wire \UART_unit|UART_RX|RXC_state~12_combout ;
wire \UART_unit|UART_RX|RXC_state~13_combout ;
wire \UART_unit|UART_RX|RXC_state~9_regout ;
wire \UART_unit|UART_RX|Selector14~0_combout ;
wire \UART_unit|UART_RX|clock_count[1]~13_combout ;
wire \UART_unit|UART_RX|clock_count[1]~16 ;
wire \UART_unit|UART_RX|clock_count[2]~18 ;
wire \UART_unit|UART_RX|clock_count[3]~20 ;
wire \UART_unit|UART_RX|clock_count[4]~21_combout ;
wire \UART_unit|UART_RX|clock_count[4]~22 ;
wire \UART_unit|UART_RX|clock_count[5]~24 ;
wire \UART_unit|UART_RX|clock_count[6]~25_combout ;
wire \UART_unit|UART_RX|clock_count[6]~26 ;
wire \UART_unit|UART_RX|clock_count[7]~28 ;
wire \UART_unit|UART_RX|clock_count[8]~29_combout ;
wire \UART_unit|UART_RX|clock_count[2]~17_combout ;
wire \UART_unit|UART_RX|clock_count[5]~23_combout ;
wire \UART_unit|UART_RX|Equal2~1_combout ;
wire \UART_unit|UART_RX|Equal2~2_combout ;
wire \UART_unit|UART_RX|Frame_error[2]~6_combout ;
wire \UART_unit|UART_RX|Frame_error[0]~5 ;
wire \UART_unit|UART_RX|Frame_error[1]~7_combout ;
wire \UART_unit|UART_RX|Frame_error[1]~8 ;
wire \UART_unit|UART_RX|Frame_error[2]~9_combout ;
wire \UART_unit|UART_RX|Frame_error[2]~10 ;
wire \UART_unit|UART_RX|Frame_error[3]~11_combout ;
wire \VGA_unit|VGA_unit|H_Cont[0]~11 ;
wire \VGA_unit|VGA_unit|H_Cont[1]~13 ;
wire \VGA_unit|VGA_unit|H_Cont[2]~14_combout ;
wire \VGA_unit|VGA_unit|H_Cont[5]~20_combout ;
wire \VGA_unit|VGA_unit|counter_enable~0_combout ;
wire \VGA_unit|VGA_unit|counter_enable~regout ;
wire \VGA_unit|VGA_unit|LessThan0~0_combout ;
wire \VGA_unit|VGA_unit|H_Cont[1]~12_combout ;
wire \VGA_unit|VGA_unit|H_Cont[0]~10_combout ;
wire \VGA_unit|always0~0_combout ;
wire \VGA_unit|VGA_unit|LessThan0~1_combout ;
wire \VGA_unit|VGA_unit|H_Cont[2]~15 ;
wire \VGA_unit|VGA_unit|H_Cont[3]~17 ;
wire \VGA_unit|VGA_unit|H_Cont[4]~18_combout ;
wire \VGA_unit|VGA_unit|H_Cont[4]~19 ;
wire \VGA_unit|VGA_unit|H_Cont[5]~21 ;
wire \VGA_unit|VGA_unit|H_Cont[6]~22_combout ;
wire \VGA_unit|VGA_unit|H_Cont[6]~23 ;
wire \VGA_unit|VGA_unit|H_Cont[7]~24_combout ;
wire \VGA_unit|VGA_unit|LessThan1~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_H_SYNC~regout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ;
wire \VGA_unit|VGA_unit|H_Cont[7]~25 ;
wire \VGA_unit|VGA_unit|H_Cont[8]~26_combout ;
wire \VGA_unit|VGA_unit|H_Cont[8]~27 ;
wire \VGA_unit|VGA_unit|H_Cont[9]~28_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ;
wire \VGA_unit|VGA_unit|V_Cont[0]~11 ;
wire \VGA_unit|VGA_unit|V_Cont[1]~13 ;
wire \VGA_unit|VGA_unit|V_Cont[2]~14_combout ;
wire \VGA_unit|VGA_unit|V_Cont[2]~15 ;
wire \VGA_unit|VGA_unit|V_Cont[3]~16_combout ;
wire \VGA_unit|VGA_unit|V_Cont[1]~12_combout ;
wire \VGA_unit|VGA_unit|LessThan2~1_combout ;
wire \VGA_unit|VGA_unit|V_Cont[3]~17 ;
wire \VGA_unit|VGA_unit|V_Cont[4]~18_combout ;
wire \VGA_unit|VGA_unit|V_Cont[4]~19 ;
wire \VGA_unit|VGA_unit|V_Cont[5]~21 ;
wire \VGA_unit|VGA_unit|V_Cont[6]~22_combout ;
wire \VGA_unit|VGA_unit|V_Cont[6]~23 ;
wire \VGA_unit|VGA_unit|V_Cont[7]~25 ;
wire \VGA_unit|VGA_unit|V_Cont[8]~26_combout ;
wire \VGA_unit|VGA_unit|LessThan2~0_combout ;
wire \VGA_unit|VGA_unit|V_Cont[8]~27 ;
wire \VGA_unit|VGA_unit|V_Cont[9]~28_combout ;
wire \VGA_unit|VGA_unit|LessThan2~2_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~1_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ;
wire \VGA_unit|VGA_unit|oVGA_V_SYNC~regout ;
wire \VGA_unit|VGA_unit|oVGA_BLANK~combout ;
wire \VGA_unit|VGA_unit|LessThan6~1_combout ;
wire \VGA_unit|VGA_unit|V_Cont[7]~24_combout ;
wire \VGA_unit|VGA_unit|LessThan6~0_combout ;
wire \VGA_unit|VGA_unit|V_Cont[0]~10_combout ;
wire \VGA_unit|VGA_unit|LessThan6~2_combout ;
wire \VGA_unit|VGA_unit|LessThan4~0_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~3_combout ;
wire \VGA_unit|VGA_unit|Add1~1 ;
wire \VGA_unit|VGA_unit|Add1~3 ;
wire \VGA_unit|VGA_unit|Add1~5 ;
wire \VGA_unit|VGA_unit|Add1~7 ;
wire \VGA_unit|VGA_unit|Add1~9 ;
wire \VGA_unit|VGA_unit|Add1~11 ;
wire \VGA_unit|VGA_unit|Add1~13 ;
wire \VGA_unit|VGA_unit|Add1~15 ;
wire \VGA_unit|VGA_unit|Add1~17 ;
wire \VGA_unit|VGA_unit|Add1~18_combout ;
wire \VGA_unit|VGA_unit|Add1~10_combout ;
wire \VGA_unit|VGA_unit|Add1~12_combout ;
wire \VGA_unit|VGA_unit|Add1~4_combout ;
wire \VGA_unit|VGA_unit|Add1~2_combout ;
wire \VGA_unit|always0~6_combout ;
wire \VGA_unit|VGA_unit|Add1~16_combout ;
wire \VGA_unit|VGA_unit|Add1~6_combout ;
wire \VGA_unit|VGA_unit|Add1~8_combout ;
wire \VGA_unit|always0~5_combout ;
wire \VGA_unit|always0~7_combout ;
wire \VGA_unit|always0~8_combout ;
wire \VGA_unit|VGA_unit|oVGA_R~4_combout ;
wire \VGA_unit|VGA_unit|oVGA_G[7]~feeder_combout ;
wire \VGA_unit|VGA_unit|oVGA_G[8]~feeder_combout ;
wire \VGA_unit|VGA_unit|oVGA_G[9]~feeder_combout ;
wire \VGA_unit|VGA_unit|oVGA_B[0]~feeder_combout ;
wire \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout ;
wire \VGA_unit|VGA_unit|oVGA_B[2]~feeder_combout ;
wire \VGA_unit|VGA_unit|oVGA_B[3]~feeder_combout ;
wire \VGA_unit|VGA_unit|oVGA_B[4]~feeder_combout ;
wire \VGA_unit|VGA_unit|oVGA_B[5]~feeder_combout ;
wire \VGA_unit|VGA_unit|oVGA_B[6]~feeder_combout ;
wire \VGA_unit|VGA_unit|oVGA_B[7]~feeder_combout ;
wire \VGA_unit|VGA_unit|oVGA_B[8]~feeder_combout ;
wire \VGA_unit|VGA_unit|oVGA_B[9]~feeder_combout ;
wire \Selector60~2_combout ;
wire \SRAM_address[0]~10_combout ;
wire \Selector60~4_combout ;
wire \Selector17~2_combout ;
wire \Selector60~5_combout ;
wire \Selector60~3_combout ;
wire \Selector17~3_combout ;
wire \Selector59~3_combout ;
wire \Add7~0_combout ;
wire \Selector16~0_combout ;
wire \Selector16~1_combout ;
wire \Selector16~2_combout ;
wire \SRAM_address[1]~11_combout ;
wire \Selector16~3_combout ;
wire \Selector59~6_combout ;
wire \Selector16~4_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[1]~feeder_combout ;
wire \Selector15~0_combout ;
wire \Add7~2_combout ;
wire \Selector15~1_combout ;
wire \Selector15~2_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[2]~feeder_combout ;
wire \Selector14~2_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[3]~feeder_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[4]~feeder_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[5]~feeder_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[6]~feeder_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[7]~feeder_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[9]~feeder_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[10]~feeder_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[12]~feeder_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[13]~feeder_combout ;
wire \SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0 ;
wire \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ;
wire \SRAM_unit|SRAM_LB_N_O~0_combout ;
wire \SRAM_unit|SRAM_LB_N_O~regout ;
wire \SRAM_unit|SRAM_CE_N_O~feeder_combout ;
wire \SRAM_unit|SRAM_CE_N_O~regout ;
wire [17:0] \SWITCH_I~combout ;
wire [17:0] \SRAM_unit|SRAM_ADDRESS_O ;
wire [15:0] \SRAM_unit|SRAM_read_data ;
wire [3:0] \UART_unit|UART_RX|Frame_error ;
wire [9:0] \UART_unit|UART_RX|clock_count ;
wire [2:0] \UART_unit|UART_RX|data_count ;
wire [9:0] \VGA_unit|VGA_unit|H_Cont ;
wire [9:0] \VGA_unit|VGA_unit|V_Cont ;
wire [9:0] \VGA_unit|VGA_unit|oVGA_B ;
wire [9:0] \VGA_unit|VGA_unit|oVGA_G ;
wire [9:0] \VGA_unit|VGA_unit|oVGA_R ;
wire [9:0] \VGA_unit|VGA_red ;
wire [17:0] SRAM_address;
wire [18:0] Y_data_count;
wire [18:0] data_count;
wire [4:0] top_state;
wire [18:0] write_count;

wire [2:0] \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus ;

assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [0];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK1  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [1];
assign \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll~CLK2  = \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus [2];

// Location: LCCOMB_X35_Y9_N20
cycloneii_lcell_comb \Add7~4 (
// Equation(s):
// \Add7~4_combout  = (data_count[3] & ((GND) # (!\Add7~3 ))) # (!data_count[3] & (\Add7~3  $ (GND)))
// \Add7~5  = CARRY((data_count[3]) # (!\Add7~3 ))

	.dataa(data_count[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~3 ),
	.combout(\Add7~4_combout ),
	.cout(\Add7~5 ));
// synopsys translate_off
defparam \Add7~4 .lut_mask = 16'h5AAF;
defparam \Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N16
cycloneii_lcell_comb \Add5~0 (
// Equation(s):
// \Add5~0_combout  = data_count[1] $ (VCC)
// \Add5~1  = CARRY(data_count[1])

	.dataa(vcc),
	.datab(data_count[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add5~0_combout ),
	.cout(\Add5~1 ));
// synopsys translate_off
defparam \Add5~0 .lut_mask = 16'h33CC;
defparam \Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N18
cycloneii_lcell_comb \Add5~2 (
// Equation(s):
// \Add5~2_combout  = (data_count[2] & (\Add5~1  & VCC)) # (!data_count[2] & (!\Add5~1 ))
// \Add5~3  = CARRY((!data_count[2] & !\Add5~1 ))

	.dataa(data_count[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~1 ),
	.combout(\Add5~2_combout ),
	.cout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~2 .lut_mask = 16'hA505;
defparam \Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N20
cycloneii_lcell_comb \Add5~4 (
// Equation(s):
// \Add5~4_combout  = (data_count[3] & ((GND) # (!\Add5~3 ))) # (!data_count[3] & (\Add5~3  $ (GND)))
// \Add5~5  = CARRY((data_count[3]) # (!\Add5~3 ))

	.dataa(data_count[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~3 ),
	.combout(\Add5~4_combout ),
	.cout(\Add5~5 ));
// synopsys translate_off
defparam \Add5~4 .lut_mask = 16'h5AAF;
defparam \Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N26
cycloneii_lcell_comb \Add7~10 (
// Equation(s):
// \Add7~10_combout  = (data_count[6] & (\Add7~9  & VCC)) # (!data_count[6] & (!\Add7~9 ))
// \Add7~11  = CARRY((!data_count[6] & !\Add7~9 ))

	.dataa(vcc),
	.datab(data_count[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~9 ),
	.combout(\Add7~10_combout ),
	.cout(\Add7~11 ));
// synopsys translate_off
defparam \Add7~10 .lut_mask = 16'hC303;
defparam \Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N26
cycloneii_lcell_comb \Add5~10 (
// Equation(s):
// \Add5~10_combout  = (data_count[6] & (\Add5~9  & VCC)) # (!data_count[6] & (!\Add5~9 ))
// \Add5~11  = CARRY((!data_count[6] & !\Add5~9 ))

	.dataa(vcc),
	.datab(data_count[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~9 ),
	.combout(\Add5~10_combout ),
	.cout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~10 .lut_mask = 16'hC303;
defparam \Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N28
cycloneii_lcell_comb \Add7~12 (
// Equation(s):
// \Add7~12_combout  = (data_count[7] & ((GND) # (!\Add7~11 ))) # (!data_count[7] & (\Add7~11  $ (GND)))
// \Add7~13  = CARRY((data_count[7]) # (!\Add7~11 ))

	.dataa(vcc),
	.datab(data_count[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~11 ),
	.combout(\Add7~12_combout ),
	.cout(\Add7~13 ));
// synopsys translate_off
defparam \Add7~12 .lut_mask = 16'h3CCF;
defparam \Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N28
cycloneii_lcell_comb \Add5~12 (
// Equation(s):
// \Add5~12_combout  = (data_count[7] & ((GND) # (!\Add5~11 ))) # (!data_count[7] & (\Add5~11  $ (GND)))
// \Add5~13  = CARRY((data_count[7]) # (!\Add5~11 ))

	.dataa(vcc),
	.datab(data_count[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~11 ),
	.combout(\Add5~12_combout ),
	.cout(\Add5~13 ));
// synopsys translate_off
defparam \Add5~12 .lut_mask = 16'h3CCF;
defparam \Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N30
cycloneii_lcell_comb \Add7~14 (
// Equation(s):
// \Add7~14_combout  = (\Add2~0_combout  & (\Add7~13  & VCC)) # (!\Add2~0_combout  & (!\Add7~13 ))
// \Add7~15  = CARRY((!\Add2~0_combout  & !\Add7~13 ))

	.dataa(vcc),
	.datab(\Add2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~13 ),
	.combout(\Add7~14_combout ),
	.cout(\Add7~15 ));
// synopsys translate_off
defparam \Add7~14 .lut_mask = 16'hC303;
defparam \Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N30
cycloneii_lcell_comb \Add5~14 (
// Equation(s):
// \Add5~14_combout  = (data_count[8] & (\Add5~13  & VCC)) # (!data_count[8] & (!\Add5~13 ))
// \Add5~15  = CARRY((!data_count[8] & !\Add5~13 ))

	.dataa(data_count[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~13 ),
	.combout(\Add5~14_combout ),
	.cout(\Add5~15 ));
// synopsys translate_off
defparam \Add5~14 .lut_mask = 16'hA505;
defparam \Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N2
cycloneii_lcell_comb \Add5~18 (
// Equation(s):
// \Add5~18_combout  = (data_count[10] & (\Add5~17  & VCC)) # (!data_count[10] & (!\Add5~17 ))
// \Add5~19  = CARRY((!data_count[10] & !\Add5~17 ))

	.dataa(vcc),
	.datab(data_count[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~17 ),
	.combout(\Add5~18_combout ),
	.cout(\Add5~19 ));
// synopsys translate_off
defparam \Add5~18 .lut_mask = 16'hC303;
defparam \Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N4
cycloneii_lcell_comb \Add5~20 (
// Equation(s):
// \Add5~20_combout  = (data_count[11] & ((GND) # (!\Add5~19 ))) # (!data_count[11] & (\Add5~19  $ (GND)))
// \Add5~21  = CARRY((data_count[11]) # (!\Add5~19 ))

	.dataa(vcc),
	.datab(data_count[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~19 ),
	.combout(\Add5~20_combout ),
	.cout(\Add5~21 ));
// synopsys translate_off
defparam \Add5~20 .lut_mask = 16'h3CCF;
defparam \Add5~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N10
cycloneii_lcell_comb \Add6~4 (
// Equation(s):
// \Add6~4_combout  = (\Add5~20_combout  & (\Add6~3  $ (GND))) # (!\Add5~20_combout  & (!\Add6~3  & VCC))
// \Add6~5  = CARRY((\Add5~20_combout  & !\Add6~3 ))

	.dataa(\Add5~20_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add6~3 ),
	.combout(\Add6~4_combout ),
	.cout(\Add6~5 ));
// synopsys translate_off
defparam \Add6~4 .lut_mask = 16'hA50A;
defparam \Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N6
cycloneii_lcell_comb \Add5~22 (
// Equation(s):
// \Add5~22_combout  = (data_count[12] & (\Add5~21  & VCC)) # (!data_count[12] & (!\Add5~21 ))
// \Add5~23  = CARRY((!data_count[12] & !\Add5~21 ))

	.dataa(data_count[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~21 ),
	.combout(\Add5~22_combout ),
	.cout(\Add5~23 ));
// synopsys translate_off
defparam \Add5~22 .lut_mask = 16'hA505;
defparam \Add5~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N12
cycloneii_lcell_comb \Add6~6 (
// Equation(s):
// \Add6~6_combout  = (\Add5~22_combout  & (\Add6~5  & VCC)) # (!\Add5~22_combout  & (!\Add6~5 ))
// \Add6~7  = CARRY((!\Add5~22_combout  & !\Add6~5 ))

	.dataa(\Add5~22_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add6~5 ),
	.combout(\Add6~6_combout ),
	.cout(\Add6~7 ));
// synopsys translate_off
defparam \Add6~6 .lut_mask = 16'hA505;
defparam \Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N8
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (data_count[12] & (\Add1~5  & VCC)) # (!data_count[12] & (!\Add1~5 ))
// \Add1~7  = CARRY((!data_count[12] & !\Add1~5 ))

	.dataa(vcc),
	.datab(data_count[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hC303;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y8_N7
cycloneii_lcell_ff \Y_data_count[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[12]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[12]));

// Location: LCCOMB_X35_Y8_N6
cycloneii_lcell_comb \Add7~22 (
// Equation(s):
// \Add7~22_combout  = (\Add2~8_combout  & (\Add7~21  & VCC)) # (!\Add2~8_combout  & (!\Add7~21 ))
// \Add7~23  = CARRY((!\Add2~8_combout  & !\Add7~21 ))

	.dataa(\Add2~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~21 ),
	.combout(\Add7~22_combout ),
	.cout(\Add7~23 ));
// synopsys translate_off
defparam \Add7~22 .lut_mask = 16'hA505;
defparam \Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N12
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (data_count[14] & (!\Add1~9 )) # (!data_count[14] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!data_count[14]))

	.dataa(vcc),
	.datab(data_count[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y8_N11
cycloneii_lcell_ff \Y_data_count[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[14]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[14]));

// Location: LCCOMB_X36_Y8_N18
cycloneii_lcell_comb \Add6~12 (
// Equation(s):
// \Add6~12_combout  = (\Add5~28_combout  & ((GND) # (!\Add6~11 ))) # (!\Add5~28_combout  & (\Add6~11  $ (GND)))
// \Add6~13  = CARRY((\Add5~28_combout ) # (!\Add6~11 ))

	.dataa(vcc),
	.datab(\Add5~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add6~11 ),
	.combout(\Add6~12_combout ),
	.cout(\Add6~13 ));
// synopsys translate_off
defparam \Add6~12 .lut_mask = 16'h3CCF;
defparam \Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y8_N13
cycloneii_lcell_ff \Y_data_count[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[15]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[15]));

// Location: LCCOMB_X37_Y8_N14
cycloneii_lcell_comb \Add5~30 (
// Equation(s):
// \Add5~30_combout  = (data_count[16] & (\Add5~29  & VCC)) # (!data_count[16] & (!\Add5~29 ))
// \Add5~31  = CARRY((!data_count[16] & !\Add5~29 ))

	.dataa(vcc),
	.datab(data_count[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~29 ),
	.combout(\Add5~30_combout ),
	.cout(\Add5~31 ));
// synopsys translate_off
defparam \Add5~30 .lut_mask = 16'hC303;
defparam \Add5~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N14
cycloneii_lcell_comb \Add7~30 (
// Equation(s):
// \Add7~30_combout  = (\Add2~16_combout  & (\Add7~29  & VCC)) # (!\Add2~16_combout  & (!\Add7~29 ))
// \Add7~31  = CARRY((!\Add2~16_combout  & !\Add7~29 ))

	.dataa(\Add2~16_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~29 ),
	.combout(\Add7~30_combout ),
	.cout(\Add7~31 ));
// synopsys translate_off
defparam \Add7~30 .lut_mask = 16'hA505;
defparam \Add7~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N16
cycloneii_lcell_comb \Add5~32 (
// Equation(s):
// \Add5~32_combout  = \Add5~31  $ (data_count[17])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data_count[17]),
	.cin(\Add5~31 ),
	.combout(\Add5~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add5~32 .lut_mask = 16'h0FF0;
defparam \Add5~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N16
cycloneii_lcell_comb \Add7~32 (
// Equation(s):
// \Add7~32_combout  = \Add2~18_combout  $ (\Add7~31 )

	.dataa(vcc),
	.datab(\Add2~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~31 ),
	.combout(\Add7~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add7~32 .lut_mask = 16'h3C3C;
defparam \Add7~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y35_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[3]~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [3]));

// Location: LCFF_X28_Y34_N21
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[5]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [5]));

// Location: LCCOMB_X38_Y9_N14
cycloneii_lcell_comb \Add8~0 (
// Equation(s):
// \Add8~0_combout  = data_count[0] $ (VCC)
// \Add8~1  = CARRY(data_count[0])

	.dataa(data_count[0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add8~0_combout ),
	.cout(\Add8~1 ));
// synopsys translate_off
defparam \Add8~0 .lut_mask = 16'h55AA;
defparam \Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N18
cycloneii_lcell_comb \Add8~4 (
// Equation(s):
// \Add8~4_combout  = (data_count[2] & (\Add8~3  $ (GND))) # (!data_count[2] & (!\Add8~3  & VCC))
// \Add8~5  = CARRY((data_count[2] & !\Add8~3 ))

	.dataa(data_count[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~3 ),
	.combout(\Add8~4_combout ),
	.cout(\Add8~5 ));
// synopsys translate_off
defparam \Add8~4 .lut_mask = 16'hA50A;
defparam \Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N20
cycloneii_lcell_comb \Add8~6 (
// Equation(s):
// \Add8~6_combout  = (data_count[3] & (!\Add8~5 )) # (!data_count[3] & ((\Add8~5 ) # (GND)))
// \Add8~7  = CARRY((!\Add8~5 ) # (!data_count[3]))

	.dataa(data_count[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~5 ),
	.combout(\Add8~6_combout ),
	.cout(\Add8~7 ));
// synopsys translate_off
defparam \Add8~6 .lut_mask = 16'h5A5F;
defparam \Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y9_N21
cycloneii_lcell_ff \Y_data_count[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[3]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[3]));

// Location: LCFF_X33_Y9_N17
cycloneii_lcell_ff \Y_data_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[1]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[1]));

// Location: LCCOMB_X33_Y9_N16
cycloneii_lcell_comb \Y_data_count[1]~20 (
// Equation(s):
// \Y_data_count[1]~20_combout  = (Y_data_count[1] & (!\Y_data_count[0]~19 )) # (!Y_data_count[1] & ((\Y_data_count[0]~19 ) # (GND)))
// \Y_data_count[1]~21  = CARRY((!\Y_data_count[0]~19 ) # (!Y_data_count[1]))

	.dataa(Y_data_count[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[0]~19 ),
	.combout(\Y_data_count[1]~20_combout ),
	.cout(\Y_data_count[1]~21 ));
// synopsys translate_off
defparam \Y_data_count[1]~20 .lut_mask = 16'h5A5F;
defparam \Y_data_count[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N20
cycloneii_lcell_comb \Y_data_count[3]~24 (
// Equation(s):
// \Y_data_count[3]~24_combout  = (Y_data_count[3] & (!\Y_data_count[2]~23 )) # (!Y_data_count[3] & ((\Y_data_count[2]~23 ) # (GND)))
// \Y_data_count[3]~25  = CARRY((!\Y_data_count[2]~23 ) # (!Y_data_count[3]))

	.dataa(Y_data_count[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[2]~23 ),
	.combout(\Y_data_count[3]~24_combout ),
	.cout(\Y_data_count[3]~25 ));
// synopsys translate_off
defparam \Y_data_count[3]~24 .lut_mask = 16'h5A5F;
defparam \Y_data_count[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N16
cycloneii_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (write_count[1] & (!\Add3~1 )) # (!write_count[1] & ((\Add3~1 ) # (GND)))
// \Add3~3  = CARRY((!\Add3~1 ) # (!write_count[1]))

	.dataa(vcc),
	.datab(write_count[1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h3C3F;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N24
cycloneii_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (write_count[5] & (!\Add3~9 )) # (!write_count[5] & ((\Add3~9 ) # (GND)))
// \Add3~11  = CARRY((!\Add3~9 ) # (!write_count[5]))

	.dataa(write_count[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h5A5F;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N0
cycloneii_lcell_comb \Add8~19 (
// Equation(s):
// \Add8~19_combout  = (data_count[9] & (!\Add8~18 )) # (!data_count[9] & ((\Add8~18 ) # (GND)))
// \Add8~20  = CARRY((!\Add8~18 ) # (!data_count[9]))

	.dataa(data_count[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~18 ),
	.combout(\Add8~19_combout ),
	.cout(\Add8~20 ));
// synopsys translate_off
defparam \Add8~19 .lut_mask = 16'h5A5F;
defparam \Add8~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N2
cycloneii_lcell_comb \Add8~21 (
// Equation(s):
// \Add8~21_combout  = (data_count[10] & (\Add8~20  $ (GND))) # (!data_count[10] & (!\Add8~20  & VCC))
// \Add8~22  = CARRY((data_count[10] & !\Add8~20 ))

	.dataa(vcc),
	.datab(data_count[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~20 ),
	.combout(\Add8~21_combout ),
	.cout(\Add8~22 ));
// synopsys translate_off
defparam \Add8~21 .lut_mask = 16'hC30C;
defparam \Add8~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N4
cycloneii_lcell_comb \Add8~23 (
// Equation(s):
// \Add8~23_combout  = (data_count[11] & (!\Add8~22 )) # (!data_count[11] & ((\Add8~22 ) # (GND)))
// \Add8~24  = CARRY((!\Add8~22 ) # (!data_count[11]))

	.dataa(vcc),
	.datab(data_count[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~22 ),
	.combout(\Add8~23_combout ),
	.cout(\Add8~24 ));
// synopsys translate_off
defparam \Add8~23 .lut_mask = 16'h3C3F;
defparam \Add8~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N6
cycloneii_lcell_comb \Add8~25 (
// Equation(s):
// \Add8~25_combout  = (data_count[12] & (\Add8~24  $ (GND))) # (!data_count[12] & (!\Add8~24  & VCC))
// \Add8~26  = CARRY((data_count[12] & !\Add8~24 ))

	.dataa(vcc),
	.datab(data_count[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~24 ),
	.combout(\Add8~25_combout ),
	.cout(\Add8~26 ));
// synopsys translate_off
defparam \Add8~25 .lut_mask = 16'hC30C;
defparam \Add8~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N6
cycloneii_lcell_comb \Y_data_count[12]~42 (
// Equation(s):
// \Y_data_count[12]~42_combout  = (Y_data_count[12] & (\Y_data_count[11]~41  $ (GND))) # (!Y_data_count[12] & (!\Y_data_count[11]~41  & VCC))
// \Y_data_count[12]~43  = CARRY((Y_data_count[12] & !\Y_data_count[11]~41 ))

	.dataa(Y_data_count[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[11]~41 ),
	.combout(\Y_data_count[12]~42_combout ),
	.cout(\Y_data_count[12]~43 ));
// synopsys translate_off
defparam \Y_data_count[12]~42 .lut_mask = 16'hA50A;
defparam \Y_data_count[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N8
cycloneii_lcell_comb \Add3~26 (
// Equation(s):
// \Add3~26_combout  = (write_count[13] & (!\Add3~25 )) # (!write_count[13] & ((\Add3~25 ) # (GND)))
// \Add3~27  = CARRY((!\Add3~25 ) # (!write_count[13]))

	.dataa(write_count[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~25 ),
	.combout(\Add3~26_combout ),
	.cout(\Add3~27 ));
// synopsys translate_off
defparam \Add3~26 .lut_mask = 16'h5A5F;
defparam \Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N8
cycloneii_lcell_comb \Add8~27 (
// Equation(s):
// \Add8~27_combout  = (data_count[13] & (!\Add8~26 )) # (!data_count[13] & ((\Add8~26 ) # (GND)))
// \Add8~28  = CARRY((!\Add8~26 ) # (!data_count[13]))

	.dataa(vcc),
	.datab(data_count[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~26 ),
	.combout(\Add8~27_combout ),
	.cout(\Add8~28 ));
// synopsys translate_off
defparam \Add8~27 .lut_mask = 16'h3C3F;
defparam \Add8~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N10
cycloneii_lcell_comb \Add3~28 (
// Equation(s):
// \Add3~28_combout  = (write_count[14] & (\Add3~27  $ (GND))) # (!write_count[14] & (!\Add3~27  & VCC))
// \Add3~29  = CARRY((write_count[14] & !\Add3~27 ))

	.dataa(vcc),
	.datab(write_count[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~27 ),
	.combout(\Add3~28_combout ),
	.cout(\Add3~29 ));
// synopsys translate_off
defparam \Add3~28 .lut_mask = 16'hC30C;
defparam \Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N10
cycloneii_lcell_comb \Add8~29 (
// Equation(s):
// \Add8~29_combout  = (data_count[14] & (\Add8~28  $ (GND))) # (!data_count[14] & (!\Add8~28  & VCC))
// \Add8~30  = CARRY((data_count[14] & !\Add8~28 ))

	.dataa(data_count[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~28 ),
	.combout(\Add8~29_combout ),
	.cout(\Add8~30 ));
// synopsys translate_off
defparam \Add8~29 .lut_mask = 16'hA50A;
defparam \Add8~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N10
cycloneii_lcell_comb \Y_data_count[14]~46 (
// Equation(s):
// \Y_data_count[14]~46_combout  = (Y_data_count[14] & (\Y_data_count[13]~45  $ (GND))) # (!Y_data_count[14] & (!\Y_data_count[13]~45  & VCC))
// \Y_data_count[14]~47  = CARRY((Y_data_count[14] & !\Y_data_count[13]~45 ))

	.dataa(Y_data_count[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[13]~45 ),
	.combout(\Y_data_count[14]~46_combout ),
	.cout(\Y_data_count[14]~47 ));
// synopsys translate_off
defparam \Y_data_count[14]~46 .lut_mask = 16'hA50A;
defparam \Y_data_count[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N12
cycloneii_lcell_comb \Add8~31 (
// Equation(s):
// \Add8~31_combout  = (data_count[15] & (!\Add8~30 )) # (!data_count[15] & ((\Add8~30 ) # (GND)))
// \Add8~32  = CARRY((!\Add8~30 ) # (!data_count[15]))

	.dataa(data_count[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~30 ),
	.combout(\Add8~31_combout ),
	.cout(\Add8~32 ));
// synopsys translate_off
defparam \Add8~31 .lut_mask = 16'h5A5F;
defparam \Add8~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N12
cycloneii_lcell_comb \Y_data_count[15]~48 (
// Equation(s):
// \Y_data_count[15]~48_combout  = (Y_data_count[15] & (!\Y_data_count[14]~47 )) # (!Y_data_count[15] & ((\Y_data_count[14]~47 ) # (GND)))
// \Y_data_count[15]~49  = CARRY((!\Y_data_count[14]~47 ) # (!Y_data_count[15]))

	.dataa(Y_data_count[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[14]~47 ),
	.combout(\Y_data_count[15]~48_combout ),
	.cout(\Y_data_count[15]~49 ));
// synopsys translate_off
defparam \Y_data_count[15]~48 .lut_mask = 16'h5A5F;
defparam \Y_data_count[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N16
cycloneii_lcell_comb \Add3~34 (
// Equation(s):
// \Add3~34_combout  = (write_count[17] & (!\Add3~33 )) # (!write_count[17] & ((\Add3~33 ) # (GND)))
// \Add3~35  = CARRY((!\Add3~33 ) # (!write_count[17]))

	.dataa(vcc),
	.datab(write_count[17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~33 ),
	.combout(\Add3~34_combout ),
	.cout(\Add3~35 ));
// synopsys translate_off
defparam \Add3~34 .lut_mask = 16'h3C3F;
defparam \Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[3]~16 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[3]~16_combout  = (\VGA_unit|VGA_unit|H_Cont [3] & (!\VGA_unit|VGA_unit|H_Cont[2]~15 )) # (!\VGA_unit|VGA_unit|H_Cont [3] & ((\VGA_unit|VGA_unit|H_Cont[2]~15 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[3]~17  = CARRY((!\VGA_unit|VGA_unit|H_Cont[2]~15 ) # (!\VGA_unit|VGA_unit|H_Cont [3]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[2]~15 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[3]~16_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[3]~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[3]~16 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[5]~20 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[5]~20_combout  = (\VGA_unit|VGA_unit|V_Cont [5] & (!\VGA_unit|VGA_unit|V_Cont[4]~19 )) # (!\VGA_unit|VGA_unit|V_Cont [5] & ((\VGA_unit|VGA_unit|V_Cont[4]~19 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[5]~21  = CARRY((!\VGA_unit|VGA_unit|V_Cont[4]~19 ) # (!\VGA_unit|VGA_unit|V_Cont [5]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[4]~19 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[5]~20_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[5]~21 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|V_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~0 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~0_combout  = \VGA_unit|VGA_unit|V_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|Add1~1  = CARRY(\VGA_unit|VGA_unit|V_Cont [0])

	.dataa(\VGA_unit|VGA_unit|V_Cont [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|Add1~0_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~1 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA_unit|VGA_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N24
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~14 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~14_combout  = (\VGA_unit|VGA_unit|V_Cont [7] & (\VGA_unit|VGA_unit|Add1~13  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|Add1~13 ))
// \VGA_unit|VGA_unit|Add1~15  = CARRY((!\VGA_unit|VGA_unit|V_Cont [7] & !\VGA_unit|VGA_unit|Add1~13 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~13 ),
	.combout(\VGA_unit|VGA_unit|Add1~14_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~14 .lut_mask = 16'hC303;
defparam \VGA_unit|VGA_unit|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X37_Y9_N11
cycloneii_lcell_ff \data_count[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector76~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[3]));

// Location: LCFF_X37_Y9_N13
cycloneii_lcell_ff \data_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector77~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[2]));

// Location: LCCOMB_X35_Y7_N18
cycloneii_lcell_comb \SRAM_address[7]~14 (
// Equation(s):
// \SRAM_address[7]~14_combout  = (top_state[3] & (!top_state[2] & ((top_state[1]) # (top_state[0]))))

	.dataa(top_state[3]),
	.datab(top_state[1]),
	.datac(top_state[0]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\SRAM_address[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[7]~14 .lut_mask = 16'h00A8;
defparam \SRAM_address[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y7_N11
cycloneii_lcell_ff \write_count[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector55~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[5]));

// Location: LCCOMB_X35_Y9_N12
cycloneii_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\SRAM_address[7]~13_combout  & ((Y_data_count[6]) # ((\SRAM_address[7]~12_combout )))) # (!\SRAM_address[7]~13_combout  & (((\Add5~10_combout  & !\SRAM_address[7]~12_combout ))))

	.dataa(Y_data_count[6]),
	.datab(\SRAM_address[7]~13_combout ),
	.datac(\Add5~10_combout ),
	.datad(\SRAM_address[7]~12_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hCCB8;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N14
cycloneii_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (\Selector11~0_combout  & (((data_count[6])) # (!\SRAM_address[7]~12_combout ))) # (!\Selector11~0_combout  & (\SRAM_address[7]~12_combout  & ((\Add7~10_combout ))))

	.dataa(\Selector11~0_combout ),
	.datab(\SRAM_address[7]~12_combout ),
	.datac(data_count[6]),
	.datad(\Add7~10_combout ),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'hE6A2;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N0
cycloneii_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\SRAM_address[7]~12_combout  & ((\Add7~12_combout ) # ((\SRAM_address[7]~13_combout )))) # (!\SRAM_address[7]~12_combout  & (((\Add5~12_combout  & !\SRAM_address[7]~13_combout ))))

	.dataa(\Add7~12_combout ),
	.datab(\SRAM_address[7]~12_combout ),
	.datac(\Add5~12_combout ),
	.datad(\SRAM_address[7]~13_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hCCB8;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N2
cycloneii_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = (\SRAM_address[7]~13_combout  & ((\Selector10~0_combout  & ((data_count[7]))) # (!\Selector10~0_combout  & (Y_data_count[7])))) # (!\SRAM_address[7]~13_combout  & (((\Selector10~0_combout ))))

	.dataa(Y_data_count[7]),
	.datab(\SRAM_address[7]~13_combout ),
	.datac(data_count[7]),
	.datad(\Selector10~0_combout ),
	.cin(gnd),
	.combout(\Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~1 .lut_mask = 16'hF388;
defparam \Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N4
cycloneii_lcell_comb \Selector9~5 (
// Equation(s):
// \Selector9~5_combout  = (top_state[0] & ((\Add2~0_combout ) # ((!top_state[3])))) # (!top_state[0] & (((top_state[3] & data_count[8]))))

	.dataa(\Add2~0_combout ),
	.datab(top_state[0]),
	.datac(top_state[3]),
	.datad(data_count[8]),
	.cin(gnd),
	.combout(\Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~5 .lut_mask = 16'hBC8C;
defparam \Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N30
cycloneii_lcell_comb \Selector9~6 (
// Equation(s):
// \Selector9~6_combout  = (\Selector9~5_combout  & ((\Add7~14_combout ) # ((!top_state[4])))) # (!\Selector9~5_combout  & (((top_state[4] & \Add5~14_combout ))))

	.dataa(\Add7~14_combout ),
	.datab(\Selector9~5_combout ),
	.datac(top_state[4]),
	.datad(\Add5~14_combout ),
	.cin(gnd),
	.combout(\Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~6 .lut_mask = 16'hBC8C;
defparam \Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N8
cycloneii_lcell_comb \Selector9~7 (
// Equation(s):
// \Selector9~7_combout  = (top_state[3] & ((top_state[4] & ((SRAM_address[8]))) # (!top_state[4] & (\Selector9~6_combout )))) # (!top_state[3] & (\Selector9~6_combout  & ((top_state[4]) # (SRAM_address[8]))))

	.dataa(top_state[3]),
	.datab(\Selector9~6_combout ),
	.datac(top_state[4]),
	.datad(SRAM_address[8]),
	.cin(gnd),
	.combout(\Selector9~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~7 .lut_mask = 16'hEC48;
defparam \Selector9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N14
cycloneii_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (top_state[4] & Y_data_count[11])

	.dataa(top_state[4]),
	.datab(vcc),
	.datac(Y_data_count[11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hA0A0;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N28
cycloneii_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = (\SRAM_address[11]~23_combout  & ((\SRAM_address[11]~22_combout ) # ((\Add6~4_combout )))) # (!\SRAM_address[11]~23_combout  & (!\SRAM_address[11]~22_combout  & ((\Selector6~0_combout ))))

	.dataa(\SRAM_address[11]~23_combout ),
	.datab(\SRAM_address[11]~22_combout ),
	.datac(\Add6~4_combout ),
	.datad(\Selector6~0_combout ),
	.cin(gnd),
	.combout(\Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~1 .lut_mask = 16'hB9A8;
defparam \Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N20
cycloneii_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (top_state[4] & (((Y_data_count[12])))) # (!top_state[4] & (!\write_count[6]~0_combout  & (!top_state[1])))

	.dataa(\write_count[6]~0_combout ),
	.datab(top_state[1]),
	.datac(Y_data_count[12]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hF011;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N26
cycloneii_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\SRAM_address[11]~23_combout  & (((\SRAM_address[11]~22_combout )))) # (!\SRAM_address[11]~23_combout  & ((\SRAM_address[11]~22_combout  & (\Add1~6_combout )) # (!\SRAM_address[11]~22_combout  & ((\Selector5~0_combout )))))

	.dataa(\Add1~6_combout ),
	.datab(\SRAM_address[11]~23_combout ),
	.datac(\Selector5~0_combout ),
	.datad(\SRAM_address[11]~22_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hEE30;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N20
cycloneii_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\SRAM_address[11]~23_combout  & ((\Selector5~1_combout  & ((\Add7~22_combout ))) # (!\Selector5~1_combout  & (\Add6~6_combout )))) # (!\SRAM_address[11]~23_combout  & (\Selector5~1_combout ))

	.dataa(\SRAM_address[11]~23_combout ),
	.datab(\Selector5~1_combout ),
	.datac(\Add6~6_combout ),
	.datad(\Add7~22_combout ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hEC64;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y6_N21
cycloneii_lcell_ff \write_count[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector47~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[13]));

// Location: LCCOMB_X34_Y8_N4
cycloneii_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ((top_state[4] & Y_data_count[14])) # (!\Selector4~0_combout )

	.dataa(top_state[4]),
	.datab(\Selector4~0_combout ),
	.datac(Y_data_count[14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hB3B3;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N6
cycloneii_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\SRAM_address[11]~23_combout  & (((\SRAM_address[11]~22_combout )))) # (!\SRAM_address[11]~23_combout  & ((\SRAM_address[11]~22_combout  & (\Add1~10_combout )) # (!\SRAM_address[11]~22_combout  & ((\Selector3~0_combout )))))

	.dataa(\SRAM_address[11]~23_combout ),
	.datab(\Add1~10_combout ),
	.datac(\Selector3~0_combout ),
	.datad(\SRAM_address[11]~22_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hEE50;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N28
cycloneii_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (write_count[13]) # ((write_count[11]) # ((write_count[12]) # (write_count[10])))

	.dataa(write_count[13]),
	.datab(write_count[11]),
	.datac(write_count[12]),
	.datad(write_count[10]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFFE;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N8
cycloneii_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (write_count[5] & (write_count[6] & (write_count[7] & write_count[8])))

	.dataa(write_count[5]),
	.datab(write_count[6]),
	.datac(write_count[7]),
	.datad(write_count[8]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h8000;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N10
cycloneii_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (write_count[2] & (write_count[1] & (write_count[3] & write_count[4])))

	.dataa(write_count[2]),
	.datab(write_count[1]),
	.datac(write_count[3]),
	.datad(write_count[4]),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h8000;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N20
cycloneii_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (\LessThan0~0_combout ) # ((\LessThan0~1_combout  & (\LessThan0~2_combout  & write_count[0])))

	.dataa(\LessThan0~1_combout ),
	.datab(\LessThan0~2_combout ),
	.datac(write_count[0]),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hFF80;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N12
cycloneii_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = (top_state[1] & top_state[0])

	.dataa(vcc),
	.datab(vcc),
	.datac(top_state[1]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr12~0 .lut_mask = 16'hF000;
defparam \WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan1~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan1~0_combout  = (!\VGA_unit|VGA_unit|H_Cont [8] & (!\VGA_unit|VGA_unit|H_Cont [9] & ((!\VGA_unit|VGA_unit|H_Cont [6]) # (!\VGA_unit|VGA_unit|H_Cont [5]))))

	.dataa(\VGA_unit|VGA_unit|H_Cont [8]),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [9]),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan1~0 .lut_mask = 16'h0105;
defparam \VGA_unit|VGA_unit|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~2_combout  = ((\VGA_unit|VGA_unit|oVGA_R~1_combout  & !\VGA_unit|VGA_unit|V_Cont [0])) # (!\VGA_unit|VGA_unit|V_Cont [9])

	.dataa(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.datab(\VGA_unit|VGA_unit|V_Cont [9]),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|V_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~2 .lut_mask = 16'h33BB;
defparam \VGA_unit|VGA_unit|oVGA_R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y9_N7
cycloneii_lcell_ff \data_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Add8~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_count[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[0]));

// Location: LCCOMB_X37_Y9_N10
cycloneii_lcell_comb \Selector76~0 (
// Equation(s):
// \Selector76~0_combout  = (\WideOr23~combout  & ((data_count[3]) # ((\Equal0~3_combout  & \Add8~6_combout )))) # (!\WideOr23~combout  & (\Equal0~3_combout  & ((\Add8~6_combout ))))

	.dataa(\WideOr23~combout ),
	.datab(\Equal0~3_combout ),
	.datac(data_count[3]),
	.datad(\Add8~6_combout ),
	.cin(gnd),
	.combout(\Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector76~0 .lut_mask = 16'hECA0;
defparam \Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N12
cycloneii_lcell_comb \Selector77~0 (
// Equation(s):
// \Selector77~0_combout  = (\WideOr23~combout  & ((data_count[2]) # ((\Equal0~3_combout  & \Add8~4_combout )))) # (!\WideOr23~combout  & (\Equal0~3_combout  & ((\Add8~4_combout ))))

	.dataa(\WideOr23~combout ),
	.datab(\Equal0~3_combout ),
	.datac(data_count[2]),
	.datad(\Add8~4_combout ),
	.cin(gnd),
	.combout(\Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector77~0 .lut_mask = 16'hECA0;
defparam \Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N8
cycloneii_lcell_comb \write_count[4]~2 (
// Equation(s):
// \write_count[4]~2_combout  = (top_state[3] & (((!top_state[4] & !top_state[2])) # (!top_state[0]))) # (!top_state[3] & (((top_state[0]) # (!top_state[2])) # (!top_state[4])))

	.dataa(top_state[3]),
	.datab(top_state[4]),
	.datac(top_state[0]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\write_count[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \write_count[4]~2 .lut_mask = 16'h5B7F;
defparam \write_count[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N10
cycloneii_lcell_comb \Selector55~0 (
// Equation(s):
// \Selector55~0_combout  = (\write_count[6]~1_combout  & (((\Add3~10_combout )))) # (!\write_count[6]~1_combout  & (top_state[4] & ((write_count[5]))))

	.dataa(top_state[4]),
	.datab(\Add3~10_combout ),
	.datac(write_count[5]),
	.datad(\write_count[6]~1_combout ),
	.cin(gnd),
	.combout(\Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector55~0 .lut_mask = 16'hCCA0;
defparam \Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N2
cycloneii_lcell_comb \write_count[9]~4 (
// Equation(s):
// \write_count[9]~4_combout  = (top_state[3] & ((top_state[4] $ (!top_state[2])) # (!top_state[0]))) # (!top_state[3] & (((top_state[0]) # (!top_state[2])) # (!top_state[4])))

	.dataa(top_state[3]),
	.datab(top_state[4]),
	.datac(top_state[0]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\write_count[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \write_count[9]~4 .lut_mask = 16'hDB7F;
defparam \write_count[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N20
cycloneii_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = (\Add3~26_combout  & ((top_state[4]) # (top_state[1])))

	.dataa(vcc),
	.datab(top_state[4]),
	.datac(top_state[1]),
	.datad(\Add3~26_combout ),
	.cin(gnd),
	.combout(\Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector47~0 .lut_mask = 16'hFC00;
defparam \Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y12_N16
cycloneii_lcell_comb \UART_unit|UART_RX|always0~0 (
// Equation(s):
// \UART_unit|UART_RX|always0~0_combout  = (!\UART_unit|UART_RX|clock_count [5] & (\UART_unit|UART_RX|clock_count [2] & (!\UART_unit|UART_RX|RX_data_in~regout  & \UART_unit|UART_RX|clock_count [1])))

	.dataa(\UART_unit|UART_RX|clock_count [5]),
	.datab(\UART_unit|UART_RX|clock_count [2]),
	.datac(\UART_unit|UART_RX|RX_data_in~regout ),
	.datad(\UART_unit|UART_RX|clock_count [1]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~0 .lut_mask = 16'h0400;
defparam \UART_unit|UART_RX|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N16
cycloneii_lcell_comb \VGA_unit|always0~1 (
// Equation(s):
// \VGA_unit|always0~1_combout  = (\VGA_unit|VGA_unit|H_Cont [8] & \VGA_unit|VGA_unit|H_Cont [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|VGA_unit|H_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~1 .lut_mask = 16'hF000;
defparam \VGA_unit|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N4
cycloneii_lcell_comb \VGA_unit|always0~2 (
// Equation(s):
// \VGA_unit|always0~2_combout  = (\VGA_unit|always0~1_combout  & (!\VGA_unit|VGA_unit|H_Cont [4] & (\VGA_unit|always0~0_combout  & !\VGA_unit|VGA_unit|H_Cont [7])))

	.dataa(\VGA_unit|always0~1_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [4]),
	.datac(\VGA_unit|always0~0_combout ),
	.datad(\VGA_unit|VGA_unit|H_Cont [7]),
	.cin(gnd),
	.combout(\VGA_unit|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~2 .lut_mask = 16'h0020;
defparam \VGA_unit|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N22
cycloneii_lcell_comb \VGA_unit|always0~3 (
// Equation(s):
// \VGA_unit|always0~3_combout  = (\VGA_unit|always0~2_combout ) # ((\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout  & (\VGA_unit|VGA_unit|H_Cont [4] & \VGA_unit|VGA_unit|H_Cont [7])))

	.dataa(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.datab(\VGA_unit|VGA_unit|H_Cont [4]),
	.datac(\VGA_unit|always0~2_combout ),
	.datad(\VGA_unit|VGA_unit|H_Cont [7]),
	.cin(gnd),
	.combout(\VGA_unit|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~3 .lut_mask = 16'hF8F0;
defparam \VGA_unit|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N4
cycloneii_lcell_comb \VGA_unit|always0~4 (
// Equation(s):
// \VGA_unit|always0~4_combout  = (!\VGA_unit|VGA_unit|H_Cont [5] & (\VGA_unit|always0~3_combout  & !\VGA_unit|VGA_unit|H_Cont [6]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [5]),
	.datab(vcc),
	.datac(\VGA_unit|always0~3_combout ),
	.datad(\VGA_unit|VGA_unit|H_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~4 .lut_mask = 16'h0050;
defparam \VGA_unit|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N26
cycloneii_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (top_state[0] & (!top_state[4] & ((SRAM_address[0]) # (!top_state[2]))))

	.dataa(top_state[2]),
	.datab(SRAM_address[0]),
	.datac(top_state[0]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'h00D0;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N0
cycloneii_lcell_comb \Selector60~1 (
// Equation(s):
// \Selector60~1_combout  = (top_state[2] & (data_count[0])) # (!top_state[2] & ((write_count[0])))

	.dataa(data_count[0]),
	.datab(vcc),
	.datac(write_count[0]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\Selector60~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~1 .lut_mask = 16'hAAF0;
defparam \Selector60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N4
cycloneii_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = (\Selector17~0_combout ) # ((\Selector60~1_combout  & top_state[4]))

	.dataa(vcc),
	.datab(\Selector17~0_combout ),
	.datac(\Selector60~1_combout ),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~1 .lut_mask = 16'hFCCC;
defparam \Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N12
cycloneii_lcell_comb \Selector59~2 (
// Equation(s):
// \Selector59~2_combout  = (top_state[4] & (((write_count[1] & !top_state[2])))) # (!top_state[4] & (data_count[1] & ((top_state[2]))))

	.dataa(top_state[4]),
	.datab(data_count[1]),
	.datac(write_count[1]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\Selector59~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~2 .lut_mask = 16'h44A0;
defparam \Selector59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N24
cycloneii_lcell_comb \Selector59~4 (
// Equation(s):
// \Selector59~4_combout  = (top_state[2] & (((Y_data_count[1]) # (!top_state[4])))) # (!top_state[2] & (SRAM_address[1] & (top_state[4])))

	.dataa(SRAM_address[1]),
	.datab(top_state[2]),
	.datac(top_state[4]),
	.datad(Y_data_count[1]),
	.cin(gnd),
	.combout(\Selector59~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~4 .lut_mask = 16'hEC2C;
defparam \Selector59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N10
cycloneii_lcell_comb \Selector59~5 (
// Equation(s):
// \Selector59~5_combout  = (top_state[2] & ((write_count[1]) # ((!top_state[4])))) # (!top_state[2] & (((top_state[4] & Y_data_count[1]))))

	.dataa(write_count[1]),
	.datab(top_state[2]),
	.datac(top_state[4]),
	.datad(Y_data_count[1]),
	.cin(gnd),
	.combout(\Selector59~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~5 .lut_mask = 16'hBC8C;
defparam \Selector59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N26
cycloneii_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\SRAM_address[7]~12_combout  & (((\Add7~4_combout ) # (\SRAM_address[7]~13_combout )))) # (!\SRAM_address[7]~12_combout  & (\Add5~4_combout  & ((!\SRAM_address[7]~13_combout ))))

	.dataa(\Add5~4_combout ),
	.datab(\SRAM_address[7]~12_combout ),
	.datac(\Add7~4_combout ),
	.datad(\SRAM_address[7]~13_combout ),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hCCE2;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N12
cycloneii_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = (\Selector14~0_combout  & (((data_count[3]) # (!\SRAM_address[7]~13_combout )))) # (!\Selector14~0_combout  & (Y_data_count[3] & ((\SRAM_address[7]~13_combout ))))

	.dataa(Y_data_count[3]),
	.datab(\Selector14~0_combout ),
	.datac(data_count[3]),
	.datad(\SRAM_address[7]~13_combout ),
	.cin(gnd),
	.combout(\Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~1 .lut_mask = 16'hE2CC;
defparam \Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N6
cycloneii_lcell_comb \Add8~37 (
// Equation(s):
// \Add8~37_combout  = ((\Add8~0_combout ) # (!top_state[3])) # (!\Equal0~1_combout )

	.dataa(\Equal0~1_combout ),
	.datab(top_state[3]),
	.datac(\Add8~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add8~37_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~37 .lut_mask = 16'hF7F7;
defparam \Add8~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N12
cycloneii_lcell_comb \WideOr23~8 (
// Equation(s):
// \WideOr23~8_combout  = (top_state[0] & ((top_state[4]) # ((top_state[2])))) # (!top_state[0] & (top_state[4] & ((top_state[2]) # (top_state[1]))))

	.dataa(top_state[0]),
	.datab(top_state[4]),
	.datac(top_state[2]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\WideOr23~8_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr23~8 .lut_mask = 16'hECE8;
defparam \WideOr23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N6
cycloneii_lcell_comb \WideOr21~2 (
// Equation(s):
// \WideOr21~2_combout  = (top_state[1] & (((top_state[0]) # (top_state[4])) # (!top_state[2]))) # (!top_state[1] & ((top_state[2] $ (top_state[0])) # (!top_state[4])))

	.dataa(top_state[2]),
	.datab(top_state[0]),
	.datac(top_state[1]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\WideOr21~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr21~2 .lut_mask = 16'hF6DF;
defparam \WideOr21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N0
cycloneii_lcell_comb WideOr21(
// Equation(s):
// \WideOr21~combout  = (\WideOr21~2_combout ) # (top_state[3])

	.dataa(\WideOr21~2_combout ),
	.datab(vcc),
	.datac(top_state[3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\WideOr21~combout ),
	.cout());
// synopsys translate_off
defparam WideOr21.lut_mask = 16'hFAFA;
defparam WideOr21.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N6
cycloneii_lcell_comb \WideNor0~5 (
// Equation(s):
// \WideNor0~5_combout  = ((!top_state[4]) # (!top_state[3])) # (!top_state[2])

	.dataa(top_state[2]),
	.datab(top_state[3]),
	.datac(vcc),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\WideNor0~5_combout ),
	.cout());
// synopsys translate_off
defparam \WideNor0~5 .lut_mask = 16'h77FF;
defparam \WideNor0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N8
cycloneii_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = top_state[2] $ (((top_state[0] & top_state[1])))

	.dataa(top_state[2]),
	.datab(vcc),
	.datac(top_state[0]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~2 .lut_mask = 16'h5AAA;
defparam \Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N2
cycloneii_lcell_comb \Selector19~3 (
// Equation(s):
// \Selector19~3_combout  = (top_state[3] & (!top_state[4] & !top_state[1])) # (!top_state[3] & ((top_state[1])))

	.dataa(top_state[4]),
	.datab(top_state[3]),
	.datac(vcc),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~3 .lut_mask = 16'h3344;
defparam \Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N2
cycloneii_lcell_comb \Selector9~10 (
// Equation(s):
// \Selector9~10_combout  = (top_state[2] & ((top_state[0] & ((!top_state[4]))) # (!top_state[0] & (write_count[8] & top_state[4])))) # (!top_state[2] & (top_state[4] & ((write_count[8]) # (!top_state[0]))))

	.dataa(top_state[2]),
	.datab(top_state[0]),
	.datac(write_count[8]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector9~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~10 .lut_mask = 16'h7188;
defparam \Selector9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N12
cycloneii_lcell_comb \Selector9~11 (
// Equation(s):
// \Selector9~11_combout  = (top_state[2] & ((\Selector9~10_combout ) # ((Y_data_count[8] & top_state[0])))) # (!top_state[2] & (\Selector9~10_combout  & ((Y_data_count[8]) # (top_state[0]))))

	.dataa(top_state[2]),
	.datab(Y_data_count[8]),
	.datac(\Selector9~10_combout ),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\Selector9~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~11 .lut_mask = 16'hF8E0;
defparam \Selector9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[0]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[0]));
// synopsys translate_off
defparam \SRAM_DATA_IO[0]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[0]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[0]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[0]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[0]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[0]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[0]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[0]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[0]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[0]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[0]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[0]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[0]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[1]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[1]));
// synopsys translate_off
defparam \SRAM_DATA_IO[1]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[1]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[1]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[1]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[1]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[1]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[1]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[1]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[1]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[1]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[1]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[1]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[1]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[2]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[2]));
// synopsys translate_off
defparam \SRAM_DATA_IO[2]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[2]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[2]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[2]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[2]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[2]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[2]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[2]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[2]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[2]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[2]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[2]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[2]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[3]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[3]));
// synopsys translate_off
defparam \SRAM_DATA_IO[3]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[3]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[3]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[3]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[3]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[3]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[3]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[3]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[3]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[3]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[3]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[3]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[3]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[4]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[4]));
// synopsys translate_off
defparam \SRAM_DATA_IO[4]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[4]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[4]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[4]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[4]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[4]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[4]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[4]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[4]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[4]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[4]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[4]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[4]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[5]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[5]));
// synopsys translate_off
defparam \SRAM_DATA_IO[5]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[5]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[5]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[5]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[5]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[5]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[5]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[5]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[5]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[5]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[5]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[5]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[5]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[6]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[6]));
// synopsys translate_off
defparam \SRAM_DATA_IO[6]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[6]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[6]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[6]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[6]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[6]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[6]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[6]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[6]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[6]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[6]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[6]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[6]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[7]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[7]));
// synopsys translate_off
defparam \SRAM_DATA_IO[7]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[7]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[7]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[7]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[7]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[7]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[7]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[7]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[7]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[7]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[7]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[7]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[7]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[8]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[8]));
// synopsys translate_off
defparam \SRAM_DATA_IO[8]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[8]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[8]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[8]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[8]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[8]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[8]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[8]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[8]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[8]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[8]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[8]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[8]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[9]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[9]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[9]));
// synopsys translate_off
defparam \SRAM_DATA_IO[9]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[9]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[9]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[9]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[9]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[9]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[9]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[9]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[9]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[9]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[9]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[9]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[9]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[10]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[10]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[10]));
// synopsys translate_off
defparam \SRAM_DATA_IO[10]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[10]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[10]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[10]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[10]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[10]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[10]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[10]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[10]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[10]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[10]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[10]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[10]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[11]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[11]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[11]));
// synopsys translate_off
defparam \SRAM_DATA_IO[11]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[11]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[11]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[11]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[11]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[11]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[11]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[11]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[11]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[11]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[11]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[11]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[11]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[12]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[12]~12 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[12]));
// synopsys translate_off
defparam \SRAM_DATA_IO[12]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[12]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[12]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[12]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[12]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[12]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[12]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[12]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[12]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[12]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[12]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[12]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[12]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[13]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[13]~13 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[13]));
// synopsys translate_off
defparam \SRAM_DATA_IO[13]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[13]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[13]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[13]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[13]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[13]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[13]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[13]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[13]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[13]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[13]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[13]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[13]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[14]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[14]~14 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[14]));
// synopsys translate_off
defparam \SRAM_DATA_IO[14]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[14]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[14]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[14]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[14]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[14]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[14]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[14]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[14]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[14]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[14]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[14]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[14]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_DATA_IO[15]~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SRAM_DATA_IO[15]~15 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DATA_IO[15]));
// synopsys translate_off
defparam \SRAM_DATA_IO[15]~I .input_async_reset = "none";
defparam \SRAM_DATA_IO[15]~I .input_power_up = "low";
defparam \SRAM_DATA_IO[15]~I .input_register_mode = "none";
defparam \SRAM_DATA_IO[15]~I .input_sync_reset = "none";
defparam \SRAM_DATA_IO[15]~I .oe_async_reset = "none";
defparam \SRAM_DATA_IO[15]~I .oe_power_up = "low";
defparam \SRAM_DATA_IO[15]~I .oe_register_mode = "none";
defparam \SRAM_DATA_IO[15]~I .oe_sync_reset = "none";
defparam \SRAM_DATA_IO[15]~I .open_drain_output = "true";
defparam \SRAM_DATA_IO[15]~I .operation_mode = "bidir";
defparam \SRAM_DATA_IO[15]~I .output_async_reset = "none";
defparam \SRAM_DATA_IO[15]~I .output_power_up = "low";
defparam \SRAM_DATA_IO[15]~I .output_register_mode = "none";
defparam \SRAM_DATA_IO[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50_I~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50_I~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50_I));
// synopsys translate_off
defparam \CLOCK_50_I~I .input_async_reset = "none";
defparam \CLOCK_50_I~I .input_power_up = "low";
defparam \CLOCK_50_I~I .input_register_mode = "none";
defparam \CLOCK_50_I~I .input_sync_reset = "none";
defparam \CLOCK_50_I~I .oe_async_reset = "none";
defparam \CLOCK_50_I~I .oe_power_up = "low";
defparam \CLOCK_50_I~I .oe_register_mode = "none";
defparam \CLOCK_50_I~I .oe_sync_reset = "none";
defparam \CLOCK_50_I~I .operation_mode = "input";
defparam \CLOCK_50_I~I .output_async_reset = "none";
defparam \CLOCK_50_I~I .output_power_up = "low";
defparam \CLOCK_50_I~I .output_register_mode = "none";
defparam \CLOCK_50_I~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50_I~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50_I~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50_I~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50_I~clkctrl .clock_type = "global clock";
defparam \CLOCK_50_I~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N30
cycloneii_lcell_comb \Selector21~12 (
// Equation(s):
// \Selector21~12_combout  = (top_state[4] & (!top_state[3] & (top_state[0] $ (top_state[1])))) # (!top_state[4] & (top_state[0] $ ((top_state[1]))))

	.dataa(top_state[0]),
	.datab(top_state[1]),
	.datac(top_state[4]),
	.datad(top_state[3]),
	.cin(gnd),
	.combout(\Selector21~12_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~12 .lut_mask = 16'h0666;
defparam \Selector21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N8
cycloneii_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!top_state[0] & (top_state[4] & (!top_state[2] & top_state[1])))

	.dataa(top_state[0]),
	.datab(top_state[4]),
	.datac(top_state[2]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0400;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N4
cycloneii_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (top_state[0] & (top_state[4] & (!top_state[2] & !top_state[1])))

	.dataa(top_state[0]),
	.datab(top_state[4]),
	.datac(top_state[2]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0008;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N0
cycloneii_lcell_comb \Selector19~6 (
// Equation(s):
// \Selector19~6_combout  = (!\Selector21~11_combout  & (((!\Equal0~2_combout  & !\Equal0~0_combout )) # (!top_state[3])))

	.dataa(top_state[3]),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Selector21~11_combout ),
	.cin(gnd),
	.combout(\Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~6 .lut_mask = 16'h0057;
defparam \Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N0
cycloneii_lcell_comb \Selector21~13 (
// Equation(s):
// \Selector21~13_combout  = (\Selector21~12_combout ) # (!\Selector19~6_combout )

	.dataa(vcc),
	.datab(\Selector21~12_combout ),
	.datac(\Selector19~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector21~13_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~13 .lut_mask = 16'hCFCF;
defparam \Selector21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SWITCH_I~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[17]));
// synopsys translate_off
defparam \SWITCH_I[17]~I .input_async_reset = "none";
defparam \SWITCH_I[17]~I .input_power_up = "low";
defparam \SWITCH_I[17]~I .input_register_mode = "none";
defparam \SWITCH_I[17]~I .input_sync_reset = "none";
defparam \SWITCH_I[17]~I .oe_async_reset = "none";
defparam \SWITCH_I[17]~I .oe_power_up = "low";
defparam \SWITCH_I[17]~I .oe_register_mode = "none";
defparam \SWITCH_I[17]~I .oe_sync_reset = "none";
defparam \SWITCH_I[17]~I .operation_mode = "input";
defparam \SWITCH_I[17]~I .output_async_reset = "none";
defparam \SWITCH_I[17]~I .output_power_up = "low";
defparam \SWITCH_I[17]~I .output_register_mode = "none";
defparam \SWITCH_I[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_1
cycloneii_pll \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(\SWITCH_I~combout [17]),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_50_I~combout }),
	.locked(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\SRAM_unit|Clock_100_PLL_inst|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .bandwidth = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .bandwidth_type = "low";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_high = 4;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_initial = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_low = 4;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_mode = "even";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c0_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c1_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_mode = "bypass";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .c2_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .charge_pump_current = 80;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_counter = "c0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_divide_by = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_multiply_by = 2;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk0_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk1_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk1_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk2_duty_cycle = 50;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .clk2_phase_shift = "0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .compensate_clock = "clk0";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .gate_lock_counter = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .gate_lock_signal = "no";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .inclk1_input_frequency = 20000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .loop_filter_c = 3;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m = 16;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m_initial = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .m_ph = 0;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .n = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .operation_mode = "normal";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pfd_max = 100000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pfd_min = 2484;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .pll_compensation_delay = 3582;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .simulation_type = "timing";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .valid_lock_multiplier = 1;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_center = 1333;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_max = 2000;
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|pll .vco_min = 1000;
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N10
cycloneii_lcell_comb resetn(
// Equation(s):
// \resetn~combout  = (\SWITCH_I~combout [17]) # (!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked )

	.dataa(vcc),
	.datab(vcc),
	.datac(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ),
	.datad(\SWITCH_I~combout [17]),
	.cin(gnd),
	.combout(\resetn~combout ),
	.cout());
// synopsys translate_off
defparam resetn.lut_mask = 16'hFF0F;
defparam resetn.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y9_N1
cycloneii_lcell_ff \top_state[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector21~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(top_state[1]));

// Location: LCCOMB_X34_Y6_N30
cycloneii_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = (\Add3~28_combout  & ((top_state[1]) # (top_state[4])))

	.dataa(\Add3~28_combout ),
	.datab(top_state[1]),
	.datac(top_state[4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector46~0 .lut_mask = 16'hA8A8;
defparam \Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N2
cycloneii_lcell_comb \Selector59~0 (
// Equation(s):
// \Selector59~0_combout  = (top_state[4] & !top_state[2])

	.dataa(vcc),
	.datab(top_state[4]),
	.datac(top_state[2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~0 .lut_mask = 16'h0C0C;
defparam \Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N22
cycloneii_lcell_comb \write_count[9]~5 (
// Equation(s):
// \write_count[9]~5_combout  = (!\resetn~combout  & ((top_state[1] & ((\Selector59~0_combout ))) # (!top_state[1] & (!\write_count[9]~4_combout ))))

	.dataa(\write_count[9]~4_combout ),
	.datab(top_state[1]),
	.datac(\resetn~combout ),
	.datad(\Selector59~0_combout ),
	.cin(gnd),
	.combout(\write_count[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \write_count[9]~5 .lut_mask = 16'h0D01;
defparam \write_count[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y6_N31
cycloneii_lcell_ff \write_count[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector46~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[14]));

// Location: LCCOMB_X35_Y7_N16
cycloneii_lcell_comb \WideOr19~8 (
// Equation(s):
// \WideOr19~8_combout  = (!top_state[0] & (((!top_state[2]) # (!top_state[4])) # (!top_state[3])))

	.dataa(top_state[3]),
	.datab(top_state[4]),
	.datac(top_state[0]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\WideOr19~8_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr19~8 .lut_mask = 16'h070F;
defparam \WideOr19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y7_N17
cycloneii_lcell_ff \top_state[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\WideOr19~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(top_state[0]));

// Location: LCCOMB_X33_Y9_N8
cycloneii_lcell_comb \write_count[6]~1 (
// Equation(s):
// \write_count[6]~1_combout  = ((top_state[1]) # (!top_state[2])) # (!top_state[0])

	.dataa(vcc),
	.datab(top_state[0]),
	.datac(top_state[1]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\write_count[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \write_count[6]~1 .lut_mask = 16'hF3FF;
defparam \write_count[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N18
cycloneii_lcell_comb \Selector59~1 (
// Equation(s):
// \Selector59~1_combout  = (\write_count[6]~1_combout  & (\Add3~2_combout )) # (!\write_count[6]~1_combout  & (((write_count[1] & top_state[4]))))

	.dataa(\Add3~2_combout ),
	.datab(\write_count[6]~1_combout ),
	.datac(write_count[1]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector59~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~1 .lut_mask = 16'hB888;
defparam \Selector59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N20
cycloneii_lcell_comb \write_count[4]~3 (
// Equation(s):
// \write_count[4]~3_combout  = (!\resetn~combout  & ((top_state[1] & ((\Selector59~0_combout ))) # (!top_state[1] & (!\write_count[4]~2_combout ))))

	.dataa(\write_count[4]~2_combout ),
	.datab(top_state[1]),
	.datac(\resetn~combout ),
	.datad(\Selector59~0_combout ),
	.cin(gnd),
	.combout(\write_count[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \write_count[4]~3 .lut_mask = 16'h0D01;
defparam \write_count[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y7_N19
cycloneii_lcell_ff \write_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector59~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[1]));

// Location: LCCOMB_X34_Y7_N14
cycloneii_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = write_count[0] $ (VCC)
// \Add3~1  = CARRY(write_count[0])

	.dataa(vcc),
	.datab(write_count[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h33CC;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y7_N16
cycloneii_lcell_comb \Selector60~0 (
// Equation(s):
// \Selector60~0_combout  = (\write_count[6]~1_combout  & (\Add3~0_combout )) # (!\write_count[6]~1_combout  & (((write_count[0] & top_state[4]))))

	.dataa(\write_count[6]~1_combout ),
	.datab(\Add3~0_combout ),
	.datac(write_count[0]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~0 .lut_mask = 16'hD888;
defparam \Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y7_N17
cycloneii_lcell_ff \write_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector60~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[0]));

// Location: LCCOMB_X34_Y7_N18
cycloneii_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = (write_count[2] & (\Add3~3  $ (GND))) # (!write_count[2] & (!\Add3~3  & VCC))
// \Add3~5  = CARRY((write_count[2] & !\Add3~3 ))

	.dataa(vcc),
	.datab(write_count[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'hC30C;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N4
cycloneii_lcell_comb \Selector58~0 (
// Equation(s):
// \Selector58~0_combout  = (\write_count[6]~1_combout  & (((\Add3~4_combout )))) # (!\write_count[6]~1_combout  & (top_state[4] & (write_count[2])))

	.dataa(top_state[4]),
	.datab(\write_count[6]~1_combout ),
	.datac(write_count[2]),
	.datad(\Add3~4_combout ),
	.cin(gnd),
	.combout(\Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector58~0 .lut_mask = 16'hEC20;
defparam \Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y7_N5
cycloneii_lcell_ff \write_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector58~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[2]));

// Location: LCCOMB_X34_Y7_N20
cycloneii_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (write_count[3] & (!\Add3~5 )) # (!write_count[3] & ((\Add3~5 ) # (GND)))
// \Add3~7  = CARRY((!\Add3~5 ) # (!write_count[3]))

	.dataa(vcc),
	.datab(write_count[3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h3C3F;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N2
cycloneii_lcell_comb \Selector57~0 (
// Equation(s):
// \Selector57~0_combout  = (\write_count[6]~1_combout  & (((\Add3~6_combout )))) # (!\write_count[6]~1_combout  & (top_state[4] & ((write_count[3]))))

	.dataa(top_state[4]),
	.datab(\Add3~6_combout ),
	.datac(write_count[3]),
	.datad(\write_count[6]~1_combout ),
	.cin(gnd),
	.combout(\Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector57~0 .lut_mask = 16'hCCA0;
defparam \Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y7_N3
cycloneii_lcell_ff \write_count[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector57~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[3]));

// Location: LCCOMB_X34_Y7_N22
cycloneii_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = (write_count[4] & (\Add3~7  $ (GND))) # (!write_count[4] & (!\Add3~7  & VCC))
// \Add3~9  = CARRY((write_count[4] & !\Add3~7 ))

	.dataa(vcc),
	.datab(write_count[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'hC30C;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N8
cycloneii_lcell_comb \Selector56~0 (
// Equation(s):
// \Selector56~0_combout  = (\write_count[6]~1_combout  & (((\Add3~8_combout )))) # (!\write_count[6]~1_combout  & (top_state[4] & (write_count[4])))

	.dataa(top_state[4]),
	.datab(\write_count[6]~1_combout ),
	.datac(write_count[4]),
	.datad(\Add3~8_combout ),
	.cin(gnd),
	.combout(\Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector56~0 .lut_mask = 16'hEC20;
defparam \Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y7_N9
cycloneii_lcell_ff \write_count[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector56~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[4]));

// Location: LCCOMB_X34_Y7_N26
cycloneii_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = (write_count[6] & (\Add3~11  $ (GND))) # (!write_count[6] & (!\Add3~11  & VCC))
// \Add3~13  = CARRY((write_count[6] & !\Add3~11 ))

	.dataa(write_count[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'hA50A;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N28
cycloneii_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (write_count[7] & (!\Add3~13 )) # (!write_count[7] & ((\Add3~13 ) # (GND)))
// \Add3~15  = CARRY((!\Add3~13 ) # (!write_count[7]))

	.dataa(write_count[7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h5A5F;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N30
cycloneii_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = (write_count[8] & (\Add3~15  $ (GND))) # (!write_count[8] & (!\Add3~15  & VCC))
// \Add3~17  = CARRY((write_count[8] & !\Add3~15 ))

	.dataa(vcc),
	.datab(write_count[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'hC30C;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N0
cycloneii_lcell_comb \Selector52~0 (
// Equation(s):
// \Selector52~0_combout  = (\write_count[6]~1_combout  & (((\Add3~16_combout )))) # (!\write_count[6]~1_combout  & (top_state[4] & (write_count[8])))

	.dataa(top_state[4]),
	.datab(\write_count[6]~1_combout ),
	.datac(write_count[8]),
	.datad(\Add3~16_combout ),
	.cin(gnd),
	.combout(\Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector52~0 .lut_mask = 16'hEC20;
defparam \Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y7_N1
cycloneii_lcell_ff \write_count[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector52~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[8]));

// Location: LCCOMB_X34_Y6_N0
cycloneii_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (write_count[9] & (!\Add3~17 )) # (!write_count[9] & ((\Add3~17 ) # (GND)))
// \Add3~19  = CARRY((!\Add3~17 ) # (!write_count[9]))

	.dataa(vcc),
	.datab(write_count[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h3C3F;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N24
cycloneii_lcell_comb \Selector51~0 (
// Equation(s):
// \Selector51~0_combout  = (\Add3~18_combout  & ((top_state[1]) # (top_state[4])))

	.dataa(top_state[1]),
	.datab(vcc),
	.datac(\Add3~18_combout ),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector51~0 .lut_mask = 16'hF0A0;
defparam \Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y6_N25
cycloneii_lcell_ff \write_count[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector51~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[9]));

// Location: LCCOMB_X34_Y6_N2
cycloneii_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = (write_count[10] & (\Add3~19  $ (GND))) # (!write_count[10] & (!\Add3~19  & VCC))
// \Add3~21  = CARRY((write_count[10] & !\Add3~19 ))

	.dataa(vcc),
	.datab(write_count[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout(\Add3~21 ));
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'hC30C;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N18
cycloneii_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = (\Add3~20_combout  & ((top_state[1]) # (top_state[4])))

	.dataa(top_state[1]),
	.datab(vcc),
	.datac(top_state[4]),
	.datad(\Add3~20_combout ),
	.cin(gnd),
	.combout(\Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector50~0 .lut_mask = 16'hFA00;
defparam \Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y6_N19
cycloneii_lcell_ff \write_count[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector50~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[10]));

// Location: LCCOMB_X34_Y6_N4
cycloneii_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_combout  = (write_count[11] & (!\Add3~21 )) # (!write_count[11] & ((\Add3~21 ) # (GND)))
// \Add3~23  = CARRY((!\Add3~21 ) # (!write_count[11]))

	.dataa(vcc),
	.datab(write_count[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~21 ),
	.combout(\Add3~22_combout ),
	.cout(\Add3~23 ));
// synopsys translate_off
defparam \Add3~22 .lut_mask = 16'h3C3F;
defparam \Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N28
cycloneii_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = (\Add3~22_combout  & ((top_state[1]) # (top_state[4])))

	.dataa(top_state[1]),
	.datab(vcc),
	.datac(\Add3~22_combout ),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector49~0 .lut_mask = 16'hF0A0;
defparam \Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y6_N29
cycloneii_lcell_ff \write_count[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector49~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[11]));

// Location: LCCOMB_X34_Y6_N6
cycloneii_lcell_comb \Add3~24 (
// Equation(s):
// \Add3~24_combout  = (write_count[12] & (\Add3~23  $ (GND))) # (!write_count[12] & (!\Add3~23  & VCC))
// \Add3~25  = CARRY((write_count[12] & !\Add3~23 ))

	.dataa(vcc),
	.datab(write_count[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~23 ),
	.combout(\Add3~24_combout ),
	.cout(\Add3~25 ));
// synopsys translate_off
defparam \Add3~24 .lut_mask = 16'hC30C;
defparam \Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N22
cycloneii_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = (\Add3~24_combout  & ((top_state[1]) # (top_state[4])))

	.dataa(top_state[1]),
	.datab(\Add3~24_combout ),
	.datac(vcc),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector48~0 .lut_mask = 16'hCC88;
defparam \Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y6_N23
cycloneii_lcell_ff \write_count[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector48~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[12]));

// Location: LCCOMB_X34_Y6_N12
cycloneii_lcell_comb \Add3~30 (
// Equation(s):
// \Add3~30_combout  = (write_count[15] & (!\Add3~29 )) # (!write_count[15] & ((\Add3~29 ) # (GND)))
// \Add3~31  = CARRY((!\Add3~29 ) # (!write_count[15]))

	.dataa(write_count[15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~29 ),
	.combout(\Add3~30_combout ),
	.cout(\Add3~31 ));
// synopsys translate_off
defparam \Add3~30 .lut_mask = 16'h5A5F;
defparam \Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N24
cycloneii_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = (\Add3~30_combout  & ((top_state[1]) # (top_state[4])))

	.dataa(vcc),
	.datab(top_state[1]),
	.datac(top_state[4]),
	.datad(\Add3~30_combout ),
	.cin(gnd),
	.combout(\Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector45~0 .lut_mask = 16'hFC00;
defparam \Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y6_N25
cycloneii_lcell_ff \write_count[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector45~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[15]));

// Location: LCCOMB_X34_Y6_N14
cycloneii_lcell_comb \Add3~32 (
// Equation(s):
// \Add3~32_combout  = (write_count[16] & (\Add3~31  $ (GND))) # (!write_count[16] & (!\Add3~31  & VCC))
// \Add3~33  = CARRY((write_count[16] & !\Add3~31 ))

	.dataa(vcc),
	.datab(write_count[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add3~31 ),
	.combout(\Add3~32_combout ),
	.cout(\Add3~33 ));
// synopsys translate_off
defparam \Add3~32 .lut_mask = 16'hC30C;
defparam \Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N26
cycloneii_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = (\Add3~32_combout  & ((top_state[4]) # (top_state[1])))

	.dataa(vcc),
	.datab(top_state[4]),
	.datac(top_state[1]),
	.datad(\Add3~32_combout ),
	.cin(gnd),
	.combout(\Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector44~0 .lut_mask = 16'hFC00;
defparam \Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y6_N27
cycloneii_lcell_ff \write_count[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector44~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[16]));

// Location: LCCOMB_X35_Y6_N6
cycloneii_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = (write_count[15] & (write_count[14] & write_count[16]))

	.dataa(vcc),
	.datab(write_count[15]),
	.datac(write_count[14]),
	.datad(write_count[16]),
	.cin(gnd),
	.combout(\LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~4 .lut_mask = 16'hC000;
defparam \LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N28
cycloneii_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = (\Add3~34_combout  & ((top_state[4]) # (top_state[1])))

	.dataa(\Add3~34_combout ),
	.datab(top_state[4]),
	.datac(top_state[1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector43~0 .lut_mask = 16'hA8A8;
defparam \Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y6_N29
cycloneii_lcell_ff \write_count[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector43~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[17]));

// Location: LCCOMB_X34_Y6_N18
cycloneii_lcell_comb \Add3~36 (
// Equation(s):
// \Add3~36_combout  = \Add3~35  $ (!write_count[18])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(write_count[18]),
	.cin(\Add3~35 ),
	.combout(\Add3~36_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~36 .lut_mask = 16'hF00F;
defparam \Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y6_N22
cycloneii_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = (\Add3~36_combout  & ((top_state[1]) # (top_state[4])))

	.dataa(vcc),
	.datab(top_state[1]),
	.datac(top_state[4]),
	.datad(\Add3~36_combout ),
	.cin(gnd),
	.combout(\Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector42~0 .lut_mask = 16'hFC00;
defparam \Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y6_N23
cycloneii_lcell_ff \write_count[18] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector42~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[9]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[18]));

// Location: LCCOMB_X36_Y6_N6
cycloneii_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (top_state[0] & (top_state[4] & (!top_state[2] & top_state[1])))

	.dataa(top_state[0]),
	.datab(top_state[4]),
	.datac(top_state[2]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0800;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N26
cycloneii_lcell_comb \Selector21~10 (
// Equation(s):
// \Selector21~10_combout  = (top_state[3] & (!write_count[18] & (!write_count[17] & \Equal0~1_combout )))

	.dataa(top_state[3]),
	.datab(write_count[18]),
	.datac(write_count[17]),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Selector21~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~10 .lut_mask = 16'h0200;
defparam \Selector21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N22
cycloneii_lcell_comb \Selector21~11 (
// Equation(s):
// \Selector21~11_combout  = (\Selector21~10_combout  & (((!\LessThan0~3_combout  & !write_count[9])) # (!\LessThan0~4_combout )))

	.dataa(\LessThan0~3_combout ),
	.datab(\LessThan0~4_combout ),
	.datac(write_count[9]),
	.datad(\Selector21~10_combout ),
	.cin(gnd),
	.combout(\Selector21~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~11 .lut_mask = 16'h3700;
defparam \Selector21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N18
cycloneii_lcell_comb \Selector20~3 (
// Equation(s):
// \Selector20~3_combout  = (!top_state[4] & (top_state[2] $ (((top_state[0] & top_state[1])))))

	.dataa(top_state[0]),
	.datab(top_state[2]),
	.datac(top_state[1]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~3 .lut_mask = 16'h006C;
defparam \Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N26
cycloneii_lcell_comb \Selector20~4 (
// Equation(s):
// \Selector20~4_combout  = (\Selector21~11_combout ) # ((top_state[3] & ((\Selector20~3_combout ))) # (!top_state[3] & (\Selector20~2_combout )))

	.dataa(\Selector20~2_combout ),
	.datab(\Selector21~11_combout ),
	.datac(top_state[3]),
	.datad(\Selector20~3_combout ),
	.cin(gnd),
	.combout(\Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~4 .lut_mask = 16'hFECE;
defparam \Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y8_N27
cycloneii_lcell_ff \top_state[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector20~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(top_state[2]));

// Location: LCCOMB_X36_Y6_N30
cycloneii_lcell_comb \Selector19~8 (
// Equation(s):
// \Selector19~8_combout  = (\Selector19~3_combout  & (top_state[2] & top_state[0]))

	.dataa(\Selector19~3_combout ),
	.datab(vcc),
	.datac(top_state[2]),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\Selector19~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~8 .lut_mask = 16'hA000;
defparam \Selector19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N16
cycloneii_lcell_comb \Selector19~7 (
// Equation(s):
// \Selector19~7_combout  = (\Selector19~8_combout ) # (((!\WideOr23~8_combout  & top_state[3])) # (!\Selector19~6_combout ))

	.dataa(\WideOr23~8_combout ),
	.datab(\Selector19~8_combout ),
	.datac(top_state[3]),
	.datad(\Selector19~6_combout ),
	.cin(gnd),
	.combout(\Selector19~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~7 .lut_mask = 16'hDCFF;
defparam \Selector19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y6_N17
cycloneii_lcell_ff \top_state[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector19~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(top_state[3]));

// Location: LCCOMB_X38_Y9_N8
cycloneii_lcell_comb \WideOr12~1 (
// Equation(s):
// \WideOr12~1_combout  = (top_state[3] & ((\WideOr12~0_combout  & (!top_state[4] & top_state[2])) # (!\WideOr12~0_combout  & (top_state[4] & !top_state[2])))) # (!top_state[3] & (((top_state[4]))))

	.dataa(\WideOr12~0_combout ),
	.datab(top_state[3]),
	.datac(top_state[4]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr12~1 .lut_mask = 16'h3870;
defparam \WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y9_N9
cycloneii_lcell_ff \top_state[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\WideOr12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(top_state[4]));

// Location: LCCOMB_X35_Y7_N4
cycloneii_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = (top_state[3] & ((!top_state[2]) # (!top_state[4]))) # (!top_state[3] & ((top_state[4]) # (top_state[2])))

	.dataa(top_state[3]),
	.datab(top_state[4]),
	.datac(vcc),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~2 .lut_mask = 16'h77EE;
defparam \Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N30
cycloneii_lcell_comb \Selector18~3 (
// Equation(s):
// \Selector18~3_combout  = (!top_state[3] & ((top_state[4] & (!top_state[1] & top_state[2])) # (!top_state[4] & (top_state[1] & !top_state[2]))))

	.dataa(top_state[3]),
	.datab(top_state[4]),
	.datac(top_state[1]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~3 .lut_mask = 16'h0410;
defparam \Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N24
cycloneii_lcell_comb \Selector18~4 (
// Equation(s):
// \Selector18~4_combout  = (top_state[0] & (!\SRAM_we_n~regout  & (\Selector18~2_combout  $ (\Selector18~3_combout )))) # (!top_state[0] & (\Selector18~2_combout  & ((\Selector18~3_combout ) # (!\SRAM_we_n~regout ))))

	.dataa(top_state[0]),
	.datab(\SRAM_we_n~regout ),
	.datac(\Selector18~2_combout ),
	.datad(\Selector18~3_combout ),
	.cin(gnd),
	.combout(\Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~4 .lut_mask = 16'h5230;
defparam \Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N2
cycloneii_lcell_comb \Selector18~6 (
// Equation(s):
// \Selector18~6_combout  = (!\Equal0~2_combout  & (!\Equal0~1_combout  & ((!\Equal0~0_combout ) # (!top_state[3]))))

	.dataa(top_state[3]),
	.datab(\Equal0~2_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~6 .lut_mask = 16'h0013;
defparam \Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N0
cycloneii_lcell_comb \Selector18~5 (
// Equation(s):
// \Selector18~5_combout  = (!\Selector18~4_combout  & (\Selector18~6_combout  & ((\WideNor0~5_combout ) # (\SRAM_we_n~regout ))))

	.dataa(\WideNor0~5_combout ),
	.datab(\Selector18~4_combout ),
	.datac(\SRAM_we_n~regout ),
	.datad(\Selector18~6_combout ),
	.cin(gnd),
	.combout(\Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~5 .lut_mask = 16'h3200;
defparam \Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y6_N1
cycloneii_lcell_ff SRAM_we_n(
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector18~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_we_n~regout ));

// Location: LCCOMB_X8_Y8_N22
cycloneii_lcell_comb \SRAM_unit|SRAM_WE_N_O~0 (
// Equation(s):
// \SRAM_unit|SRAM_WE_N_O~0_combout  = !\SRAM_we_n~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SRAM_we_n~regout ),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_WE_N_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_WE_N_O~0 .lut_mask = 16'h00FF;
defparam \SRAM_unit|SRAM_WE_N_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N23
cycloneii_lcell_ff \SRAM_unit|SRAM_WE_N_O (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_WE_N_O~0_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_WE_N_O~regout ));

// Location: LCCOMB_X35_Y7_N28
cycloneii_lcell_comb \Selector13~10 (
// Equation(s):
// \Selector13~10_combout  = (top_state[1] & ((top_state[3] & ((!top_state[2]))) # (!top_state[3] & (!top_state[4] & top_state[2])))) # (!top_state[1] & (((!top_state[4]))))

	.dataa(top_state[3]),
	.datab(top_state[4]),
	.datac(top_state[1]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\Selector13~10_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~10 .lut_mask = 16'h13A3;
defparam \Selector13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N22
cycloneii_lcell_comb \Selector13~11 (
// Equation(s):
// \Selector13~11_combout  = (\Selector13~10_combout  & ((top_state[0] $ (top_state[1])) # (!top_state[2]))) # (!\Selector13~10_combout  & (top_state[0] & (!top_state[1] & !top_state[2])))

	.dataa(top_state[0]),
	.datab(\Selector13~10_combout ),
	.datac(top_state[1]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\Selector13~11_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~11 .lut_mask = 16'h48CE;
defparam \Selector13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N20
cycloneii_lcell_comb \SRAM_address[7]~15 (
// Equation(s):
// \SRAM_address[7]~15_combout  = (top_state[1] & ((!top_state[2]))) # (!top_state[1] & (!top_state[0] & top_state[2]))

	.dataa(top_state[0]),
	.datab(vcc),
	.datac(top_state[1]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\SRAM_address[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[7]~15 .lut_mask = 16'h05F0;
defparam \SRAM_address[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N14
cycloneii_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\SRAM_address[7]~14_combout ) # ((!\Selector13~11_combout  & (\SRAM_address[7]~15_combout  & top_state[4])))

	.dataa(\SRAM_address[7]~14_combout ),
	.datab(\Selector13~11_combout ),
	.datac(\SRAM_address[7]~15_combout ),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hBAAA;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y7_N6
cycloneii_lcell_comb \Selector53~0 (
// Equation(s):
// \Selector53~0_combout  = (\write_count[6]~1_combout  & (((\Add3~14_combout )))) # (!\write_count[6]~1_combout  & (top_state[4] & ((write_count[7]))))

	.dataa(top_state[4]),
	.datab(\Add3~14_combout ),
	.datac(write_count[7]),
	.datad(\write_count[6]~1_combout ),
	.cin(gnd),
	.combout(\Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector53~0 .lut_mask = 16'hCCA0;
defparam \Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y7_N7
cycloneii_lcell_ff \write_count[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector53~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[7]));

// Location: LCCOMB_X35_Y7_N26
cycloneii_lcell_comb \Selector13~9 (
// Equation(s):
// \Selector13~9_combout  = (!\Selector13~11_combout  & ((top_state[1] & ((top_state[2]))) # (!top_state[1] & ((top_state[0]) # (!top_state[2])))))

	.dataa(top_state[0]),
	.datab(\Selector13~11_combout ),
	.datac(top_state[1]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\Selector13~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~9 .lut_mask = 16'h3203;
defparam \Selector13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N6
cycloneii_lcell_comb \Selector10~2 (
// Equation(s):
// \Selector10~2_combout  = (\Selector10~1_combout  & ((\Selector13~9_combout ) # ((\Selector12~0_combout  & write_count[7])))) # (!\Selector10~1_combout  & (\Selector12~0_combout  & (write_count[7])))

	.dataa(\Selector10~1_combout ),
	.datab(\Selector12~0_combout ),
	.datac(write_count[7]),
	.datad(\Selector13~9_combout ),
	.cin(gnd),
	.combout(\Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~2 .lut_mask = 16'hEAC0;
defparam \Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N18
cycloneii_lcell_comb \SRAM_address[11]~16 (
// Equation(s):
// \SRAM_address[11]~16_combout  = (!top_state[3] & top_state[0])

	.dataa(top_state[3]),
	.datab(vcc),
	.datac(top_state[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM_address[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[11]~16 .lut_mask = 16'h5050;
defparam \SRAM_address[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N28
cycloneii_lcell_comb \SRAM_address[4]~17 (
// Equation(s):
// \SRAM_address[4]~17_combout  = (\SRAM_address[11]~16_combout  & ((top_state[2] & (!top_state[4] & top_state[1])) # (!top_state[2] & (top_state[4] & !top_state[1]))))

	.dataa(top_state[2]),
	.datab(\SRAM_address[11]~16_combout ),
	.datac(top_state[4]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\SRAM_address[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[4]~17 .lut_mask = 16'h0840;
defparam \SRAM_address[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N14
cycloneii_lcell_comb \SRAM_address[4]~18 (
// Equation(s):
// \SRAM_address[4]~18_combout  = (top_state[4] & ((top_state[2]) # ((!top_state[0] & !top_state[1])))) # (!top_state[4] & (((!top_state[1]) # (!top_state[2]))))

	.dataa(top_state[0]),
	.datab(top_state[4]),
	.datac(top_state[2]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\SRAM_address[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[4]~18 .lut_mask = 16'hC3F7;
defparam \SRAM_address[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N24
cycloneii_lcell_comb \SRAM_address[4]~19 (
// Equation(s):
// \SRAM_address[4]~19_combout  = (!\SRAM_address[4]~17_combout  & (!\resetn~combout  & ((!\SRAM_address[4]~18_combout ) # (!top_state[3]))))

	.dataa(top_state[3]),
	.datab(\SRAM_address[4]~17_combout ),
	.datac(\resetn~combout ),
	.datad(\SRAM_address[4]~18_combout ),
	.cin(gnd),
	.combout(\SRAM_address[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[4]~19 .lut_mask = 16'h0103;
defparam \SRAM_address[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y4_N7
cycloneii_lcell_ff \SRAM_address[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector10~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[7]));

// Location: LCCOMB_X33_Y9_N14
cycloneii_lcell_comb \Y_data_count[0]~18 (
// Equation(s):
// \Y_data_count[0]~18_combout  = (\WideOr21~combout  & (Y_data_count[0] & VCC)) # (!\WideOr21~combout  & (Y_data_count[0] $ (VCC)))
// \Y_data_count[0]~19  = CARRY((!\WideOr21~combout  & Y_data_count[0]))

	.dataa(\WideOr21~combout ),
	.datab(Y_data_count[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Y_data_count[0]~18_combout ),
	.cout(\Y_data_count[0]~19 ));
// synopsys translate_off
defparam \Y_data_count[0]~18 .lut_mask = 16'h9944;
defparam \Y_data_count[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y9_N15
cycloneii_lcell_ff \Y_data_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[0]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[0]));

// Location: LCCOMB_X33_Y9_N18
cycloneii_lcell_comb \Y_data_count[2]~22 (
// Equation(s):
// \Y_data_count[2]~22_combout  = (Y_data_count[2] & (\Y_data_count[1]~21  $ (GND))) # (!Y_data_count[2] & (!\Y_data_count[1]~21  & VCC))
// \Y_data_count[2]~23  = CARRY((Y_data_count[2] & !\Y_data_count[1]~21 ))

	.dataa(vcc),
	.datab(Y_data_count[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[1]~21 ),
	.combout(\Y_data_count[2]~22_combout ),
	.cout(\Y_data_count[2]~23 ));
// synopsys translate_off
defparam \Y_data_count[2]~22 .lut_mask = 16'hC30C;
defparam \Y_data_count[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y9_N19
cycloneii_lcell_ff \Y_data_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[2]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[2]));

// Location: LCCOMB_X33_Y9_N22
cycloneii_lcell_comb \Y_data_count[4]~26 (
// Equation(s):
// \Y_data_count[4]~26_combout  = (Y_data_count[4] & (\Y_data_count[3]~25  $ (GND))) # (!Y_data_count[4] & (!\Y_data_count[3]~25  & VCC))
// \Y_data_count[4]~27  = CARRY((Y_data_count[4] & !\Y_data_count[3]~25 ))

	.dataa(vcc),
	.datab(Y_data_count[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[3]~25 ),
	.combout(\Y_data_count[4]~26_combout ),
	.cout(\Y_data_count[4]~27 ));
// synopsys translate_off
defparam \Y_data_count[4]~26 .lut_mask = 16'hC30C;
defparam \Y_data_count[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y9_N23
cycloneii_lcell_ff \Y_data_count[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[4]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[4]));

// Location: LCCOMB_X33_Y9_N24
cycloneii_lcell_comb \Y_data_count[5]~28 (
// Equation(s):
// \Y_data_count[5]~28_combout  = (Y_data_count[5] & (!\Y_data_count[4]~27 )) # (!Y_data_count[5] & ((\Y_data_count[4]~27 ) # (GND)))
// \Y_data_count[5]~29  = CARRY((!\Y_data_count[4]~27 ) # (!Y_data_count[5]))

	.dataa(Y_data_count[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[4]~27 ),
	.combout(\Y_data_count[5]~28_combout ),
	.cout(\Y_data_count[5]~29 ));
// synopsys translate_off
defparam \Y_data_count[5]~28 .lut_mask = 16'h5A5F;
defparam \Y_data_count[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y9_N25
cycloneii_lcell_ff \Y_data_count[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[5]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[5]));

// Location: LCCOMB_X34_Y9_N18
cycloneii_lcell_comb \SRAM_address[7]~12 (
// Equation(s):
// \SRAM_address[7]~12_combout  = (top_state[1] & ((top_state[0]) # (top_state[3])))

	.dataa(vcc),
	.datab(top_state[1]),
	.datac(top_state[0]),
	.datad(top_state[3]),
	.cin(gnd),
	.combout(\SRAM_address[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[7]~12 .lut_mask = 16'hCCC0;
defparam \SRAM_address[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N24
cycloneii_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (top_state[3] & \Equal0~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(top_state[3]),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'hF000;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N16
cycloneii_lcell_comb \Add8~2 (
// Equation(s):
// \Add8~2_combout  = (data_count[1] & (!\Add8~1 )) # (!data_count[1] & ((\Add8~1 ) # (GND)))
// \Add8~3  = CARRY((!\Add8~1 ) # (!data_count[1]))

	.dataa(data_count[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~1 ),
	.combout(\Add8~2_combout ),
	.cout(\Add8~3 ));
// synopsys translate_off
defparam \Add8~2 .lut_mask = 16'h5A5F;
defparam \Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N22
cycloneii_lcell_comb \Add8~8 (
// Equation(s):
// \Add8~8_combout  = (data_count[4] & (\Add8~7  $ (GND))) # (!data_count[4] & (!\Add8~7  & VCC))
// \Add8~9  = CARRY((data_count[4] & !\Add8~7 ))

	.dataa(data_count[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~7 ),
	.combout(\Add8~8_combout ),
	.cout(\Add8~9 ));
// synopsys translate_off
defparam \Add8~8 .lut_mask = 16'hA50A;
defparam \Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N24
cycloneii_lcell_comb \Add8~11 (
// Equation(s):
// \Add8~11_combout  = (data_count[5] & (!\Add8~9 )) # (!data_count[5] & ((\Add8~9 ) # (GND)))
// \Add8~12  = CARRY((!\Add8~9 ) # (!data_count[5]))

	.dataa(data_count[5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~9 ),
	.combout(\Add8~11_combout ),
	.cout(\Add8~12 ));
// synopsys translate_off
defparam \Add8~11 .lut_mask = 16'h5A5F;
defparam \Add8~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N8
cycloneii_lcell_comb \Selector74~0 (
// Equation(s):
// \Selector74~0_combout  = (\WideOr23~combout  & ((data_count[5]) # ((\Equal0~3_combout  & \Add8~11_combout )))) # (!\WideOr23~combout  & (\Equal0~3_combout  & ((\Add8~11_combout ))))

	.dataa(\WideOr23~combout ),
	.datab(\Equal0~3_combout ),
	.datac(data_count[5]),
	.datad(\Add8~11_combout ),
	.cin(gnd),
	.combout(\Selector74~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector74~0 .lut_mask = 16'hECA0;
defparam \Selector74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y9_N9
cycloneii_lcell_ff \data_count[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector74~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[5]));

// Location: LCCOMB_X37_Y9_N0
cycloneii_lcell_comb \Selector75~0 (
// Equation(s):
// \Selector75~0_combout  = (\WideOr23~combout  & ((data_count[4]) # ((\Equal0~3_combout  & \Add8~8_combout )))) # (!\WideOr23~combout  & (\Equal0~3_combout  & ((\Add8~8_combout ))))

	.dataa(\WideOr23~combout ),
	.datab(\Equal0~3_combout ),
	.datac(data_count[4]),
	.datad(\Add8~8_combout ),
	.cin(gnd),
	.combout(\Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector75~0 .lut_mask = 16'hECA0;
defparam \Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y9_N1
cycloneii_lcell_ff \data_count[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector75~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[4]));

// Location: LCCOMB_X37_Y9_N14
cycloneii_lcell_comb \Add8~10 (
// Equation(s):
// \Add8~10_combout  = ((\Add8~2_combout ) # (!\Equal0~1_combout )) # (!top_state[3])

	.dataa(vcc),
	.datab(top_state[3]),
	.datac(\Add8~2_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Add8~10_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~10 .lut_mask = 16'hF3FF;
defparam \Add8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N4
cycloneii_lcell_comb \data_count[1]~3 (
// Equation(s):
// \data_count[1]~3_combout  = ((top_state[1] & ((top_state[2]) # (!top_state[4]))) # (!top_state[1] & ((top_state[4]) # (!top_state[2])))) # (!top_state[3])

	.dataa(top_state[1]),
	.datab(top_state[3]),
	.datac(top_state[4]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\data_count[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data_count[1]~3 .lut_mask = 16'hFB7F;
defparam \data_count[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N2
cycloneii_lcell_comb \data_count[1]~12 (
// Equation(s):
// \data_count[1]~12_combout  = (\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked  & (!\SWITCH_I~combout [17] & (!\data_count[1]~3_combout  & top_state[0])))

	.dataa(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_locked ),
	.datab(\SWITCH_I~combout [17]),
	.datac(\data_count[1]~3_combout ),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\data_count[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \data_count[1]~12 .lut_mask = 16'h0200;
defparam \data_count[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y9_N15
cycloneii_lcell_ff \data_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Add8~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_count[1]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[1]));

// Location: LCCOMB_X37_Y9_N22
cycloneii_lcell_comb \Add5~6 (
// Equation(s):
// \Add5~6_combout  = (data_count[4] & (\Add5~5  & VCC)) # (!data_count[4] & (!\Add5~5 ))
// \Add5~7  = CARRY((!data_count[4] & !\Add5~5 ))

	.dataa(vcc),
	.datab(data_count[4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~5 ),
	.combout(\Add5~6_combout ),
	.cout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~6 .lut_mask = 16'hC303;
defparam \Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N24
cycloneii_lcell_comb \Add5~8 (
// Equation(s):
// \Add5~8_combout  = (data_count[5] & ((GND) # (!\Add5~7 ))) # (!data_count[5] & (\Add5~7  $ (GND)))
// \Add5~9  = CARRY((data_count[5]) # (!\Add5~7 ))

	.dataa(vcc),
	.datab(data_count[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~7 ),
	.combout(\Add5~8_combout ),
	.cout(\Add5~9 ));
// synopsys translate_off
defparam \Add5~8 .lut_mask = 16'h3CCF;
defparam \Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N16
cycloneii_lcell_comb \Add7~0 (
// Equation(s):
// \Add7~0_combout  = data_count[1] $ (VCC)
// \Add7~1  = CARRY(data_count[1])

	.dataa(data_count[1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add7~0_combout ),
	.cout(\Add7~1 ));
// synopsys translate_off
defparam \Add7~0 .lut_mask = 16'h55AA;
defparam \Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N18
cycloneii_lcell_comb \Add7~2 (
// Equation(s):
// \Add7~2_combout  = (data_count[2] & (\Add7~1  & VCC)) # (!data_count[2] & (!\Add7~1 ))
// \Add7~3  = CARRY((!data_count[2] & !\Add7~1 ))

	.dataa(data_count[2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~1 ),
	.combout(\Add7~2_combout ),
	.cout(\Add7~3 ));
// synopsys translate_off
defparam \Add7~2 .lut_mask = 16'hA505;
defparam \Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N22
cycloneii_lcell_comb \Add7~6 (
// Equation(s):
// \Add7~6_combout  = (data_count[4] & (\Add7~5  & VCC)) # (!data_count[4] & (!\Add7~5 ))
// \Add7~7  = CARRY((!data_count[4] & !\Add7~5 ))

	.dataa(data_count[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~5 ),
	.combout(\Add7~6_combout ),
	.cout(\Add7~7 ));
// synopsys translate_off
defparam \Add7~6 .lut_mask = 16'hA505;
defparam \Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N24
cycloneii_lcell_comb \Add7~8 (
// Equation(s):
// \Add7~8_combout  = (data_count[5] & ((GND) # (!\Add7~7 ))) # (!data_count[5] & (\Add7~7  $ (GND)))
// \Add7~9  = CARRY((data_count[5]) # (!\Add7~7 ))

	.dataa(vcc),
	.datab(data_count[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~7 ),
	.combout(\Add7~8_combout ),
	.cout(\Add7~9 ));
// synopsys translate_off
defparam \Add7~8 .lut_mask = 16'h3CCF;
defparam \Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N14
cycloneii_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = (\SRAM_address[7]~13_combout  & (\SRAM_address[7]~12_combout )) # (!\SRAM_address[7]~13_combout  & ((\SRAM_address[7]~12_combout  & ((\Add7~8_combout ))) # (!\SRAM_address[7]~12_combout  & (\Add5~8_combout ))))

	.dataa(\SRAM_address[7]~13_combout ),
	.datab(\SRAM_address[7]~12_combout ),
	.datac(\Add5~8_combout ),
	.datad(\Add7~8_combout ),
	.cin(gnd),
	.combout(\Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~1 .lut_mask = 16'hDC98;
defparam \Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N28
cycloneii_lcell_comb \SRAM_address[7]~13 (
// Equation(s):
// \SRAM_address[7]~13_combout  = (top_state[3]) # (!top_state[1])

	.dataa(vcc),
	.datab(top_state[1]),
	.datac(vcc),
	.datad(top_state[3]),
	.cin(gnd),
	.combout(\SRAM_address[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[7]~13 .lut_mask = 16'hFF33;
defparam \SRAM_address[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N8
cycloneii_lcell_comb \Selector12~2 (
// Equation(s):
// \Selector12~2_combout  = (\Selector12~1_combout  & ((data_count[5]) # ((!\SRAM_address[7]~13_combout )))) # (!\Selector12~1_combout  & (((Y_data_count[5] & \SRAM_address[7]~13_combout ))))

	.dataa(data_count[5]),
	.datab(Y_data_count[5]),
	.datac(\Selector12~1_combout ),
	.datad(\SRAM_address[7]~13_combout ),
	.cin(gnd),
	.combout(\Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~2 .lut_mask = 16'hACF0;
defparam \Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N18
cycloneii_lcell_comb \Selector12~3 (
// Equation(s):
// \Selector12~3_combout  = (write_count[5] & ((\Selector12~0_combout ) # ((\Selector12~2_combout  & \Selector13~9_combout )))) # (!write_count[5] & (\Selector12~2_combout  & ((\Selector13~9_combout ))))

	.dataa(write_count[5]),
	.datab(\Selector12~2_combout ),
	.datac(\Selector12~0_combout ),
	.datad(\Selector13~9_combout ),
	.cin(gnd),
	.combout(\Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~3 .lut_mask = 16'hECA0;
defparam \Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y4_N19
cycloneii_lcell_ff \SRAM_address[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector12~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[5]));

// Location: LCCOMB_X35_Y9_N8
cycloneii_lcell_comb \Selector13~6 (
// Equation(s):
// \Selector13~6_combout  = (\SRAM_address[7]~13_combout  & ((Y_data_count[4]) # ((\SRAM_address[7]~12_combout )))) # (!\SRAM_address[7]~13_combout  & (((\Add5~6_combout  & !\SRAM_address[7]~12_combout ))))

	.dataa(Y_data_count[4]),
	.datab(\SRAM_address[7]~13_combout ),
	.datac(\Add5~6_combout ),
	.datad(\SRAM_address[7]~12_combout ),
	.cin(gnd),
	.combout(\Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~6 .lut_mask = 16'hCCB8;
defparam \Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N10
cycloneii_lcell_comb \Selector13~7 (
// Equation(s):
// \Selector13~7_combout  = (\SRAM_address[7]~12_combout  & ((\Selector13~6_combout  & (data_count[4])) # (!\Selector13~6_combout  & ((\Add7~6_combout ))))) # (!\SRAM_address[7]~12_combout  & (((\Selector13~6_combout ))))

	.dataa(data_count[4]),
	.datab(\SRAM_address[7]~12_combout ),
	.datac(\Selector13~6_combout ),
	.datad(\Add7~6_combout ),
	.cin(gnd),
	.combout(\Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~7 .lut_mask = 16'hBCB0;
defparam \Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N16
cycloneii_lcell_comb \Selector13~8 (
// Equation(s):
// \Selector13~8_combout  = (write_count[4] & ((\Selector12~0_combout ) # ((\Selector13~9_combout  & \Selector13~7_combout )))) # (!write_count[4] & (\Selector13~9_combout  & ((\Selector13~7_combout ))))

	.dataa(write_count[4]),
	.datab(\Selector13~9_combout ),
	.datac(\Selector12~0_combout ),
	.datad(\Selector13~7_combout ),
	.cin(gnd),
	.combout(\Selector13~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~8 .lut_mask = 16'hECA0;
defparam \Selector13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y4_N17
cycloneii_lcell_ff \SRAM_address[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector13~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[4]));

// Location: LCCOMB_X34_Y7_N12
cycloneii_lcell_comb \Selector54~0 (
// Equation(s):
// \Selector54~0_combout  = (\write_count[6]~1_combout  & (((\Add3~12_combout )))) # (!\write_count[6]~1_combout  & (top_state[4] & (write_count[6])))

	.dataa(top_state[4]),
	.datab(\write_count[6]~1_combout ),
	.datac(write_count[6]),
	.datad(\Add3~12_combout ),
	.cin(gnd),
	.combout(\Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector54~0 .lut_mask = 16'hEC20;
defparam \Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y7_N13
cycloneii_lcell_ff \write_count[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector54~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\write_count[4]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(write_count[6]));

// Location: LCCOMB_X34_Y4_N12
cycloneii_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = (\Selector11~1_combout  & ((\Selector13~9_combout ) # ((\Selector12~0_combout  & write_count[6])))) # (!\Selector11~1_combout  & (\Selector12~0_combout  & (write_count[6])))

	.dataa(\Selector11~1_combout ),
	.datab(\Selector12~0_combout ),
	.datac(write_count[6]),
	.datad(\Selector13~9_combout ),
	.cin(gnd),
	.combout(\Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~2 .lut_mask = 16'hEAC0;
defparam \Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y4_N13
cycloneii_lcell_ff \SRAM_address[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector11~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[6]));

// Location: LCCOMB_X34_Y4_N24
cycloneii_lcell_comb \unit0|WideOr6~0 (
// Equation(s):
// \unit0|WideOr6~0_combout  = (SRAM_address[7] & (SRAM_address[4] & (SRAM_address[5] $ (SRAM_address[6])))) # (!SRAM_address[7] & (!SRAM_address[5] & (SRAM_address[4] $ (SRAM_address[6]))))

	.dataa(SRAM_address[7]),
	.datab(SRAM_address[5]),
	.datac(SRAM_address[4]),
	.datad(SRAM_address[6]),
	.cin(gnd),
	.combout(\unit0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr6~0 .lut_mask = 16'h2190;
defparam \unit0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N26
cycloneii_lcell_comb \unit0|WideOr5~0 (
// Equation(s):
// \unit0|WideOr5~0_combout  = (SRAM_address[7] & ((SRAM_address[4] & (SRAM_address[5])) # (!SRAM_address[4] & ((SRAM_address[6]))))) # (!SRAM_address[7] & (SRAM_address[6] & (SRAM_address[5] $ (SRAM_address[4]))))

	.dataa(SRAM_address[7]),
	.datab(SRAM_address[5]),
	.datac(SRAM_address[4]),
	.datad(SRAM_address[6]),
	.cin(gnd),
	.combout(\unit0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr5~0 .lut_mask = 16'h9E80;
defparam \unit0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N4
cycloneii_lcell_comb \unit0|WideOr4~0 (
// Equation(s):
// \unit0|WideOr4~0_combout  = (SRAM_address[7] & (SRAM_address[6] & ((SRAM_address[5]) # (!SRAM_address[4])))) # (!SRAM_address[7] & (SRAM_address[5] & (!SRAM_address[4] & !SRAM_address[6])))

	.dataa(SRAM_address[7]),
	.datab(SRAM_address[5]),
	.datac(SRAM_address[4]),
	.datad(SRAM_address[6]),
	.cin(gnd),
	.combout(\unit0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr4~0 .lut_mask = 16'h8A04;
defparam \unit0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N22
cycloneii_lcell_comb \unit0|WideOr3~0 (
// Equation(s):
// \unit0|WideOr3~0_combout  = (SRAM_address[4] & ((SRAM_address[5] $ (!SRAM_address[6])))) # (!SRAM_address[4] & ((SRAM_address[7] & (SRAM_address[5] & !SRAM_address[6])) # (!SRAM_address[7] & (!SRAM_address[5] & SRAM_address[6]))))

	.dataa(SRAM_address[7]),
	.datab(SRAM_address[5]),
	.datac(SRAM_address[4]),
	.datad(SRAM_address[6]),
	.cin(gnd),
	.combout(\unit0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr3~0 .lut_mask = 16'hC138;
defparam \unit0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N0
cycloneii_lcell_comb \unit0|WideOr2~0 (
// Equation(s):
// \unit0|WideOr2~0_combout  = (SRAM_address[5] & (!SRAM_address[7] & (SRAM_address[4]))) # (!SRAM_address[5] & ((SRAM_address[6] & (!SRAM_address[7])) # (!SRAM_address[6] & ((SRAM_address[4])))))

	.dataa(SRAM_address[7]),
	.datab(SRAM_address[5]),
	.datac(SRAM_address[4]),
	.datad(SRAM_address[6]),
	.cin(gnd),
	.combout(\unit0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr2~0 .lut_mask = 16'h5170;
defparam \unit0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N2
cycloneii_lcell_comb \unit0|WideOr1~0 (
// Equation(s):
// \unit0|WideOr1~0_combout  = (SRAM_address[5] & (!SRAM_address[7] & ((SRAM_address[4]) # (!SRAM_address[6])))) # (!SRAM_address[5] & (SRAM_address[4] & (SRAM_address[7] $ (!SRAM_address[6]))))

	.dataa(SRAM_address[7]),
	.datab(SRAM_address[5]),
	.datac(SRAM_address[4]),
	.datad(SRAM_address[6]),
	.cin(gnd),
	.combout(\unit0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr1~0 .lut_mask = 16'h6054;
defparam \unit0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N20
cycloneii_lcell_comb \unit0|WideOr0~0 (
// Equation(s):
// \unit0|WideOr0~0_combout  = (SRAM_address[4] & ((SRAM_address[7]) # (SRAM_address[5] $ (SRAM_address[6])))) # (!SRAM_address[4] & ((SRAM_address[5]) # (SRAM_address[7] $ (SRAM_address[6]))))

	.dataa(SRAM_address[7]),
	.datab(SRAM_address[5]),
	.datac(SRAM_address[4]),
	.datad(SRAM_address[6]),
	.cin(gnd),
	.combout(\unit0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit0|WideOr0~0 .lut_mask = 16'hBDEE;
defparam \unit0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N2
cycloneii_lcell_comb \Selector9~4 (
// Equation(s):
// \Selector9~4_combout  = (top_state[4] & (((write_count[8])))) # (!top_state[4] & (((SRAM_address[8])) # (!top_state[3])))

	.dataa(top_state[3]),
	.datab(write_count[8]),
	.datac(top_state[4]),
	.datad(SRAM_address[8]),
	.cin(gnd),
	.combout(\Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~4 .lut_mask = 16'hCFC5;
defparam \Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N0
cycloneii_lcell_comb \SRAM_address[8]~9 (
// Equation(s):
// \SRAM_address[8]~9_combout  = (top_state[2] & (\Selector9~7_combout )) # (!top_state[2] & ((\Selector9~4_combout )))

	.dataa(\Selector9~7_combout ),
	.datab(top_state[2]),
	.datac(vcc),
	.datad(\Selector9~4_combout ),
	.cin(gnd),
	.combout(\SRAM_address[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[8]~9 .lut_mask = 16'hBB88;
defparam \SRAM_address[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N4
cycloneii_lcell_comb \Selector9~9 (
// Equation(s):
// \Selector9~9_combout  = (!top_state[2] & (top_state[0] & top_state[4]))

	.dataa(top_state[2]),
	.datab(top_state[0]),
	.datac(vcc),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector9~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~9 .lut_mask = 16'h4400;
defparam \Selector9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N6
cycloneii_lcell_comb \Selector9~8 (
// Equation(s):
// \Selector9~8_combout  = (\Selector9~11_combout  & ((SRAM_address[8]) # (\Selector9~9_combout  $ (!top_state[3])))) # (!\Selector9~11_combout  & (SRAM_address[8] & (\Selector9~9_combout  $ (top_state[3]))))

	.dataa(\Selector9~11_combout ),
	.datab(\Selector9~9_combout ),
	.datac(top_state[3]),
	.datad(SRAM_address[8]),
	.cin(gnd),
	.combout(\Selector9~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~8 .lut_mask = 16'hBE82;
defparam \Selector9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y9_N1
cycloneii_lcell_ff \SRAM_address[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[8]~9_combout ),
	.sdata(\Selector9~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!top_state[1]),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[8]));

// Location: LCCOMB_X35_Y6_N8
cycloneii_lcell_comb \SRAM_address[9]~20 (
// Equation(s):
// \SRAM_address[9]~20_combout  = write_count[9] $ (VCC)
// \SRAM_address[9]~21  = CARRY(write_count[9])

	.dataa(write_count[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM_address[9]~20_combout ),
	.cout(\SRAM_address[9]~21 ));
// synopsys translate_off
defparam \SRAM_address[9]~20 .lut_mask = 16'h55AA;
defparam \SRAM_address[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N20
cycloneii_lcell_comb \WideOr23~5 (
// Equation(s):
// \WideOr23~5_combout  = (top_state[2] & ((top_state[1]) # (top_state[4]))) # (!top_state[2] & ((!top_state[4]) # (!top_state[1])))

	.dataa(vcc),
	.datab(top_state[2]),
	.datac(top_state[1]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\WideOr23~5_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr23~5 .lut_mask = 16'hCFF3;
defparam \WideOr23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N22
cycloneii_lcell_comb WideOr23(
// Equation(s):
// \WideOr23~combout  = ((\WideOr23~5_combout ) # (!top_state[3])) # (!top_state[0])

	.dataa(top_state[0]),
	.datab(top_state[3]),
	.datac(\WideOr23~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\WideOr23~combout ),
	.cout());
// synopsys translate_off
defparam WideOr23.lut_mask = 16'hF7F7;
defparam WideOr23.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N26
cycloneii_lcell_comb \Selector70~0 (
// Equation(s):
// \Selector70~0_combout  = (\Add8~19_combout  & ((\Equal0~3_combout ) # ((\WideOr23~combout  & data_count[9])))) # (!\Add8~19_combout  & (\WideOr23~combout  & (data_count[9])))

	.dataa(\Add8~19_combout ),
	.datab(\WideOr23~combout ),
	.datac(data_count[9]),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Selector70~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector70~0 .lut_mask = 16'hEAC0;
defparam \Selector70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y8_N27
cycloneii_lcell_ff \data_count[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector70~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[9]));

// Location: LCCOMB_X36_Y9_N10
cycloneii_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = data_count[8] $ (VCC)
// \Add2~1  = CARRY(data_count[8])

	.dataa(data_count[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h55AA;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N12
cycloneii_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (data_count[9] & (!\Add2~1 )) # (!data_count[9] & ((\Add2~1 ) # (GND)))
// \Add2~3  = CARRY((!\Add2~1 ) # (!data_count[9]))

	.dataa(vcc),
	.datab(data_count[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h3C3F;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N26
cycloneii_lcell_comb \Add8~13 (
// Equation(s):
// \Add8~13_combout  = (data_count[6] & (\Add8~12  $ (GND))) # (!data_count[6] & (!\Add8~12  & VCC))
// \Add8~14  = CARRY((data_count[6] & !\Add8~12 ))

	.dataa(data_count[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~12 ),
	.combout(\Add8~13_combout ),
	.cout(\Add8~14 ));
// synopsys translate_off
defparam \Add8~13 .lut_mask = 16'hA50A;
defparam \Add8~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N28
cycloneii_lcell_comb \Add8~15 (
// Equation(s):
// \Add8~15_combout  = (data_count[7] & (!\Add8~14 )) # (!data_count[7] & ((\Add8~14 ) # (GND)))
// \Add8~16  = CARRY((!\Add8~14 ) # (!data_count[7]))

	.dataa(vcc),
	.datab(data_count[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~14 ),
	.combout(\Add8~15_combout ),
	.cout(\Add8~16 ));
// synopsys translate_off
defparam \Add8~15 .lut_mask = 16'h3C3F;
defparam \Add8~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N4
cycloneii_lcell_comb \Selector72~0 (
// Equation(s):
// \Selector72~0_combout  = (\WideOr23~combout  & ((data_count[7]) # ((\Equal0~3_combout  & \Add8~15_combout )))) # (!\WideOr23~combout  & (\Equal0~3_combout  & ((\Add8~15_combout ))))

	.dataa(\WideOr23~combout ),
	.datab(\Equal0~3_combout ),
	.datac(data_count[7]),
	.datad(\Add8~15_combout ),
	.cin(gnd),
	.combout(\Selector72~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector72~0 .lut_mask = 16'hECA0;
defparam \Selector72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y9_N5
cycloneii_lcell_ff \data_count[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector72~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[7]));

// Location: LCCOMB_X37_Y9_N2
cycloneii_lcell_comb \Selector73~0 (
// Equation(s):
// \Selector73~0_combout  = (\WideOr23~combout  & ((data_count[6]) # ((\Equal0~3_combout  & \Add8~13_combout )))) # (!\WideOr23~combout  & (\Equal0~3_combout  & ((\Add8~13_combout ))))

	.dataa(\WideOr23~combout ),
	.datab(\Equal0~3_combout ),
	.datac(data_count[6]),
	.datad(\Add8~13_combout ),
	.cin(gnd),
	.combout(\Selector73~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector73~0 .lut_mask = 16'hECA0;
defparam \Selector73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y9_N3
cycloneii_lcell_ff \data_count[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector73~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[6]));

// Location: LCCOMB_X35_Y8_N0
cycloneii_lcell_comb \Add7~16 (
// Equation(s):
// \Add7~16_combout  = (\Add2~2_combout  & ((GND) # (!\Add7~15 ))) # (!\Add2~2_combout  & (\Add7~15  $ (GND)))
// \Add7~17  = CARRY((\Add2~2_combout ) # (!\Add7~15 ))

	.dataa(vcc),
	.datab(\Add2~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~15 ),
	.combout(\Add7~16_combout ),
	.cout(\Add7~17 ));
// synopsys translate_off
defparam \Add7~16 .lut_mask = 16'h3CCF;
defparam \Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N0
cycloneii_lcell_comb \SRAM_address[11]~22 (
// Equation(s):
// \SRAM_address[11]~22_combout  = (top_state[3]) # ((top_state[0] & (top_state[1] & top_state[4])))

	.dataa(top_state[0]),
	.datab(top_state[1]),
	.datac(top_state[3]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\SRAM_address[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[11]~22 .lut_mask = 16'hF8F0;
defparam \SRAM_address[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y6_N10
cycloneii_lcell_comb \write_count[6]~0 (
// Equation(s):
// \write_count[6]~0_combout  = (top_state[2] & top_state[0])

	.dataa(top_state[2]),
	.datab(vcc),
	.datac(top_state[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\write_count[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \write_count[6]~0 .lut_mask = 16'hA0A0;
defparam \write_count[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N20
cycloneii_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (top_state[4] & (Y_data_count[9])) # (!top_state[4] & (((!\write_count[6]~0_combout  & !top_state[1]))))

	.dataa(Y_data_count[9]),
	.datab(\write_count[6]~0_combout ),
	.datac(top_state[4]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hA0A3;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N0
cycloneii_lcell_comb \Add5~16 (
// Equation(s):
// \Add5~16_combout  = (data_count[9] & ((GND) # (!\Add5~15 ))) # (!data_count[9] & (\Add5~15  $ (GND)))
// \Add5~17  = CARRY((data_count[9]) # (!\Add5~15 ))

	.dataa(vcc),
	.datab(data_count[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~15 ),
	.combout(\Add5~16_combout ),
	.cout(\Add5~17 ));
// synopsys translate_off
defparam \Add5~16 .lut_mask = 16'h3CCF;
defparam \Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N6
cycloneii_lcell_comb \Add6~0 (
// Equation(s):
// \Add6~0_combout  = \Add5~16_combout  $ (VCC)
// \Add6~1  = CARRY(\Add5~16_combout )

	.dataa(vcc),
	.datab(\Add5~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add6~0_combout ),
	.cout(\Add6~1 ));
// synopsys translate_off
defparam \Add6~0 .lut_mask = 16'h33CC;
defparam \Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N18
cycloneii_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = (\SRAM_address[11]~23_combout  & ((\SRAM_address[11]~22_combout ) # ((\Add6~0_combout )))) # (!\SRAM_address[11]~23_combout  & (!\SRAM_address[11]~22_combout  & (\Selector8~0_combout )))

	.dataa(\SRAM_address[11]~23_combout ),
	.datab(\SRAM_address[11]~22_combout ),
	.datac(\Selector8~0_combout ),
	.datad(\Add6~0_combout ),
	.cin(gnd),
	.combout(\Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~1 .lut_mask = 16'hBA98;
defparam \Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N2
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = data_count[9] $ (VCC)
// \Add1~1  = CARRY(data_count[9])

	.dataa(data_count[9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h55AA;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N28
cycloneii_lcell_comb \Selector8~2 (
// Equation(s):
// \Selector8~2_combout  = (\SRAM_address[11]~22_combout  & ((\Selector8~1_combout  & (\Add7~16_combout )) # (!\Selector8~1_combout  & ((\Add1~0_combout ))))) # (!\SRAM_address[11]~22_combout  & (((\Selector8~1_combout ))))

	.dataa(\SRAM_address[11]~22_combout ),
	.datab(\Add7~16_combout ),
	.datac(\Selector8~1_combout ),
	.datad(\Add1~0_combout ),
	.cin(gnd),
	.combout(\Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~2 .lut_mask = 16'hDAD0;
defparam \Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N30
cycloneii_lcell_comb \Selector8~3 (
// Equation(s):
// \Selector8~3_combout  = (top_state[3] & ((top_state[0] & ((\Add2~2_combout ))) # (!top_state[0] & (\Selector8~2_combout )))) # (!top_state[3] & (\Selector8~2_combout ))

	.dataa(top_state[3]),
	.datab(\Selector8~2_combout ),
	.datac(top_state[0]),
	.datad(\Add2~2_combout ),
	.cin(gnd),
	.combout(\Selector8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~3 .lut_mask = 16'hEC4C;
defparam \Selector8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N0
cycloneii_lcell_comb \SRAM_address[11]~24 (
// Equation(s):
// \SRAM_address[11]~24_combout  = (top_state[4] & (top_state[2] $ (top_state[1])))

	.dataa(top_state[2]),
	.datab(vcc),
	.datac(top_state[1]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\SRAM_address[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[11]~24 .lut_mask = 16'h5A00;
defparam \SRAM_address[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N10
cycloneii_lcell_comb \SRAM_address[11]~25 (
// Equation(s):
// \SRAM_address[11]~25_combout  = (top_state[3] & (((top_state[2])))) # (!top_state[3] & (((top_state[0] & top_state[2])) # (!\SRAM_address[11]~24_combout )))

	.dataa(top_state[3]),
	.datab(\SRAM_address[11]~24_combout ),
	.datac(top_state[0]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\SRAM_address[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[11]~25 .lut_mask = 16'hFB11;
defparam \SRAM_address[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y6_N9
cycloneii_lcell_ff \SRAM_address[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[9]~20_combout ),
	.sdata(\Selector8~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SRAM_address[11]~25_combout ),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[9]));

// Location: LCCOMB_X35_Y6_N10
cycloneii_lcell_comb \SRAM_address[10]~26 (
// Equation(s):
// \SRAM_address[10]~26_combout  = (write_count[10] & (\SRAM_address[9]~21  & VCC)) # (!write_count[10] & (!\SRAM_address[9]~21 ))
// \SRAM_address[10]~27  = CARRY((!write_count[10] & !\SRAM_address[9]~21 ))

	.dataa(vcc),
	.datab(write_count[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[9]~21 ),
	.combout(\SRAM_address[10]~26_combout ),
	.cout(\SRAM_address[10]~27 ));
// synopsys translate_off
defparam \SRAM_address[10]~26 .lut_mask = 16'hC303;
defparam \SRAM_address[10]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N12
cycloneii_lcell_comb \SRAM_address[11]~28 (
// Equation(s):
// \SRAM_address[11]~28_combout  = (write_count[11] & ((GND) # (!\SRAM_address[10]~27 ))) # (!write_count[11] & (\SRAM_address[10]~27  $ (GND)))
// \SRAM_address[11]~29  = CARRY((write_count[11]) # (!\SRAM_address[10]~27 ))

	.dataa(vcc),
	.datab(write_count[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[10]~27 ),
	.combout(\SRAM_address[11]~28_combout ),
	.cout(\SRAM_address[11]~29 ));
// synopsys translate_off
defparam \SRAM_address[11]~28 .lut_mask = 16'h3CCF;
defparam \SRAM_address[11]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N22
cycloneii_lcell_comb \Selector68~0 (
// Equation(s):
// \Selector68~0_combout  = (\Add8~23_combout  & ((\Equal0~3_combout ) # ((\WideOr23~combout  & data_count[11])))) # (!\Add8~23_combout  & (\WideOr23~combout  & (data_count[11])))

	.dataa(\Add8~23_combout ),
	.datab(\WideOr23~combout ),
	.datac(data_count[11]),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector68~0 .lut_mask = 16'hEAC0;
defparam \Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y8_N23
cycloneii_lcell_ff \data_count[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector68~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[11]));

// Location: LCCOMB_X36_Y9_N14
cycloneii_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (data_count[10] & (\Add2~3  $ (GND))) # (!data_count[10] & (!\Add2~3  & VCC))
// \Add2~5  = CARRY((data_count[10] & !\Add2~3 ))

	.dataa(data_count[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hA50A;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N16
cycloneii_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (data_count[11] & (!\Add2~5 )) # (!data_count[11] & ((\Add2~5 ) # (GND)))
// \Add2~7  = CARRY((!\Add2~5 ) # (!data_count[11]))

	.dataa(vcc),
	.datab(data_count[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h3C3F;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N28
cycloneii_lcell_comb \Selector69~0 (
// Equation(s):
// \Selector69~0_combout  = (\Add8~21_combout  & ((\Equal0~3_combout ) # ((\WideOr23~combout  & data_count[10])))) # (!\Add8~21_combout  & (\WideOr23~combout  & (data_count[10])))

	.dataa(\Add8~21_combout ),
	.datab(\WideOr23~combout ),
	.datac(data_count[10]),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector69~0 .lut_mask = 16'hEAC0;
defparam \Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y8_N29
cycloneii_lcell_ff \data_count[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector69~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[10]));

// Location: LCCOMB_X36_Y7_N4
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (data_count[10] & (\Add1~1  & VCC)) # (!data_count[10] & (!\Add1~1 ))
// \Add1~3  = CARRY((!data_count[10] & !\Add1~1 ))

	.dataa(vcc),
	.datab(data_count[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hC303;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N6
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (data_count[11] & (\Add1~3  $ (GND))) # (!data_count[11] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((data_count[11] & !\Add1~3 ))

	.dataa(vcc),
	.datab(data_count[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N2
cycloneii_lcell_comb \Add7~18 (
// Equation(s):
// \Add7~18_combout  = (\Add2~4_combout  & (\Add7~17  & VCC)) # (!\Add2~4_combout  & (!\Add7~17 ))
// \Add7~19  = CARRY((!\Add2~4_combout  & !\Add7~17 ))

	.dataa(\Add2~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~17 ),
	.combout(\Add7~18_combout ),
	.cout(\Add7~19 ));
// synopsys translate_off
defparam \Add7~18 .lut_mask = 16'hA505;
defparam \Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N4
cycloneii_lcell_comb \Add7~20 (
// Equation(s):
// \Add7~20_combout  = (\Add2~6_combout  & ((GND) # (!\Add7~19 ))) # (!\Add2~6_combout  & (\Add7~19  $ (GND)))
// \Add7~21  = CARRY((\Add2~6_combout ) # (!\Add7~19 ))

	.dataa(vcc),
	.datab(\Add2~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~19 ),
	.combout(\Add7~20_combout ),
	.cout(\Add7~21 ));
// synopsys translate_off
defparam \Add7~20 .lut_mask = 16'h3CCF;
defparam \Add7~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N30
cycloneii_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = (\Selector6~1_combout  & (((\Add7~20_combout ) # (!\SRAM_address[11]~22_combout )))) # (!\Selector6~1_combout  & (\Add1~4_combout  & ((\SRAM_address[11]~22_combout ))))

	.dataa(\Selector6~1_combout ),
	.datab(\Add1~4_combout ),
	.datac(\Add7~20_combout ),
	.datad(\SRAM_address[11]~22_combout ),
	.cin(gnd),
	.combout(\Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~2 .lut_mask = 16'hE4AA;
defparam \Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N24
cycloneii_lcell_comb \Selector6~3 (
// Equation(s):
// \Selector6~3_combout  = (top_state[0] & ((top_state[3] & (\Add2~6_combout )) # (!top_state[3] & ((\Selector6~2_combout ))))) # (!top_state[0] & (((\Selector6~2_combout ))))

	.dataa(top_state[0]),
	.datab(top_state[3]),
	.datac(\Add2~6_combout ),
	.datad(\Selector6~2_combout ),
	.cin(gnd),
	.combout(\Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~3 .lut_mask = 16'hF780;
defparam \Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y6_N13
cycloneii_lcell_ff \SRAM_address[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[11]~28_combout ),
	.sdata(\Selector6~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SRAM_address[11]~25_combout ),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[11]));

// Location: LCCOMB_X33_Y9_N26
cycloneii_lcell_comb \Y_data_count[6]~30 (
// Equation(s):
// \Y_data_count[6]~30_combout  = (Y_data_count[6] & (\Y_data_count[5]~29  $ (GND))) # (!Y_data_count[6] & (!\Y_data_count[5]~29  & VCC))
// \Y_data_count[6]~31  = CARRY((Y_data_count[6] & !\Y_data_count[5]~29 ))

	.dataa(vcc),
	.datab(Y_data_count[6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[5]~29 ),
	.combout(\Y_data_count[6]~30_combout ),
	.cout(\Y_data_count[6]~31 ));
// synopsys translate_off
defparam \Y_data_count[6]~30 .lut_mask = 16'hC30C;
defparam \Y_data_count[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y9_N27
cycloneii_lcell_ff \Y_data_count[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[6]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[6]));

// Location: LCCOMB_X33_Y9_N28
cycloneii_lcell_comb \Y_data_count[7]~32 (
// Equation(s):
// \Y_data_count[7]~32_combout  = (Y_data_count[7] & (!\Y_data_count[6]~31 )) # (!Y_data_count[7] & ((\Y_data_count[6]~31 ) # (GND)))
// \Y_data_count[7]~33  = CARRY((!\Y_data_count[6]~31 ) # (!Y_data_count[7]))

	.dataa(vcc),
	.datab(Y_data_count[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[6]~31 ),
	.combout(\Y_data_count[7]~32_combout ),
	.cout(\Y_data_count[7]~33 ));
// synopsys translate_off
defparam \Y_data_count[7]~32 .lut_mask = 16'h3C3F;
defparam \Y_data_count[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y9_N29
cycloneii_lcell_ff \Y_data_count[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[7]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[7]));

// Location: LCCOMB_X33_Y9_N30
cycloneii_lcell_comb \Y_data_count[8]~34 (
// Equation(s):
// \Y_data_count[8]~34_combout  = (Y_data_count[8] & (\Y_data_count[7]~33  $ (GND))) # (!Y_data_count[8] & (!\Y_data_count[7]~33  & VCC))
// \Y_data_count[8]~35  = CARRY((Y_data_count[8] & !\Y_data_count[7]~33 ))

	.dataa(vcc),
	.datab(Y_data_count[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[7]~33 ),
	.combout(\Y_data_count[8]~34_combout ),
	.cout(\Y_data_count[8]~35 ));
// synopsys translate_off
defparam \Y_data_count[8]~34 .lut_mask = 16'hC30C;
defparam \Y_data_count[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y9_N31
cycloneii_lcell_ff \Y_data_count[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[8]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[8]));

// Location: LCCOMB_X33_Y8_N0
cycloneii_lcell_comb \Y_data_count[9]~36 (
// Equation(s):
// \Y_data_count[9]~36_combout  = (Y_data_count[9] & (!\Y_data_count[8]~35 )) # (!Y_data_count[9] & ((\Y_data_count[8]~35 ) # (GND)))
// \Y_data_count[9]~37  = CARRY((!\Y_data_count[8]~35 ) # (!Y_data_count[9]))

	.dataa(vcc),
	.datab(Y_data_count[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[8]~35 ),
	.combout(\Y_data_count[9]~36_combout ),
	.cout(\Y_data_count[9]~37 ));
// synopsys translate_off
defparam \Y_data_count[9]~36 .lut_mask = 16'h3C3F;
defparam \Y_data_count[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y8_N1
cycloneii_lcell_ff \Y_data_count[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[9]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[9]));

// Location: LCCOMB_X33_Y8_N2
cycloneii_lcell_comb \Y_data_count[10]~38 (
// Equation(s):
// \Y_data_count[10]~38_combout  = (Y_data_count[10] & (\Y_data_count[9]~37  $ (GND))) # (!Y_data_count[10] & (!\Y_data_count[9]~37  & VCC))
// \Y_data_count[10]~39  = CARRY((Y_data_count[10] & !\Y_data_count[9]~37 ))

	.dataa(vcc),
	.datab(Y_data_count[10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[9]~37 ),
	.combout(\Y_data_count[10]~38_combout ),
	.cout(\Y_data_count[10]~39 ));
// synopsys translate_off
defparam \Y_data_count[10]~38 .lut_mask = 16'hC30C;
defparam \Y_data_count[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y8_N3
cycloneii_lcell_ff \Y_data_count[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[10]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[10]));

// Location: LCCOMB_X36_Y7_N24
cycloneii_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (top_state[4] & (((Y_data_count[10])))) # (!top_state[4] & (!\write_count[6]~0_combout  & (!top_state[1])))

	.dataa(\write_count[6]~0_combout ),
	.datab(top_state[1]),
	.datac(Y_data_count[10]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hF011;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N26
cycloneii_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = (\SRAM_address[11]~23_combout  & (((\SRAM_address[11]~22_combout )))) # (!\SRAM_address[11]~23_combout  & ((\SRAM_address[11]~22_combout  & (\Add1~2_combout )) # (!\SRAM_address[11]~22_combout  & ((\Selector7~0_combout )))))

	.dataa(\SRAM_address[11]~23_combout ),
	.datab(\Add1~2_combout ),
	.datac(\Selector7~0_combout ),
	.datad(\SRAM_address[11]~22_combout ),
	.cin(gnd),
	.combout(\Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~1 .lut_mask = 16'hEE50;
defparam \Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N8
cycloneii_lcell_comb \Add6~2 (
// Equation(s):
// \Add6~2_combout  = (\Add5~18_combout  & (\Add6~1  & VCC)) # (!\Add5~18_combout  & (!\Add6~1 ))
// \Add6~3  = CARRY((!\Add5~18_combout  & !\Add6~1 ))

	.dataa(\Add5~18_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add6~1 ),
	.combout(\Add6~2_combout ),
	.cout(\Add6~3 ));
// synopsys translate_off
defparam \Add6~2 .lut_mask = 16'hA505;
defparam \Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N12
cycloneii_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = (\SRAM_address[11]~23_combout  & ((\Selector7~1_combout  & (\Add7~18_combout )) # (!\Selector7~1_combout  & ((\Add6~2_combout ))))) # (!\SRAM_address[11]~23_combout  & (((\Selector7~1_combout ))))

	.dataa(\SRAM_address[11]~23_combout ),
	.datab(\Add7~18_combout ),
	.datac(\Selector7~1_combout ),
	.datad(\Add6~2_combout ),
	.cin(gnd),
	.combout(\Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~2 .lut_mask = 16'hDAD0;
defparam \Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y7_N6
cycloneii_lcell_comb \Selector7~3 (
// Equation(s):
// \Selector7~3_combout  = (top_state[0] & ((top_state[3] & (\Add2~4_combout )) # (!top_state[3] & ((\Selector7~2_combout ))))) # (!top_state[0] & (((\Selector7~2_combout ))))

	.dataa(top_state[0]),
	.datab(top_state[3]),
	.datac(\Add2~4_combout ),
	.datad(\Selector7~2_combout ),
	.cin(gnd),
	.combout(\Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~3 .lut_mask = 16'hF780;
defparam \Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y6_N11
cycloneii_lcell_ff \SRAM_address[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[10]~26_combout ),
	.sdata(\Selector7~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SRAM_address[11]~25_combout ),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[10]));

// Location: LCCOMB_X35_Y4_N0
cycloneii_lcell_comb \unit1|WideOr6~0 (
// Equation(s):
// \unit1|WideOr6~0_combout  = (SRAM_address[11] & (SRAM_address[8] & (SRAM_address[9] $ (SRAM_address[10])))) # (!SRAM_address[11] & (!SRAM_address[9] & (SRAM_address[8] $ (SRAM_address[10]))))

	.dataa(SRAM_address[8]),
	.datab(SRAM_address[9]),
	.datac(SRAM_address[11]),
	.datad(SRAM_address[10]),
	.cin(gnd),
	.combout(\unit1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr6~0 .lut_mask = 16'h2182;
defparam \unit1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N18
cycloneii_lcell_comb \unit1|WideOr5~0 (
// Equation(s):
// \unit1|WideOr5~0_combout  = (SRAM_address[9] & ((SRAM_address[8] & (SRAM_address[11])) # (!SRAM_address[8] & ((SRAM_address[10]))))) # (!SRAM_address[9] & (SRAM_address[10] & (SRAM_address[8] $ (SRAM_address[11]))))

	.dataa(SRAM_address[8]),
	.datab(SRAM_address[9]),
	.datac(SRAM_address[11]),
	.datad(SRAM_address[10]),
	.cin(gnd),
	.combout(\unit1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr5~0 .lut_mask = 16'hD680;
defparam \unit1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N20
cycloneii_lcell_comb \unit1|WideOr4~0 (
// Equation(s):
// \unit1|WideOr4~0_combout  = (SRAM_address[11] & (SRAM_address[10] & ((SRAM_address[9]) # (!SRAM_address[8])))) # (!SRAM_address[11] & (!SRAM_address[8] & (SRAM_address[9] & !SRAM_address[10])))

	.dataa(SRAM_address[8]),
	.datab(SRAM_address[9]),
	.datac(SRAM_address[11]),
	.datad(SRAM_address[10]),
	.cin(gnd),
	.combout(\unit1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr4~0 .lut_mask = 16'hD004;
defparam \unit1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N22
cycloneii_lcell_comb \unit1|WideOr3~0 (
// Equation(s):
// \unit1|WideOr3~0_combout  = (SRAM_address[8] & (SRAM_address[9] $ (((!SRAM_address[10]))))) # (!SRAM_address[8] & ((SRAM_address[9] & (SRAM_address[11] & !SRAM_address[10])) # (!SRAM_address[9] & (!SRAM_address[11] & SRAM_address[10]))))

	.dataa(SRAM_address[8]),
	.datab(SRAM_address[9]),
	.datac(SRAM_address[11]),
	.datad(SRAM_address[10]),
	.cin(gnd),
	.combout(\unit1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr3~0 .lut_mask = 16'h8962;
defparam \unit1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N8
cycloneii_lcell_comb \unit1|WideOr2~0 (
// Equation(s):
// \unit1|WideOr2~0_combout  = (SRAM_address[9] & (SRAM_address[8] & (!SRAM_address[11]))) # (!SRAM_address[9] & ((SRAM_address[10] & ((!SRAM_address[11]))) # (!SRAM_address[10] & (SRAM_address[8]))))

	.dataa(SRAM_address[8]),
	.datab(SRAM_address[9]),
	.datac(SRAM_address[11]),
	.datad(SRAM_address[10]),
	.cin(gnd),
	.combout(\unit1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr2~0 .lut_mask = 16'h0B2A;
defparam \unit1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N26
cycloneii_lcell_comb \unit1|WideOr1~0 (
// Equation(s):
// \unit1|WideOr1~0_combout  = (SRAM_address[8] & (SRAM_address[11] $ (((SRAM_address[9]) # (!SRAM_address[10]))))) # (!SRAM_address[8] & (SRAM_address[9] & (!SRAM_address[11] & !SRAM_address[10])))

	.dataa(SRAM_address[8]),
	.datab(SRAM_address[9]),
	.datac(SRAM_address[11]),
	.datad(SRAM_address[10]),
	.cin(gnd),
	.combout(\unit1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr1~0 .lut_mask = 16'h280E;
defparam \unit1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y4_N12
cycloneii_lcell_comb \unit1|WideOr0~0 (
// Equation(s):
// \unit1|WideOr0~0_combout  = (SRAM_address[8] & ((SRAM_address[11]) # (SRAM_address[9] $ (SRAM_address[10])))) # (!SRAM_address[8] & ((SRAM_address[9]) # (SRAM_address[11] $ (SRAM_address[10]))))

	.dataa(SRAM_address[8]),
	.datab(SRAM_address[9]),
	.datac(SRAM_address[11]),
	.datad(SRAM_address[10]),
	.cin(gnd),
	.combout(\unit1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit1|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \unit1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N14
cycloneii_lcell_comb \SRAM_address[12]~30 (
// Equation(s):
// \SRAM_address[12]~30_combout  = (write_count[12] & (\SRAM_address[11]~29  & VCC)) # (!write_count[12] & (!\SRAM_address[11]~29 ))
// \SRAM_address[12]~31  = CARRY((!write_count[12] & !\SRAM_address[11]~29 ))

	.dataa(write_count[12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[11]~29 ),
	.combout(\SRAM_address[12]~30_combout ),
	.cout(\SRAM_address[12]~31 ));
// synopsys translate_off
defparam \SRAM_address[12]~30 .lut_mask = 16'hA505;
defparam \SRAM_address[12]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N16
cycloneii_lcell_comb \SRAM_address[13]~32 (
// Equation(s):
// \SRAM_address[13]~32_combout  = (write_count[13] & ((GND) # (!\SRAM_address[12]~31 ))) # (!write_count[13] & (\SRAM_address[12]~31  $ (GND)))
// \SRAM_address[13]~33  = CARRY((write_count[13]) # (!\SRAM_address[12]~31 ))

	.dataa(write_count[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[12]~31 ),
	.combout(\SRAM_address[13]~32_combout ),
	.cout(\SRAM_address[13]~33 ));
// synopsys translate_off
defparam \SRAM_address[13]~32 .lut_mask = 16'h5AAF;
defparam \SRAM_address[13]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N18
cycloneii_lcell_comb \SRAM_address[14]~34 (
// Equation(s):
// \SRAM_address[14]~34_combout  = (write_count[14] & (!\SRAM_address[13]~33 )) # (!write_count[14] & ((\SRAM_address[13]~33 ) # (GND)))
// \SRAM_address[14]~35  = CARRY((!\SRAM_address[13]~33 ) # (!write_count[14]))

	.dataa(write_count[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[13]~33 ),
	.combout(\SRAM_address[14]~34_combout ),
	.cout(\SRAM_address[14]~35 ));
// synopsys translate_off
defparam \SRAM_address[14]~34 .lut_mask = 16'h5A5F;
defparam \SRAM_address[14]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N10
cycloneii_lcell_comb \SRAM_address[11]~23 (
// Equation(s):
// \SRAM_address[11]~23_combout  = (!top_state[3] & (top_state[4] & top_state[1]))

	.dataa(top_state[3]),
	.datab(vcc),
	.datac(top_state[4]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\SRAM_address[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[11]~23 .lut_mask = 16'h5000;
defparam \SRAM_address[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N18
cycloneii_lcell_comb \Selector66~0 (
// Equation(s):
// \Selector66~0_combout  = (\Add8~27_combout  & ((\Equal0~3_combout ) # ((\WideOr23~combout  & data_count[13])))) # (!\Add8~27_combout  & (\WideOr23~combout  & (data_count[13])))

	.dataa(\Add8~27_combout ),
	.datab(\WideOr23~combout ),
	.datac(data_count[13]),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector66~0 .lut_mask = 16'hEAC0;
defparam \Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y8_N19
cycloneii_lcell_ff \data_count[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector66~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[13]));

// Location: LCCOMB_X37_Y8_N8
cycloneii_lcell_comb \Add5~24 (
// Equation(s):
// \Add5~24_combout  = (data_count[13] & ((GND) # (!\Add5~23 ))) # (!data_count[13] & (\Add5~23  $ (GND)))
// \Add5~25  = CARRY((data_count[13]) # (!\Add5~23 ))

	.dataa(vcc),
	.datab(data_count[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~23 ),
	.combout(\Add5~24_combout ),
	.cout(\Add5~25 ));
// synopsys translate_off
defparam \Add5~24 .lut_mask = 16'h3CCF;
defparam \Add5~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N10
cycloneii_lcell_comb \Add5~26 (
// Equation(s):
// \Add5~26_combout  = (data_count[14] & (\Add5~25  & VCC)) # (!data_count[14] & (!\Add5~25 ))
// \Add5~27  = CARRY((!data_count[14] & !\Add5~25 ))

	.dataa(data_count[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~25 ),
	.combout(\Add5~26_combout ),
	.cout(\Add5~27 ));
// synopsys translate_off
defparam \Add5~26 .lut_mask = 16'hA505;
defparam \Add5~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N14
cycloneii_lcell_comb \Add6~8 (
// Equation(s):
// \Add6~8_combout  = (\Add5~24_combout  & (\Add6~7  $ (GND))) # (!\Add5~24_combout  & (!\Add6~7  & VCC))
// \Add6~9  = CARRY((\Add5~24_combout  & !\Add6~7 ))

	.dataa(vcc),
	.datab(\Add5~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add6~7 ),
	.combout(\Add6~8_combout ),
	.cout(\Add6~9 ));
// synopsys translate_off
defparam \Add6~8 .lut_mask = 16'hC30C;
defparam \Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N16
cycloneii_lcell_comb \Add6~10 (
// Equation(s):
// \Add6~10_combout  = (\Add5~26_combout  & (!\Add6~9 )) # (!\Add5~26_combout  & ((\Add6~9 ) # (GND)))
// \Add6~11  = CARRY((!\Add6~9 ) # (!\Add5~26_combout ))

	.dataa(vcc),
	.datab(\Add5~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add6~9 ),
	.combout(\Add6~10_combout ),
	.cout(\Add6~11 ));
// synopsys translate_off
defparam \Add6~10 .lut_mask = 16'h3C3F;
defparam \Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N24
cycloneii_lcell_comb \Selector67~0 (
// Equation(s):
// \Selector67~0_combout  = (\Add8~25_combout  & ((\Equal0~3_combout ) # ((\WideOr23~combout  & data_count[12])))) # (!\Add8~25_combout  & (\WideOr23~combout  & (data_count[12])))

	.dataa(\Add8~25_combout ),
	.datab(\WideOr23~combout ),
	.datac(data_count[12]),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector67~0 .lut_mask = 16'hEAC0;
defparam \Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y8_N25
cycloneii_lcell_ff \data_count[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector67~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[12]));

// Location: LCCOMB_X36_Y9_N18
cycloneii_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (data_count[12] & (\Add2~7  $ (GND))) # (!data_count[12] & (!\Add2~7  & VCC))
// \Add2~9  = CARRY((data_count[12] & !\Add2~7 ))

	.dataa(vcc),
	.datab(data_count[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hC30C;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N20
cycloneii_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (data_count[13] & (\Add2~9  & VCC)) # (!data_count[13] & (!\Add2~9 ))
// \Add2~11  = CARRY((!data_count[13] & !\Add2~9 ))

	.dataa(vcc),
	.datab(data_count[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'hC303;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N22
cycloneii_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (data_count[14] & ((GND) # (!\Add2~11 ))) # (!data_count[14] & (\Add2~11  $ (GND)))
// \Add2~13  = CARRY((data_count[14]) # (!\Add2~11 ))

	.dataa(data_count[14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'h5AAF;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N8
cycloneii_lcell_comb \Add7~24 (
// Equation(s):
// \Add7~24_combout  = (\Add2~10_combout  & ((GND) # (!\Add7~23 ))) # (!\Add2~10_combout  & (\Add7~23  $ (GND)))
// \Add7~25  = CARRY((\Add2~10_combout ) # (!\Add7~23 ))

	.dataa(vcc),
	.datab(\Add2~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~23 ),
	.combout(\Add7~24_combout ),
	.cout(\Add7~25 ));
// synopsys translate_off
defparam \Add7~24 .lut_mask = 16'h3CCF;
defparam \Add7~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N10
cycloneii_lcell_comb \Add7~26 (
// Equation(s):
// \Add7~26_combout  = (\Add2~12_combout  & (\Add7~25  & VCC)) # (!\Add2~12_combout  & (!\Add7~25 ))
// \Add7~27  = CARRY((!\Add2~12_combout  & !\Add7~25 ))

	.dataa(vcc),
	.datab(\Add2~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~25 ),
	.combout(\Add7~26_combout ),
	.cout(\Add7~27 ));
// synopsys translate_off
defparam \Add7~26 .lut_mask = 16'hC303;
defparam \Add7~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N26
cycloneii_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\Selector3~1_combout  & (((\Add7~26_combout )) # (!\SRAM_address[11]~23_combout ))) # (!\Selector3~1_combout  & (\SRAM_address[11]~23_combout  & (\Add6~10_combout )))

	.dataa(\Selector3~1_combout ),
	.datab(\SRAM_address[11]~23_combout ),
	.datac(\Add6~10_combout ),
	.datad(\Add7~26_combout ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hEA62;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N4
cycloneii_lcell_comb \Selector3~3 (
// Equation(s):
// \Selector3~3_combout  = (top_state[3] & ((top_state[0] & ((\Add2~12_combout ))) # (!top_state[0] & (\Selector3~2_combout )))) # (!top_state[3] & (\Selector3~2_combout ))

	.dataa(top_state[3]),
	.datab(\Selector3~2_combout ),
	.datac(top_state[0]),
	.datad(\Add2~12_combout ),
	.cin(gnd),
	.combout(\Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~3 .lut_mask = 16'hEC4C;
defparam \Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y6_N19
cycloneii_lcell_ff \SRAM_address[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[14]~34_combout ),
	.sdata(\Selector3~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SRAM_address[11]~25_combout ),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[14]));

// Location: LCCOMB_X35_Y8_N22
cycloneii_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (top_state[3] & ((top_state[0] & ((\Add2~8_combout ))) # (!top_state[0] & (\Selector5~2_combout )))) # (!top_state[3] & (\Selector5~2_combout ))

	.dataa(\Selector5~2_combout ),
	.datab(top_state[3]),
	.datac(\Add2~8_combout ),
	.datad(top_state[0]),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'hE2AA;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y6_N15
cycloneii_lcell_ff \SRAM_address[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[12]~30_combout ),
	.sdata(\Selector5~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SRAM_address[11]~25_combout ),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[12]));

// Location: LCCOMB_X35_Y6_N20
cycloneii_lcell_comb \SRAM_address[15]~36 (
// Equation(s):
// \SRAM_address[15]~36_combout  = (write_count[15] & (\SRAM_address[14]~35  $ (GND))) # (!write_count[15] & (!\SRAM_address[14]~35  & VCC))
// \SRAM_address[15]~37  = CARRY((write_count[15] & !\SRAM_address[14]~35 ))

	.dataa(vcc),
	.datab(write_count[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[14]~35 ),
	.combout(\SRAM_address[15]~36_combout ),
	.cout(\SRAM_address[15]~37 ));
// synopsys translate_off
defparam \SRAM_address[15]~36 .lut_mask = 16'hC30C;
defparam \SRAM_address[15]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N30
cycloneii_lcell_comb \Selector64~0 (
// Equation(s):
// \Selector64~0_combout  = (\Add8~31_combout  & ((\Equal0~3_combout ) # ((\WideOr23~combout  & data_count[15])))) # (!\Add8~31_combout  & (\WideOr23~combout  & (data_count[15])))

	.dataa(\Add8~31_combout ),
	.datab(\WideOr23~combout ),
	.datac(data_count[15]),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector64~0 .lut_mask = 16'hEAC0;
defparam \Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y8_N31
cycloneii_lcell_ff \data_count[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector64~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[15]));

// Location: LCCOMB_X36_Y9_N24
cycloneii_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (data_count[15] & (\Add2~13  & VCC)) # (!data_count[15] & (!\Add2~13 ))
// \Add2~15  = CARRY((!data_count[15] & !\Add2~13 ))

	.dataa(vcc),
	.datab(data_count[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'hC303;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N16
cycloneii_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (top_state[4] & (Y_data_count[15])) # (!top_state[4] & (((!top_state[1]) # (!top_state[2]))))

	.dataa(Y_data_count[15]),
	.datab(top_state[2]),
	.datac(top_state[4]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hA3AF;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N20
cycloneii_lcell_comb \Selector65~0 (
// Equation(s):
// \Selector65~0_combout  = (\Add8~29_combout  & ((\Equal0~3_combout ) # ((\WideOr23~combout  & data_count[14])))) # (!\Add8~29_combout  & (\WideOr23~combout  & (data_count[14])))

	.dataa(\Add8~29_combout ),
	.datab(\WideOr23~combout ),
	.datac(data_count[14]),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector65~0 .lut_mask = 16'hEAC0;
defparam \Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y8_N21
cycloneii_lcell_ff \data_count[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector65~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[14]));

// Location: LCCOMB_X36_Y7_N10
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (data_count[13] & (\Add1~7  $ (GND))) # (!data_count[13] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((data_count[13] & !\Add1~7 ))

	.dataa(data_count[13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N14
cycloneii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (data_count[15] & ((GND) # (!\Add1~11 ))) # (!data_count[15] & (\Add1~11  $ (GND)))
// \Add1~13  = CARRY((data_count[15]) # (!\Add1~11 ))

	.dataa(vcc),
	.datab(data_count[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h3CCF;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N26
cycloneii_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\SRAM_address[11]~23_combout  & (\SRAM_address[11]~22_combout )) # (!\SRAM_address[11]~23_combout  & ((\SRAM_address[11]~22_combout  & ((\Add1~12_combout ))) # (!\SRAM_address[11]~22_combout  & (\Selector2~0_combout ))))

	.dataa(\SRAM_address[11]~23_combout ),
	.datab(\SRAM_address[11]~22_combout ),
	.datac(\Selector2~0_combout ),
	.datad(\Add1~12_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hDC98;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N12
cycloneii_lcell_comb \Add7~28 (
// Equation(s):
// \Add7~28_combout  = (\Add2~14_combout  & ((GND) # (!\Add7~27 ))) # (!\Add2~14_combout  & (\Add7~27  $ (GND)))
// \Add7~29  = CARRY((\Add2~14_combout ) # (!\Add7~27 ))

	.dataa(\Add2~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add7~27 ),
	.combout(\Add7~28_combout ),
	.cout(\Add7~29 ));
// synopsys translate_off
defparam \Add7~28 .lut_mask = 16'h5AAF;
defparam \Add7~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N30
cycloneii_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\SRAM_address[11]~23_combout  & ((\Selector2~1_combout  & ((\Add7~28_combout ))) # (!\Selector2~1_combout  & (\Add6~12_combout )))) # (!\SRAM_address[11]~23_combout  & (((\Selector2~1_combout ))))

	.dataa(\Add6~12_combout ),
	.datab(\SRAM_address[11]~23_combout ),
	.datac(\Selector2~1_combout ),
	.datad(\Add7~28_combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hF838;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N2
cycloneii_lcell_comb \Selector2~3 (
// Equation(s):
// \Selector2~3_combout  = (top_state[3] & ((top_state[0] & (\Add2~14_combout )) # (!top_state[0] & ((\Selector2~2_combout ))))) # (!top_state[3] & (((\Selector2~2_combout ))))

	.dataa(top_state[3]),
	.datab(top_state[0]),
	.datac(\Add2~14_combout ),
	.datad(\Selector2~2_combout ),
	.cin(gnd),
	.combout(\Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~3 .lut_mask = 16'hF780;
defparam \Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y6_N21
cycloneii_lcell_ff \SRAM_address[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[15]~36_combout ),
	.sdata(\Selector2~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SRAM_address[11]~25_combout ),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[15]));

// Location: LCCOMB_X36_Y8_N24
cycloneii_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\SRAM_address[11]~23_combout  & ((\SRAM_address[11]~22_combout  & ((\Add7~24_combout ))) # (!\SRAM_address[11]~22_combout  & (\Add6~8_combout )))) # (!\SRAM_address[11]~23_combout  & (((\SRAM_address[11]~22_combout ))))

	.dataa(\SRAM_address[11]~23_combout ),
	.datab(\Add6~8_combout ),
	.datac(\SRAM_address[11]~22_combout ),
	.datad(\Add7~24_combout ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hF858;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N8
cycloneii_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (top_state[4]) # ((top_state[2] & ((top_state[1]) # (!top_state[0]))) # (!top_state[2] & ((!top_state[1]))))

	.dataa(top_state[0]),
	.datab(top_state[2]),
	.datac(top_state[4]),
	.datad(top_state[1]),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hFCF7;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N18
cycloneii_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\Selector4~0_combout  & ((!top_state[4]) # (!Y_data_count[13])))

	.dataa(Y_data_count[13]),
	.datab(\Selector4~0_combout ),
	.datac(top_state[4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'h4C4C;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N26
cycloneii_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (\SRAM_address[11]~23_combout  & (((\Selector4~2_combout )))) # (!\SRAM_address[11]~23_combout  & ((\Selector4~2_combout  & (\Add1~8_combout )) # (!\Selector4~2_combout  & ((!\Selector4~1_combout )))))

	.dataa(\SRAM_address[11]~23_combout ),
	.datab(\Add1~8_combout ),
	.datac(\Selector4~2_combout ),
	.datad(\Selector4~1_combout ),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'hE0E5;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N0
cycloneii_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = (top_state[3] & ((top_state[0] & ((\Add2~10_combout ))) # (!top_state[0] & (\Selector4~3_combout )))) # (!top_state[3] & (\Selector4~3_combout ))

	.dataa(top_state[3]),
	.datab(\Selector4~3_combout ),
	.datac(top_state[0]),
	.datad(\Add2~10_combout ),
	.cin(gnd),
	.combout(\Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~4 .lut_mask = 16'hEC4C;
defparam \Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y6_N17
cycloneii_lcell_ff \SRAM_address[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[13]~32_combout ),
	.sdata(\Selector4~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SRAM_address[11]~25_combout ),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[13]));

// Location: LCCOMB_X38_Y6_N24
cycloneii_lcell_comb \unit2|WideOr6~0 (
// Equation(s):
// \unit2|WideOr6~0_combout  = (SRAM_address[14] & (!SRAM_address[13] & (SRAM_address[12] $ (!SRAM_address[15])))) # (!SRAM_address[14] & (SRAM_address[12] & (SRAM_address[15] $ (!SRAM_address[13]))))

	.dataa(SRAM_address[14]),
	.datab(SRAM_address[12]),
	.datac(SRAM_address[15]),
	.datad(SRAM_address[13]),
	.cin(gnd),
	.combout(\unit2|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr6~0 .lut_mask = 16'h4086;
defparam \unit2|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N26
cycloneii_lcell_comb \unit2|WideOr5~0 (
// Equation(s):
// \unit2|WideOr5~0_combout  = (SRAM_address[15] & ((SRAM_address[12] & ((SRAM_address[13]))) # (!SRAM_address[12] & (SRAM_address[14])))) # (!SRAM_address[15] & (SRAM_address[14] & (SRAM_address[12] $ (SRAM_address[13]))))

	.dataa(SRAM_address[14]),
	.datab(SRAM_address[12]),
	.datac(SRAM_address[15]),
	.datad(SRAM_address[13]),
	.cin(gnd),
	.combout(\unit2|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr5~0 .lut_mask = 16'hE228;
defparam \unit2|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N4
cycloneii_lcell_comb \unit2|WideOr4~0 (
// Equation(s):
// \unit2|WideOr4~0_combout  = (SRAM_address[14] & (SRAM_address[15] & ((SRAM_address[13]) # (!SRAM_address[12])))) # (!SRAM_address[14] & (!SRAM_address[12] & (!SRAM_address[15] & SRAM_address[13])))

	.dataa(SRAM_address[14]),
	.datab(SRAM_address[12]),
	.datac(SRAM_address[15]),
	.datad(SRAM_address[13]),
	.cin(gnd),
	.combout(\unit2|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr4~0 .lut_mask = 16'hA120;
defparam \unit2|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N30
cycloneii_lcell_comb \unit2|WideOr3~0 (
// Equation(s):
// \unit2|WideOr3~0_combout  = (SRAM_address[12] & (SRAM_address[14] $ (((!SRAM_address[13]))))) # (!SRAM_address[12] & ((SRAM_address[14] & (!SRAM_address[15] & !SRAM_address[13])) # (!SRAM_address[14] & (SRAM_address[15] & SRAM_address[13]))))

	.dataa(SRAM_address[14]),
	.datab(SRAM_address[12]),
	.datac(SRAM_address[15]),
	.datad(SRAM_address[13]),
	.cin(gnd),
	.combout(\unit2|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr3~0 .lut_mask = 16'h9846;
defparam \unit2|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N0
cycloneii_lcell_comb \unit2|WideOr2~0 (
// Equation(s):
// \unit2|WideOr2~0_combout  = (SRAM_address[13] & (((SRAM_address[12] & !SRAM_address[15])))) # (!SRAM_address[13] & ((SRAM_address[14] & ((!SRAM_address[15]))) # (!SRAM_address[14] & (SRAM_address[12]))))

	.dataa(SRAM_address[14]),
	.datab(SRAM_address[12]),
	.datac(SRAM_address[15]),
	.datad(SRAM_address[13]),
	.cin(gnd),
	.combout(\unit2|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \unit2|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N10
cycloneii_lcell_comb \unit2|WideOr1~0 (
// Equation(s):
// \unit2|WideOr1~0_combout  = (SRAM_address[14] & (SRAM_address[12] & (SRAM_address[15] $ (SRAM_address[13])))) # (!SRAM_address[14] & (!SRAM_address[15] & ((SRAM_address[12]) # (SRAM_address[13]))))

	.dataa(SRAM_address[14]),
	.datab(SRAM_address[12]),
	.datac(SRAM_address[15]),
	.datad(SRAM_address[13]),
	.cin(gnd),
	.combout(\unit2|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr1~0 .lut_mask = 16'h0D84;
defparam \unit2|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N12
cycloneii_lcell_comb \unit2|WideOr0~0 (
// Equation(s):
// \unit2|WideOr0~0_combout  = (SRAM_address[12] & ((SRAM_address[15]) # (SRAM_address[14] $ (SRAM_address[13])))) # (!SRAM_address[12] & ((SRAM_address[13]) # (SRAM_address[14] $ (SRAM_address[15]))))

	.dataa(SRAM_address[14]),
	.datab(SRAM_address[12]),
	.datac(SRAM_address[15]),
	.datad(SRAM_address[13]),
	.cin(gnd),
	.combout(\unit2|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit2|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \unit2|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N22
cycloneii_lcell_comb \SRAM_address[16]~38 (
// Equation(s):
// \SRAM_address[16]~38_combout  = (write_count[16] & (!\SRAM_address[15]~37 )) # (!write_count[16] & ((\SRAM_address[15]~37 ) # (GND)))
// \SRAM_address[16]~39  = CARRY((!\SRAM_address[15]~37 ) # (!write_count[16]))

	.dataa(vcc),
	.datab(write_count[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\SRAM_address[15]~37 ),
	.combout(\SRAM_address[16]~38_combout ),
	.cout(\SRAM_address[16]~39 ));
// synopsys translate_off
defparam \SRAM_address[16]~38 .lut_mask = 16'h3C3F;
defparam \SRAM_address[16]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y6_N24
cycloneii_lcell_comb \SRAM_address[17]~40 (
// Equation(s):
// \SRAM_address[17]~40_combout  = \SRAM_address[16]~39  $ (write_count[17])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(write_count[17]),
	.cin(\SRAM_address[16]~39 ),
	.combout(\SRAM_address[17]~40_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[17]~40 .lut_mask = 16'h0FF0;
defparam \SRAM_address[17]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N26
cycloneii_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = (data_count[16] & (\Add2~15  $ (GND))) # (!data_count[16] & (!\Add2~15  & VCC))
// \Add2~17  = CARRY((data_count[16] & !\Add2~15 ))

	.dataa(data_count[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout(\Add2~17 ));
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'hA50A;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N28
cycloneii_lcell_comb \Add2~18 (
// Equation(s):
// \Add2~18_combout  = data_count[17] $ (\Add2~17 )

	.dataa(data_count[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add2~17 ),
	.combout(\Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~18 .lut_mask = 16'h5A5A;
defparam \Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N4
cycloneii_lcell_comb \Y_data_count[11]~40 (
// Equation(s):
// \Y_data_count[11]~40_combout  = (Y_data_count[11] & (!\Y_data_count[10]~39 )) # (!Y_data_count[11] & ((\Y_data_count[10]~39 ) # (GND)))
// \Y_data_count[11]~41  = CARRY((!\Y_data_count[10]~39 ) # (!Y_data_count[11]))

	.dataa(vcc),
	.datab(Y_data_count[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[10]~39 ),
	.combout(\Y_data_count[11]~40_combout ),
	.cout(\Y_data_count[11]~41 ));
// synopsys translate_off
defparam \Y_data_count[11]~40 .lut_mask = 16'h3C3F;
defparam \Y_data_count[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y8_N5
cycloneii_lcell_ff \Y_data_count[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[11]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[11]));

// Location: LCCOMB_X33_Y8_N8
cycloneii_lcell_comb \Y_data_count[13]~44 (
// Equation(s):
// \Y_data_count[13]~44_combout  = (Y_data_count[13] & (!\Y_data_count[12]~43 )) # (!Y_data_count[13] & ((\Y_data_count[12]~43 ) # (GND)))
// \Y_data_count[13]~45  = CARRY((!\Y_data_count[12]~43 ) # (!Y_data_count[13]))

	.dataa(vcc),
	.datab(Y_data_count[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[12]~43 ),
	.combout(\Y_data_count[13]~44_combout ),
	.cout(\Y_data_count[13]~45 ));
// synopsys translate_off
defparam \Y_data_count[13]~44 .lut_mask = 16'h3C3F;
defparam \Y_data_count[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y8_N9
cycloneii_lcell_ff \Y_data_count[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[13]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[13]));

// Location: LCCOMB_X33_Y8_N14
cycloneii_lcell_comb \Y_data_count[16]~50 (
// Equation(s):
// \Y_data_count[16]~50_combout  = (Y_data_count[16] & (\Y_data_count[15]~49  $ (GND))) # (!Y_data_count[16] & (!\Y_data_count[15]~49  & VCC))
// \Y_data_count[16]~51  = CARRY((Y_data_count[16] & !\Y_data_count[15]~49 ))

	.dataa(vcc),
	.datab(Y_data_count[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[15]~49 ),
	.combout(\Y_data_count[16]~50_combout ),
	.cout(\Y_data_count[16]~51 ));
// synopsys translate_off
defparam \Y_data_count[16]~50 .lut_mask = 16'hC30C;
defparam \Y_data_count[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y8_N15
cycloneii_lcell_ff \Y_data_count[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[16]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[16]));

// Location: LCCOMB_X33_Y8_N16
cycloneii_lcell_comb \Y_data_count[17]~52 (
// Equation(s):
// \Y_data_count[17]~52_combout  = Y_data_count[17] $ (\Y_data_count[16]~51 )

	.dataa(Y_data_count[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Y_data_count[16]~51 ),
	.combout(\Y_data_count[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Y_data_count[17]~52 .lut_mask = 16'h5A5A;
defparam \Y_data_count[17]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y8_N17
cycloneii_lcell_ff \Y_data_count[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Y_data_count[17]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(Y_data_count[17]));

// Location: LCCOMB_X34_Y8_N22
cycloneii_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (Y_data_count[17] & top_state[4])

	.dataa(vcc),
	.datab(Y_data_count[17]),
	.datac(top_state[4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hC0C0;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N30
cycloneii_lcell_comb \Add8~17 (
// Equation(s):
// \Add8~17_combout  = (data_count[8] & (\Add8~16  $ (GND))) # (!data_count[8] & (!\Add8~16  & VCC))
// \Add8~18  = CARRY((data_count[8] & !\Add8~16 ))

	.dataa(vcc),
	.datab(data_count[8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~16 ),
	.combout(\Add8~17_combout ),
	.cout(\Add8~18 ));
// synopsys translate_off
defparam \Add8~17 .lut_mask = 16'hC30C;
defparam \Add8~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N6
cycloneii_lcell_comb \Selector71~0 (
// Equation(s):
// \Selector71~0_combout  = (\WideOr23~combout  & ((data_count[8]) # ((\Equal0~3_combout  & \Add8~17_combout )))) # (!\WideOr23~combout  & (\Equal0~3_combout  & ((\Add8~17_combout ))))

	.dataa(\WideOr23~combout ),
	.datab(\Equal0~3_combout ),
	.datac(data_count[8]),
	.datad(\Add8~17_combout ),
	.cin(gnd),
	.combout(\Selector71~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector71~0 .lut_mask = 16'hECA0;
defparam \Selector71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y9_N7
cycloneii_lcell_ff \data_count[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector71~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[8]));

// Location: LCCOMB_X38_Y8_N14
cycloneii_lcell_comb \Add8~33 (
// Equation(s):
// \Add8~33_combout  = (data_count[16] & (\Add8~32  $ (GND))) # (!data_count[16] & (!\Add8~32  & VCC))
// \Add8~34  = CARRY((data_count[16] & !\Add8~32 ))

	.dataa(vcc),
	.datab(data_count[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add8~32 ),
	.combout(\Add8~33_combout ),
	.cout(\Add8~34 ));
// synopsys translate_off
defparam \Add8~33 .lut_mask = 16'hC30C;
defparam \Add8~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N28
cycloneii_lcell_comb \Selector63~0 (
// Equation(s):
// \Selector63~0_combout  = (\Equal0~3_combout  & ((\Add8~33_combout ) # ((data_count[16] & \WideOr23~combout )))) # (!\Equal0~3_combout  & (((data_count[16] & \WideOr23~combout ))))

	.dataa(\Equal0~3_combout ),
	.datab(\Add8~33_combout ),
	.datac(data_count[16]),
	.datad(\WideOr23~combout ),
	.cin(gnd),
	.combout(\Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector63~0 .lut_mask = 16'hF888;
defparam \Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y8_N29
cycloneii_lcell_ff \data_count[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector63~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[16]));

// Location: LCCOMB_X38_Y8_N16
cycloneii_lcell_comb \Add8~35 (
// Equation(s):
// \Add8~35_combout  = \Add8~34  $ (data_count[17])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data_count[17]),
	.cin(\Add8~34 ),
	.combout(\Add8~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add8~35 .lut_mask = 16'h0FF0;
defparam \Add8~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y8_N30
cycloneii_lcell_comb \Selector62~0 (
// Equation(s):
// \Selector62~0_combout  = (\Equal0~3_combout  & ((\Add8~35_combout ) # ((\WideOr23~combout  & data_count[17])))) # (!\Equal0~3_combout  & (\WideOr23~combout  & (data_count[17])))

	.dataa(\Equal0~3_combout ),
	.datab(\WideOr23~combout ),
	.datac(data_count[17]),
	.datad(\Add8~35_combout ),
	.cin(gnd),
	.combout(\Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector62~0 .lut_mask = 16'hEAC0;
defparam \Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y8_N31
cycloneii_lcell_ff \data_count[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector62~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data_count[17]));

// Location: LCCOMB_X36_Y7_N16
cycloneii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (data_count[16] & (!\Add1~13 )) # (!data_count[16] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!data_count[16]))

	.dataa(data_count[16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h5A5F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N18
cycloneii_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = data_count[17] $ (!\Add1~15 )

	.dataa(vcc),
	.datab(data_count[17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC3C3;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N22
cycloneii_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\SRAM_address[11]~22_combout  & (((\SRAM_address[11]~23_combout ) # (\Add1~16_combout )))) # (!\SRAM_address[11]~22_combout  & (\Selector0~0_combout  & (!\SRAM_address[11]~23_combout )))

	.dataa(\SRAM_address[11]~22_combout ),
	.datab(\Selector0~0_combout ),
	.datac(\SRAM_address[11]~23_combout ),
	.datad(\Add1~16_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hAEA4;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y8_N12
cycloneii_lcell_comb \Add5~28 (
// Equation(s):
// \Add5~28_combout  = (data_count[15] & ((GND) # (!\Add5~27 ))) # (!data_count[15] & (\Add5~27  $ (GND)))
// \Add5~29  = CARRY((data_count[15]) # (!\Add5~27 ))

	.dataa(vcc),
	.datab(data_count[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add5~27 ),
	.combout(\Add5~28_combout ),
	.cout(\Add5~29 ));
// synopsys translate_off
defparam \Add5~28 .lut_mask = 16'h3CCF;
defparam \Add5~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N20
cycloneii_lcell_comb \Add6~14 (
// Equation(s):
// \Add6~14_combout  = (\Add5~30_combout  & (!\Add6~13 )) # (!\Add5~30_combout  & ((\Add6~13 ) # (GND)))
// \Add6~15  = CARRY((!\Add6~13 ) # (!\Add5~30_combout ))

	.dataa(vcc),
	.datab(\Add5~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add6~13 ),
	.combout(\Add6~14_combout ),
	.cout(\Add6~15 ));
// synopsys translate_off
defparam \Add6~14 .lut_mask = 16'h3C3F;
defparam \Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N22
cycloneii_lcell_comb \Add6~16 (
// Equation(s):
// \Add6~16_combout  = \Add5~32_combout  $ (!\Add6~15 )

	.dataa(\Add5~32_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add6~15 ),
	.combout(\Add6~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add6~16 .lut_mask = 16'hA5A5;
defparam \Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N28
cycloneii_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (\Selector0~1_combout  & ((\Add7~32_combout ) # ((!\SRAM_address[11]~23_combout )))) # (!\Selector0~1_combout  & (((\SRAM_address[11]~23_combout  & \Add6~16_combout ))))

	.dataa(\Add7~32_combout ),
	.datab(\Selector0~1_combout ),
	.datac(\SRAM_address[11]~23_combout ),
	.datad(\Add6~16_combout ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'hBC8C;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N30
cycloneii_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = (top_state[0] & ((top_state[3] & (\Add2~18_combout )) # (!top_state[3] & ((\Selector0~2_combout ))))) # (!top_state[0] & (((\Selector0~2_combout ))))

	.dataa(top_state[0]),
	.datab(top_state[3]),
	.datac(\Add2~18_combout ),
	.datad(\Selector0~2_combout ),
	.cin(gnd),
	.combout(\Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~3 .lut_mask = 16'hF780;
defparam \Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y6_N25
cycloneii_lcell_ff \SRAM_address[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[17]~40_combout ),
	.sdata(\Selector0~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SRAM_address[11]~25_combout ),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[17]));

// Location: LCCOMB_X34_Y8_N28
cycloneii_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (Y_data_count[16] & top_state[4])

	.dataa(Y_data_count[16]),
	.datab(vcc),
	.datac(top_state[4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hA0A0;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N4
cycloneii_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\SRAM_address[11]~22_combout  & (\SRAM_address[11]~23_combout )) # (!\SRAM_address[11]~22_combout  & ((\SRAM_address[11]~23_combout  & (\Add6~14_combout )) # (!\SRAM_address[11]~23_combout  & ((\Selector1~0_combout )))))

	.dataa(\SRAM_address[11]~22_combout ),
	.datab(\SRAM_address[11]~23_combout ),
	.datac(\Add6~14_combout ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hD9C8;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N0
cycloneii_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\SRAM_address[11]~22_combout  & ((\Selector1~1_combout  & ((\Add7~30_combout ))) # (!\Selector1~1_combout  & (\Add1~14_combout )))) # (!\SRAM_address[11]~22_combout  & (((\Selector1~1_combout ))))

	.dataa(\SRAM_address[11]~22_combout ),
	.datab(\Add1~14_combout ),
	.datac(\Selector1~1_combout ),
	.datad(\Add7~30_combout ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hF858;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N2
cycloneii_lcell_comb \Selector1~3 (
// Equation(s):
// \Selector1~3_combout  = (top_state[0] & ((top_state[3] & (\Add2~16_combout )) # (!top_state[3] & ((\Selector1~2_combout ))))) # (!top_state[0] & (((\Selector1~2_combout ))))

	.dataa(top_state[0]),
	.datab(top_state[3]),
	.datac(\Add2~16_combout ),
	.datad(\Selector1~2_combout ),
	.cin(gnd),
	.combout(\Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~3 .lut_mask = 16'hF780;
defparam \Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y6_N23
cycloneii_lcell_ff \SRAM_address[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[16]~38_combout ),
	.sdata(\Selector1~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\SRAM_address[11]~25_combout ),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[16]));

// Location: LCCOMB_X38_Y6_N14
cycloneii_lcell_comb \unit3|Decoder0~0 (
// Equation(s):
// \unit3|Decoder0~0_combout  = (!SRAM_address[17] & SRAM_address[16])

	.dataa(vcc),
	.datab(vcc),
	.datac(SRAM_address[17]),
	.datad(SRAM_address[16]),
	.cin(gnd),
	.combout(\unit3|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~0 .lut_mask = 16'h0F00;
defparam \unit3|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N8
cycloneii_lcell_comb \unit3|Decoder0~1 (
// Equation(s):
// \unit3|Decoder0~1_combout  = (SRAM_address[17] & !SRAM_address[16])

	.dataa(vcc),
	.datab(vcc),
	.datac(SRAM_address[17]),
	.datad(SRAM_address[16]),
	.cin(gnd),
	.combout(\unit3|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~1 .lut_mask = 16'h00F0;
defparam \unit3|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N2
cycloneii_lcell_comb \unit3|Decoder0~2 (
// Equation(s):
// \unit3|Decoder0~2_combout  = (SRAM_address[17]) # (SRAM_address[16])

	.dataa(vcc),
	.datab(vcc),
	.datac(SRAM_address[17]),
	.datad(SRAM_address[16]),
	.cin(gnd),
	.combout(\unit3|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \unit3|Decoder0~2 .lut_mask = 16'hFFF0;
defparam \unit3|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N13
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[2]~2 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [2]));

// Location: LCFF_X4_Y12_N31
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[3]~3 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [3]));

// Location: LCFF_X4_Y12_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[0]~0 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [0]));

// Location: LCFF_X4_Y12_N19
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[1]~1 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [1]));

// Location: LCCOMB_X4_Y12_N0
cycloneii_lcell_comb \unit4|WideOr6~0 (
// Equation(s):
// \unit4|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [2] & (!\SRAM_unit|SRAM_read_data [1] & (\SRAM_unit|SRAM_read_data [3] $ (!\SRAM_unit|SRAM_read_data [0])))) # (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [0] & 
// (\SRAM_unit|SRAM_read_data [3] $ (!\SRAM_unit|SRAM_read_data [1]))))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [3]),
	.datac(\SRAM_unit|SRAM_read_data [0]),
	.datad(\SRAM_unit|SRAM_read_data [1]),
	.cin(gnd),
	.combout(\unit4|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr6~0 .lut_mask = 16'h4092;
defparam \unit4|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N26
cycloneii_lcell_comb \unit4|WideOr5~0 (
// Equation(s):
// \unit4|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [3] & ((\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [1]))) # (!\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [2])))) # (!\SRAM_unit|SRAM_read_data [3] & 
// (\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [0] $ (\SRAM_unit|SRAM_read_data [1]))))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [3]),
	.datac(\SRAM_unit|SRAM_read_data [0]),
	.datad(\SRAM_unit|SRAM_read_data [1]),
	.cin(gnd),
	.combout(\unit4|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr5~0 .lut_mask = 16'hCA28;
defparam \unit4|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N4
cycloneii_lcell_comb \unit4|WideOr4~0 (
// Equation(s):
// \unit4|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [3] & ((\SRAM_unit|SRAM_read_data [1]) # (!\SRAM_unit|SRAM_read_data [0])))) # (!\SRAM_unit|SRAM_read_data [2] & (!\SRAM_unit|SRAM_read_data [3] & 
// (!\SRAM_unit|SRAM_read_data [0] & \SRAM_unit|SRAM_read_data [1])))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [3]),
	.datac(\SRAM_unit|SRAM_read_data [0]),
	.datad(\SRAM_unit|SRAM_read_data [1]),
	.cin(gnd),
	.combout(\unit4|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr4~0 .lut_mask = 16'h8908;
defparam \unit4|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N24
cycloneii_lcell_comb \unit4|WideOr3~0 (
// Equation(s):
// \unit4|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [2] $ (((!\SRAM_unit|SRAM_read_data [1]))))) # (!\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [2] & (!\SRAM_unit|SRAM_read_data [3] & 
// !\SRAM_unit|SRAM_read_data [1])) # (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [3] & \SRAM_unit|SRAM_read_data [1]))))

	.dataa(\SRAM_unit|SRAM_read_data [2]),
	.datab(\SRAM_unit|SRAM_read_data [3]),
	.datac(\SRAM_unit|SRAM_read_data [0]),
	.datad(\SRAM_unit|SRAM_read_data [1]),
	.cin(gnd),
	.combout(\unit4|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr3~0 .lut_mask = 16'hA452;
defparam \unit4|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N18
cycloneii_lcell_comb \unit4|WideOr2~0 (
// Equation(s):
// \unit4|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [1] & (\SRAM_unit|SRAM_read_data [0] & (!\SRAM_unit|SRAM_read_data [3]))) # (!\SRAM_unit|SRAM_read_data [1] & ((\SRAM_unit|SRAM_read_data [2] & ((!\SRAM_unit|SRAM_read_data [3]))) # 
// (!\SRAM_unit|SRAM_read_data [2] & (\SRAM_unit|SRAM_read_data [0]))))

	.dataa(\SRAM_unit|SRAM_read_data [0]),
	.datab(\SRAM_unit|SRAM_read_data [3]),
	.datac(\SRAM_unit|SRAM_read_data [1]),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\unit4|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr2~0 .lut_mask = 16'h232A;
defparam \unit4|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N12
cycloneii_lcell_comb \unit4|WideOr1~0 (
// Equation(s):
// \unit4|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [0] & (\SRAM_unit|SRAM_read_data [3] $ (((\SRAM_unit|SRAM_read_data [1]) # (!\SRAM_unit|SRAM_read_data [2]))))) # (!\SRAM_unit|SRAM_read_data [0] & (!\SRAM_unit|SRAM_read_data [3] & 
// (!\SRAM_unit|SRAM_read_data [2] & \SRAM_unit|SRAM_read_data [1])))

	.dataa(\SRAM_unit|SRAM_read_data [0]),
	.datab(\SRAM_unit|SRAM_read_data [3]),
	.datac(\SRAM_unit|SRAM_read_data [2]),
	.datad(\SRAM_unit|SRAM_read_data [1]),
	.cin(gnd),
	.combout(\unit4|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr1~0 .lut_mask = 16'h2382;
defparam \unit4|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N30
cycloneii_lcell_comb \unit4|WideOr0~0 (
// Equation(s):
// \unit4|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [3]) # (\SRAM_unit|SRAM_read_data [1] $ (\SRAM_unit|SRAM_read_data [2])))) # (!\SRAM_unit|SRAM_read_data [0] & ((\SRAM_unit|SRAM_read_data [1]) # 
// (\SRAM_unit|SRAM_read_data [3] $ (\SRAM_unit|SRAM_read_data [2]))))

	.dataa(\SRAM_unit|SRAM_read_data [0]),
	.datab(\SRAM_unit|SRAM_read_data [1]),
	.datac(\SRAM_unit|SRAM_read_data [3]),
	.datad(\SRAM_unit|SRAM_read_data [2]),
	.cin(gnd),
	.combout(\unit4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit4|WideOr0~0 .lut_mask = 16'hE7FC;
defparam \unit4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[6]~6 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [6]));

// Location: LCFF_X4_Y12_N15
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[4]~4 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [4]));

// Location: LCFF_X4_Y12_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[5]~5 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [5]));

// Location: LCFF_X4_Y12_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[7]~7 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [7]));

// Location: LCCOMB_X4_Y12_N6
cycloneii_lcell_comb \unit5|WideOr6~0 (
// Equation(s):
// \unit5|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [6] & (!\SRAM_unit|SRAM_read_data [5] & (\SRAM_unit|SRAM_read_data [4] $ (!\SRAM_unit|SRAM_read_data [7])))) # (!\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [4] & 
// (\SRAM_unit|SRAM_read_data [5] $ (!\SRAM_unit|SRAM_read_data [7]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [5]),
	.datad(\SRAM_unit|SRAM_read_data [7]),
	.cin(gnd),
	.combout(\unit5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr6~0 .lut_mask = 16'h4806;
defparam \unit5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N16
cycloneii_lcell_comb \unit5|WideOr5~0 (
// Equation(s):
// \unit5|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [5] & ((\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [7]))) # (!\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [6])))) # (!\SRAM_unit|SRAM_read_data [5] & 
// (\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [4] $ (\SRAM_unit|SRAM_read_data [7]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [5]),
	.datad(\SRAM_unit|SRAM_read_data [7]),
	.cin(gnd),
	.combout(\unit5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr5~0 .lut_mask = 16'hE228;
defparam \unit5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N28
cycloneii_lcell_comb \unit5|WideOr4~0 (
// Equation(s):
// \unit5|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [7] & (\SRAM_unit|SRAM_read_data [6] & ((\SRAM_unit|SRAM_read_data [5]) # (!\SRAM_unit|SRAM_read_data [4])))) # (!\SRAM_unit|SRAM_read_data [7] & (\SRAM_unit|SRAM_read_data [5] & 
// (!\SRAM_unit|SRAM_read_data [4] & !\SRAM_unit|SRAM_read_data [6])))

	.dataa(\SRAM_unit|SRAM_read_data [5]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [7]),
	.datad(\SRAM_unit|SRAM_read_data [6]),
	.cin(gnd),
	.combout(\unit5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr4~0 .lut_mask = 16'hB002;
defparam \unit5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N2
cycloneii_lcell_comb \unit5|WideOr3~0 (
// Equation(s):
// \unit5|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [6] $ ((!\SRAM_unit|SRAM_read_data [5])))) # (!\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [6] & (!\SRAM_unit|SRAM_read_data [5] & 
// !\SRAM_unit|SRAM_read_data [7])) # (!\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [5] & \SRAM_unit|SRAM_read_data [7]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [5]),
	.datad(\SRAM_unit|SRAM_read_data [7]),
	.cin(gnd),
	.combout(\unit5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr3~0 .lut_mask = 16'h9486;
defparam \unit5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N14
cycloneii_lcell_comb \unit5|WideOr2~0 (
// Equation(s):
// \unit5|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [5] & (((\SRAM_unit|SRAM_read_data [4] & !\SRAM_unit|SRAM_read_data [7])))) # (!\SRAM_unit|SRAM_read_data [5] & ((\SRAM_unit|SRAM_read_data [6] & ((!\SRAM_unit|SRAM_read_data [7]))) # 
// (!\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [4]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [5]),
	.datac(\SRAM_unit|SRAM_read_data [4]),
	.datad(\SRAM_unit|SRAM_read_data [7]),
	.cin(gnd),
	.combout(\unit5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr2~0 .lut_mask = 16'h10F2;
defparam \unit5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N8
cycloneii_lcell_comb \unit5|WideOr1~0 (
// Equation(s):
// \unit5|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [6] & (\SRAM_unit|SRAM_read_data [4] & (\SRAM_unit|SRAM_read_data [5] $ (\SRAM_unit|SRAM_read_data [7])))) # (!\SRAM_unit|SRAM_read_data [6] & (!\SRAM_unit|SRAM_read_data [7] & 
// ((\SRAM_unit|SRAM_read_data [4]) # (\SRAM_unit|SRAM_read_data [5]))))

	.dataa(\SRAM_unit|SRAM_read_data [6]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [5]),
	.datad(\SRAM_unit|SRAM_read_data [7]),
	.cin(gnd),
	.combout(\unit5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr1~0 .lut_mask = 16'h08D4;
defparam \unit5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N10
cycloneii_lcell_comb \unit5|WideOr0~0 (
// Equation(s):
// \unit5|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [7]) # (\SRAM_unit|SRAM_read_data [5] $ (\SRAM_unit|SRAM_read_data [6])))) # (!\SRAM_unit|SRAM_read_data [4] & ((\SRAM_unit|SRAM_read_data [5]) # 
// (\SRAM_unit|SRAM_read_data [6] $ (\SRAM_unit|SRAM_read_data [7]))))

	.dataa(\SRAM_unit|SRAM_read_data [5]),
	.datab(\SRAM_unit|SRAM_read_data [4]),
	.datac(\SRAM_unit|SRAM_read_data [6]),
	.datad(\SRAM_unit|SRAM_read_data [7]),
	.cin(gnd),
	.combout(\unit5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit5|WideOr0~0 .lut_mask = 16'hEF7A;
defparam \unit5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[9]~9 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [9]));

// Location: LCFF_X4_Y12_N21
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[8]~8 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [8]));

// Location: LCFF_X8_Y8_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[11]~11 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [11]));

// Location: LCFF_X8_Y8_N3
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[10]~10 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [10]));

// Location: LCCOMB_X8_Y8_N28
cycloneii_lcell_comb \unit6|WideOr6~0 (
// Equation(s):
// \unit6|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [11] & (\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [9] $ (\SRAM_unit|SRAM_read_data [10])))) # (!\SRAM_unit|SRAM_read_data [11] & (!\SRAM_unit|SRAM_read_data [9] & 
// (\SRAM_unit|SRAM_read_data [8] $ (\SRAM_unit|SRAM_read_data [10]))))

	.dataa(\SRAM_unit|SRAM_read_data [9]),
	.datab(\SRAM_unit|SRAM_read_data [8]),
	.datac(\SRAM_unit|SRAM_read_data [11]),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\unit6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr6~0 .lut_mask = 16'h4184;
defparam \unit6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N30
cycloneii_lcell_comb \unit6|WideOr5~0 (
// Equation(s):
// \unit6|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [11] & ((\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [9])) # (!\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [10]))))) # (!\SRAM_unit|SRAM_read_data [11] & 
// (\SRAM_unit|SRAM_read_data [10] & (\SRAM_unit|SRAM_read_data [8] $ (\SRAM_unit|SRAM_read_data [9]))))

	.dataa(\SRAM_unit|SRAM_read_data [8]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\unit6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr5~0 .lut_mask = 16'hD680;
defparam \unit6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N0
cycloneii_lcell_comb \unit6|WideOr4~0 (
// Equation(s):
// \unit6|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [11] & (\SRAM_unit|SRAM_read_data [10] & ((\SRAM_unit|SRAM_read_data [9]) # (!\SRAM_unit|SRAM_read_data [8])))) # (!\SRAM_unit|SRAM_read_data [11] & (!\SRAM_unit|SRAM_read_data [8] & 
// (\SRAM_unit|SRAM_read_data [9] & !\SRAM_unit|SRAM_read_data [10])))

	.dataa(\SRAM_unit|SRAM_read_data [8]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\unit6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr4~0 .lut_mask = 16'hC410;
defparam \unit6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N2
cycloneii_lcell_comb \unit6|WideOr3~0 (
// Equation(s):
// \unit6|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [9] $ ((!\SRAM_unit|SRAM_read_data [10])))) # (!\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [9] & (!\SRAM_unit|SRAM_read_data [10] & 
// \SRAM_unit|SRAM_read_data [11])) # (!\SRAM_unit|SRAM_read_data [9] & (\SRAM_unit|SRAM_read_data [10] & !\SRAM_unit|SRAM_read_data [11]))))

	.dataa(\SRAM_unit|SRAM_read_data [9]),
	.datab(\SRAM_unit|SRAM_read_data [8]),
	.datac(\SRAM_unit|SRAM_read_data [10]),
	.datad(\SRAM_unit|SRAM_read_data [11]),
	.cin(gnd),
	.combout(\unit6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr3~0 .lut_mask = 16'h8694;
defparam \unit6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneii_lcell_comb \unit6|WideOr2~0 (
// Equation(s):
// \unit6|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [9] & (\SRAM_unit|SRAM_read_data [8] & (!\SRAM_unit|SRAM_read_data [11]))) # (!\SRAM_unit|SRAM_read_data [9] & ((\SRAM_unit|SRAM_read_data [10] & ((!\SRAM_unit|SRAM_read_data [11]))) # 
// (!\SRAM_unit|SRAM_read_data [10] & (\SRAM_unit|SRAM_read_data [8]))))

	.dataa(\SRAM_unit|SRAM_read_data [8]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\unit6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr2~0 .lut_mask = 16'h232A;
defparam \unit6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N20
cycloneii_lcell_comb \unit6|WideOr1~0 (
// Equation(s):
// \unit6|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [10] & (\SRAM_unit|SRAM_read_data [8] & (\SRAM_unit|SRAM_read_data [11] $ (\SRAM_unit|SRAM_read_data [9])))) # (!\SRAM_unit|SRAM_read_data [10] & (!\SRAM_unit|SRAM_read_data [11] & 
// ((\SRAM_unit|SRAM_read_data [8]) # (\SRAM_unit|SRAM_read_data [9]))))

	.dataa(\SRAM_unit|SRAM_read_data [10]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [8]),
	.datad(\SRAM_unit|SRAM_read_data [9]),
	.cin(gnd),
	.combout(\unit6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr1~0 .lut_mask = 16'h3190;
defparam \unit6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N16
cycloneii_lcell_comb \unit6|WideOr0~0 (
// Equation(s):
// \unit6|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [11]) # (\SRAM_unit|SRAM_read_data [9] $ (\SRAM_unit|SRAM_read_data [10])))) # (!\SRAM_unit|SRAM_read_data [8] & ((\SRAM_unit|SRAM_read_data [9]) # 
// (\SRAM_unit|SRAM_read_data [11] $ (\SRAM_unit|SRAM_read_data [10]))))

	.dataa(\SRAM_unit|SRAM_read_data [8]),
	.datab(\SRAM_unit|SRAM_read_data [11]),
	.datac(\SRAM_unit|SRAM_read_data [9]),
	.datad(\SRAM_unit|SRAM_read_data [10]),
	.cin(gnd),
	.combout(\unit6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit6|WideOr0~0 .lut_mask = 16'hDBFC;
defparam \unit6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N15
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[13]~13 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [13]));

// Location: LCFF_X8_Y8_N9
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[14]~14 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [14]));

// Location: LCFF_X8_Y8_N21
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[12]~12 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [12]));

// Location: LCFF_X8_Y8_N27
cycloneii_lcell_ff \SRAM_unit|SRAM_read_data[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\SRAM_DATA_IO[15]~15 ),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_read_data [15]));

// Location: LCCOMB_X8_Y8_N20
cycloneii_lcell_comb \unit7|WideOr6~0 (
// Equation(s):
// \unit7|WideOr6~0_combout  = (\SRAM_unit|SRAM_read_data [14] & (!\SRAM_unit|SRAM_read_data [13] & (\SRAM_unit|SRAM_read_data [12] $ (!\SRAM_unit|SRAM_read_data [15])))) # (!\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [12] & 
// (\SRAM_unit|SRAM_read_data [13] $ (!\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [13]),
	.datab(\SRAM_unit|SRAM_read_data [14]),
	.datac(\SRAM_unit|SRAM_read_data [12]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr6~0 .lut_mask = 16'h6014;
defparam \unit7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N14
cycloneii_lcell_comb \unit7|WideOr5~0 (
// Equation(s):
// \unit7|WideOr5~0_combout  = (\SRAM_unit|SRAM_read_data [13] & ((\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [15]))) # (!\SRAM_unit|SRAM_read_data [12] & (\SRAM_unit|SRAM_read_data [14])))) # (!\SRAM_unit|SRAM_read_data [13] & 
// (\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [12] $ (\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\SRAM_unit|SRAM_read_data [14]),
	.datac(\SRAM_unit|SRAM_read_data [13]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr5~0 .lut_mask = 16'hE448;
defparam \unit7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N8
cycloneii_lcell_comb \unit7|WideOr4~0 (
// Equation(s):
// \unit7|WideOr4~0_combout  = (\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [15] & ((\SRAM_unit|SRAM_read_data [13]) # (!\SRAM_unit|SRAM_read_data [12])))) # (!\SRAM_unit|SRAM_read_data [14] & (!\SRAM_unit|SRAM_read_data [12] & 
// (\SRAM_unit|SRAM_read_data [13] & !\SRAM_unit|SRAM_read_data [15])))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr4~0 .lut_mask = 16'hD004;
defparam \unit7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N26
cycloneii_lcell_comb \unit7|WideOr3~0 (
// Equation(s):
// \unit7|WideOr3~0_combout  = (\SRAM_unit|SRAM_read_data [12] & (\SRAM_unit|SRAM_read_data [14] $ (((!\SRAM_unit|SRAM_read_data [13]))))) # (!\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [14] & (!\SRAM_unit|SRAM_read_data [15] & 
// !\SRAM_unit|SRAM_read_data [13])) # (!\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [15] & \SRAM_unit|SRAM_read_data [13]))))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\SRAM_unit|SRAM_read_data [14]),
	.datac(\SRAM_unit|SRAM_read_data [15]),
	.datad(\SRAM_unit|SRAM_read_data [13]),
	.cin(gnd),
	.combout(\unit7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr3~0 .lut_mask = 16'h9826;
defparam \unit7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N12
cycloneii_lcell_comb \unit7|WideOr2~0 (
// Equation(s):
// \unit7|WideOr2~0_combout  = (\SRAM_unit|SRAM_read_data [13] & (\SRAM_unit|SRAM_read_data [12] & ((!\SRAM_unit|SRAM_read_data [15])))) # (!\SRAM_unit|SRAM_read_data [13] & ((\SRAM_unit|SRAM_read_data [14] & ((!\SRAM_unit|SRAM_read_data [15]))) # 
// (!\SRAM_unit|SRAM_read_data [14] & (\SRAM_unit|SRAM_read_data [12]))))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr2~0 .lut_mask = 16'h02BA;
defparam \unit7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N6
cycloneii_lcell_comb \unit7|WideOr1~0 (
// Equation(s):
// \unit7|WideOr1~0_combout  = (\SRAM_unit|SRAM_read_data [12] & (\SRAM_unit|SRAM_read_data [15] $ (((\SRAM_unit|SRAM_read_data [13]) # (!\SRAM_unit|SRAM_read_data [14]))))) # (!\SRAM_unit|SRAM_read_data [12] & (\SRAM_unit|SRAM_read_data [13] & 
// (!\SRAM_unit|SRAM_read_data [14] & !\SRAM_unit|SRAM_read_data [15])))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr1~0 .lut_mask = 16'h208E;
defparam \unit7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N24
cycloneii_lcell_comb \unit7|WideOr0~0 (
// Equation(s):
// \unit7|WideOr0~0_combout  = (\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [15]) # (\SRAM_unit|SRAM_read_data [13] $ (\SRAM_unit|SRAM_read_data [14])))) # (!\SRAM_unit|SRAM_read_data [12] & ((\SRAM_unit|SRAM_read_data [13]) # 
// (\SRAM_unit|SRAM_read_data [14] $ (\SRAM_unit|SRAM_read_data [15]))))

	.dataa(\SRAM_unit|SRAM_read_data [12]),
	.datab(\SRAM_unit|SRAM_read_data [13]),
	.datac(\SRAM_unit|SRAM_read_data [14]),
	.datad(\SRAM_unit|SRAM_read_data [15]),
	.cin(gnd),
	.combout(\unit7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \unit7|WideOr0~0 .lut_mask = 16'hEF7C;
defparam \unit7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y8_N0
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[0]~4 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[0]~4_combout  = (\UART_unit|UART_RX|RX_data_in~regout  & (\UART_unit|UART_RX|Frame_error [0] & VCC)) # (!\UART_unit|UART_RX|RX_data_in~regout  & (\UART_unit|UART_RX|Frame_error [0] $ (VCC)))
// \UART_unit|UART_RX|Frame_error[0]~5  = CARRY((!\UART_unit|UART_RX|RX_data_in~regout  & \UART_unit|UART_RX|Frame_error [0]))

	.dataa(\UART_unit|UART_RX|RX_data_in~regout ),
	.datab(\UART_unit|UART_RX|Frame_error [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[0]~4_combout ),
	.cout(\UART_unit|UART_RX|Frame_error[0]~5 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[0]~4 .lut_mask = 16'h9944;
defparam \UART_unit|UART_RX|Frame_error[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \resetn~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\resetn~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~clkctrl_outclk ));
// synopsys translate_off
defparam \resetn~clkctrl .clock_type = "global clock";
defparam \resetn~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N6
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[0]~10 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[0]~10_combout  = \UART_unit|UART_RX|clock_count [0] $ (VCC)
// \UART_unit|UART_RX|clock_count[0]~11  = CARRY(\UART_unit|UART_RX|clock_count [0])

	.dataa(\UART_unit|UART_RX|clock_count [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[0]~10_combout ),
	.cout(\UART_unit|UART_RX|clock_count[0]~11 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[0]~10 .lut_mask = 16'h55AA;
defparam \UART_unit|UART_RX|clock_count[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N8
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[1]~15 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[1]~15_combout  = (\UART_unit|UART_RX|clock_count [1] & (!\UART_unit|UART_RX|clock_count[0]~11 )) # (!\UART_unit|UART_RX|clock_count [1] & ((\UART_unit|UART_RX|clock_count[0]~11 ) # (GND)))
// \UART_unit|UART_RX|clock_count[1]~16  = CARRY((!\UART_unit|UART_RX|clock_count[0]~11 ) # (!\UART_unit|UART_RX|clock_count [1]))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[0]~11 ),
	.combout(\UART_unit|UART_RX|clock_count[1]~15_combout ),
	.cout(\UART_unit|UART_RX|clock_count[1]~16 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[1]~15 .lut_mask = 16'h3C3F;
defparam \UART_unit|UART_RX|clock_count[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N4
cycloneii_lcell_comb \UART_unit|UART_RX|Selector14~1 (
// Equation(s):
// \UART_unit|UART_RX|Selector14~1_combout  = (\UART_unit|UART_RX|Selector14~0_combout  & ((\UART_unit|UART_RX|data_count [2]) # ((\UART_unit|UART_RX|data_count [0] & \UART_unit|UART_RX|data_count [1]))))

	.dataa(\UART_unit|UART_RX|data_count [0]),
	.datab(\UART_unit|UART_RX|data_count [1]),
	.datac(\UART_unit|UART_RX|data_count [2]),
	.datad(\UART_unit|UART_RX|Selector14~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector14~1 .lut_mask = 16'hF800;
defparam \UART_unit|UART_RX|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y12_N5
cycloneii_lcell_ff \UART_unit|UART_RX|data_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector14~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_count [2]));

// Location: LCCOMB_X50_Y12_N2
cycloneii_lcell_comb \UART_unit|UART_RX|Selector15~2 (
// Equation(s):
// \UART_unit|UART_RX|Selector15~2_combout  = (\UART_unit|UART_RX|Selector14~0_combout  & ((\UART_unit|UART_RX|data_count [0] & ((\UART_unit|UART_RX|data_count [2]) # (!\UART_unit|UART_RX|data_count [1]))) # (!\UART_unit|UART_RX|data_count [0] & 
// ((\UART_unit|UART_RX|data_count [1])))))

	.dataa(\UART_unit|UART_RX|data_count [0]),
	.datab(\UART_unit|UART_RX|data_count [2]),
	.datac(\UART_unit|UART_RX|data_count [1]),
	.datad(\UART_unit|UART_RX|Selector14~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector15~2 .lut_mask = 16'hDA00;
defparam \UART_unit|UART_RX|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y12_N3
cycloneii_lcell_ff \UART_unit|UART_RX|data_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector15~2_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_count [1]));

// Location: LCCOMB_X51_Y12_N6
cycloneii_lcell_comb \UART_unit|UART_RX|Selector16~4 (
// Equation(s):
// \UART_unit|UART_RX|Selector16~4_combout  = (\UART_unit|UART_RX|RXC_state~9_regout  & (!\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|Equal1~0_combout  $ (!\UART_unit|UART_RX|data_count [0]))))

	.dataa(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datab(\UART_unit|UART_RX|Equal1~0_combout ),
	.datac(\UART_unit|UART_RX|data_count [0]),
	.datad(\UART_unit|UART_RX|RXC_state~8_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector16~4 .lut_mask = 16'h0082;
defparam \UART_unit|UART_RX|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y12_N7
cycloneii_lcell_ff \UART_unit|UART_RX|data_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Selector16~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|data_count [0]));

// Location: LCCOMB_X50_Y12_N28
cycloneii_lcell_comb \UART_unit|UART_RX|Equal1~0 (
// Equation(s):
// \UART_unit|UART_RX|Equal1~0_combout  = (\UART_unit|UART_RX|data_count [1] & (\UART_unit|UART_RX|data_count [2] & \UART_unit|UART_RX|data_count [0]))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|data_count [1]),
	.datac(\UART_unit|UART_RX|data_count [2]),
	.datad(\UART_unit|UART_RX|data_count [0]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal1~0 .lut_mask = 16'hC000;
defparam \UART_unit|UART_RX|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y12_N8
cycloneii_lcell_comb \UART_unit|UART_RX|Selector0~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector0~0_combout  = (\UART_unit|UART_RX|RXC_state~9_regout  & (\UART_unit|UART_RX|Equal2~2_combout  & (\UART_unit|UART_RX|Equal1~0_combout  & !\UART_unit|UART_RX|RXC_state~8_regout )))

	.dataa(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datab(\UART_unit|UART_RX|Equal2~2_combout ),
	.datac(\UART_unit|UART_RX|Equal1~0_combout ),
	.datad(\UART_unit|UART_RX|RXC_state~8_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector0~0 .lut_mask = 16'h0080;
defparam \UART_unit|UART_RX|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y12_N14
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[1]~12 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[1]~12_combout  = (\UART_unit|UART_RX|RXC_state~8_regout  & !\UART_unit|UART_RX|RXC_state~9_regout )

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|RXC_state~9_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[1]~12 .lut_mask = 16'h00CC;
defparam \UART_unit|UART_RX|clock_count[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \UART_RX_I~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\UART_RX_I~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_RX_I));
// synopsys translate_off
defparam \UART_RX_I~I .input_async_reset = "none";
defparam \UART_RX_I~I .input_power_up = "low";
defparam \UART_RX_I~I .input_register_mode = "none";
defparam \UART_RX_I~I .input_sync_reset = "none";
defparam \UART_RX_I~I .oe_async_reset = "none";
defparam \UART_RX_I~I .oe_power_up = "low";
defparam \UART_RX_I~I .oe_register_mode = "none";
defparam \UART_RX_I~I .oe_sync_reset = "none";
defparam \UART_RX_I~I .operation_mode = "input";
defparam \UART_RX_I~I .output_async_reset = "none";
defparam \UART_RX_I~I .output_power_up = "low";
defparam \UART_RX_I~I .output_register_mode = "none";
defparam \UART_RX_I~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X51_Y12_N17
cycloneii_lcell_ff \UART_unit|UART_RX|RX_data_in (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\UART_RX_I~combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RX_data_in~regout ));

// Location: LCCOMB_X51_Y12_N2
cycloneii_lcell_comb \UART_unit|UART_RX|Selector0~1 (
// Equation(s):
// \UART_unit|UART_RX|Selector0~1_combout  = (\UART_unit|UART_RX|Selector0~0_combout ) # ((\UART_unit|UART_RX|clock_count[1]~12_combout  & ((\UART_unit|UART_RX|always0~2_combout ) # (\UART_unit|UART_RX|RX_data_in~regout ))))

	.dataa(\UART_unit|UART_RX|always0~2_combout ),
	.datab(\UART_unit|UART_RX|Selector0~0_combout ),
	.datac(\UART_unit|UART_RX|clock_count[1]~12_combout ),
	.datad(\UART_unit|UART_RX|RX_data_in~regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector0~1 .lut_mask = 16'hFCEC;
defparam \UART_unit|UART_RX|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y12_N0
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state~10 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~10_combout  = (!\UART_unit|UART_RX|Frame_error[2]~6_combout  & ((\UART_unit|UART_RX|Selector0~1_combout  & (\UART_unit|UART_RX|Selector0~0_combout )) # (!\UART_unit|UART_RX|Selector0~1_combout  & 
// ((\UART_unit|UART_RX|RXC_state~8_regout )))))

	.dataa(\UART_unit|UART_RX|Frame_error[2]~6_combout ),
	.datab(\UART_unit|UART_RX|Selector0~0_combout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|Selector0~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~10 .lut_mask = 16'h4450;
defparam \UART_unit|UART_RX|RXC_state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y12_N1
cycloneii_lcell_ff \UART_unit|UART_RX|RXC_state~8 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|RXC_state~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RXC_state~8_regout ));

// Location: LCCOMB_X51_Y12_N28
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state~11 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~11_combout  = (\UART_unit|UART_RX|data_count [1] & (!\UART_unit|UART_RX|RXC_state~8_regout  & (\UART_unit|UART_RX|data_count [2] & \UART_unit|UART_RX|data_count [0])))

	.dataa(\UART_unit|UART_RX|data_count [1]),
	.datab(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datac(\UART_unit|UART_RX|data_count [2]),
	.datad(\UART_unit|UART_RX|data_count [0]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~11 .lut_mask = 16'h2000;
defparam \UART_unit|UART_RX|RXC_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N22
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[8]~29 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[8]~29_combout  = (\UART_unit|UART_RX|clock_count [8] & (\UART_unit|UART_RX|clock_count[7]~28  $ (GND))) # (!\UART_unit|UART_RX|clock_count [8] & (!\UART_unit|UART_RX|clock_count[7]~28  & VCC))
// \UART_unit|UART_RX|clock_count[8]~30  = CARRY((\UART_unit|UART_RX|clock_count [8] & !\UART_unit|UART_RX|clock_count[7]~28 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[7]~28 ),
	.combout(\UART_unit|UART_RX|clock_count[8]~29_combout ),
	.cout(\UART_unit|UART_RX|clock_count[8]~30 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[8]~29 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N24
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[9]~31 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[9]~31_combout  = \UART_unit|UART_RX|clock_count [9] $ (\UART_unit|UART_RX|clock_count[8]~30 )

	.dataa(\UART_unit|UART_RX|clock_count [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[8]~30 ),
	.combout(\UART_unit|UART_RX|clock_count[9]~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[9]~31 .lut_mask = 16'h5A5A;
defparam \UART_unit|UART_RX|clock_count[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y12_N4
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[1]~14 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[1]~14_combout  = (\UART_unit|UART_RX|RXC_state~9_regout  & (((!\UART_unit|UART_RX|Equal2~2_combout ) # (!\UART_unit|UART_RX|RXC_state~8_regout )))) # (!\UART_unit|UART_RX|RXC_state~9_regout  & 
// (!\UART_unit|UART_RX|RX_data_in~regout  & (\UART_unit|UART_RX|RXC_state~8_regout )))

	.dataa(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datab(\UART_unit|UART_RX|RX_data_in~regout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(\UART_unit|UART_RX|Equal2~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[1]~14 .lut_mask = 16'h1ABA;
defparam \UART_unit|UART_RX|clock_count[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y12_N25
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[9]~31_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [9]));

// Location: LCCOMB_X50_Y12_N0
cycloneii_lcell_comb \UART_unit|UART_RX|always0~1 (
// Equation(s):
// \UART_unit|UART_RX|always0~1_combout  = (!\UART_unit|UART_RX|clock_count [8] & \UART_unit|UART_RX|clock_count [6])

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [8]),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|clock_count [6]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~1 .lut_mask = 16'h3300;
defparam \UART_unit|UART_RX|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y12_N7
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[0]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [0]));

// Location: LCCOMB_X50_Y12_N20
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[7]~27 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[7]~27_combout  = (\UART_unit|UART_RX|clock_count [7] & (!\UART_unit|UART_RX|clock_count[6]~26 )) # (!\UART_unit|UART_RX|clock_count [7] & ((\UART_unit|UART_RX|clock_count[6]~26 ) # (GND)))
// \UART_unit|UART_RX|clock_count[7]~28  = CARRY((!\UART_unit|UART_RX|clock_count[6]~26 ) # (!\UART_unit|UART_RX|clock_count [7]))

	.dataa(\UART_unit|UART_RX|clock_count [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[6]~26 ),
	.combout(\UART_unit|UART_RX|clock_count[7]~27_combout ),
	.cout(\UART_unit|UART_RX|clock_count[7]~28 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[7]~27 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|clock_count[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y12_N21
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[7]~27_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [7]));

// Location: LCCOMB_X50_Y12_N12
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[3]~19 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[3]~19_combout  = (\UART_unit|UART_RX|clock_count [3] & (!\UART_unit|UART_RX|clock_count[2]~18 )) # (!\UART_unit|UART_RX|clock_count [3] & ((\UART_unit|UART_RX|clock_count[2]~18 ) # (GND)))
// \UART_unit|UART_RX|clock_count[3]~20  = CARRY((!\UART_unit|UART_RX|clock_count[2]~18 ) # (!\UART_unit|UART_RX|clock_count [3]))

	.dataa(\UART_unit|UART_RX|clock_count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[2]~18 ),
	.combout(\UART_unit|UART_RX|clock_count[3]~19_combout ),
	.cout(\UART_unit|UART_RX|clock_count[3]~20 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[3]~19 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|clock_count[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y12_N13
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[3]~19_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [3]));

// Location: LCCOMB_X51_Y12_N18
cycloneii_lcell_comb \UART_unit|UART_RX|Equal2~0 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~0_combout  = (\UART_unit|UART_RX|clock_count [4] & (\UART_unit|UART_RX|clock_count [0] & (\UART_unit|UART_RX|clock_count [7] & !\UART_unit|UART_RX|clock_count [3])))

	.dataa(\UART_unit|UART_RX|clock_count [4]),
	.datab(\UART_unit|UART_RX|clock_count [0]),
	.datac(\UART_unit|UART_RX|clock_count [7]),
	.datad(\UART_unit|UART_RX|clock_count [3]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~0 .lut_mask = 16'h0080;
defparam \UART_unit|UART_RX|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y12_N24
cycloneii_lcell_comb \UART_unit|UART_RX|always0~2 (
// Equation(s):
// \UART_unit|UART_RX|always0~2_combout  = (\UART_unit|UART_RX|always0~0_combout  & (!\UART_unit|UART_RX|clock_count [9] & (\UART_unit|UART_RX|always0~1_combout  & \UART_unit|UART_RX|Equal2~0_combout )))

	.dataa(\UART_unit|UART_RX|always0~0_combout ),
	.datab(\UART_unit|UART_RX|clock_count [9]),
	.datac(\UART_unit|UART_RX|always0~1_combout ),
	.datad(\UART_unit|UART_RX|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|always0~2 .lut_mask = 16'h2000;
defparam \UART_unit|UART_RX|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y12_N30
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state~12 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~12_combout  = (\UART_unit|UART_RX|always0~2_combout ) # ((\UART_unit|UART_RX|RXC_state~9_regout  & (\UART_unit|UART_RX|RXC_state~11_combout  & \UART_unit|UART_RX|Equal2~2_combout )))

	.dataa(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datab(\UART_unit|UART_RX|RXC_state~11_combout ),
	.datac(\UART_unit|UART_RX|always0~2_combout ),
	.datad(\UART_unit|UART_RX|Equal2~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~12 .lut_mask = 16'hF8F0;
defparam \UART_unit|UART_RX|RXC_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y12_N10
cycloneii_lcell_comb \UART_unit|UART_RX|RXC_state~13 (
// Equation(s):
// \UART_unit|UART_RX|RXC_state~13_combout  = (!\UART_unit|UART_RX|Frame_error[2]~6_combout  & ((\UART_unit|UART_RX|Selector0~1_combout  & (\UART_unit|UART_RX|RXC_state~12_combout )) # (!\UART_unit|UART_RX|Selector0~1_combout  & 
// ((\UART_unit|UART_RX|RXC_state~9_regout )))))

	.dataa(\UART_unit|UART_RX|Frame_error[2]~6_combout ),
	.datab(\UART_unit|UART_RX|RXC_state~12_combout ),
	.datac(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datad(\UART_unit|UART_RX|Selector0~1_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|RXC_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|RXC_state~13 .lut_mask = 16'h4450;
defparam \UART_unit|UART_RX|RXC_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y12_N11
cycloneii_lcell_ff \UART_unit|UART_RX|RXC_state~9 (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|RXC_state~13_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|RXC_state~9_regout ));

// Location: LCCOMB_X50_Y12_N26
cycloneii_lcell_comb \UART_unit|UART_RX|Selector14~0 (
// Equation(s):
// \UART_unit|UART_RX|Selector14~0_combout  = (\UART_unit|UART_RX|RXC_state~9_regout  & !\UART_unit|UART_RX|RXC_state~8_regout )

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datac(\UART_unit|UART_RX|RXC_state~8_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Selector14~0 .lut_mask = 16'h0C0C;
defparam \UART_unit|UART_RX|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y12_N26
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[1]~13 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[1]~13_combout  = (\UART_unit|UART_RX|always0~2_combout  & ((\UART_unit|UART_RX|clock_count[1]~12_combout ) # ((\UART_unit|UART_RX|Selector14~0_combout  & \UART_unit|UART_RX|Equal2~2_combout )))) # 
// (!\UART_unit|UART_RX|always0~2_combout  & (\UART_unit|UART_RX|Selector14~0_combout  & ((\UART_unit|UART_RX|Equal2~2_combout ))))

	.dataa(\UART_unit|UART_RX|always0~2_combout ),
	.datab(\UART_unit|UART_RX|Selector14~0_combout ),
	.datac(\UART_unit|UART_RX|clock_count[1]~12_combout ),
	.datad(\UART_unit|UART_RX|Equal2~2_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[1]~13 .lut_mask = 16'hECA0;
defparam \UART_unit|UART_RX|clock_count[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y12_N9
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[1]~15_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [1]));

// Location: LCCOMB_X50_Y12_N10
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[2]~17 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[2]~17_combout  = (\UART_unit|UART_RX|clock_count [2] & (\UART_unit|UART_RX|clock_count[1]~16  $ (GND))) # (!\UART_unit|UART_RX|clock_count [2] & (!\UART_unit|UART_RX|clock_count[1]~16  & VCC))
// \UART_unit|UART_RX|clock_count[2]~18  = CARRY((\UART_unit|UART_RX|clock_count [2] & !\UART_unit|UART_RX|clock_count[1]~16 ))

	.dataa(\UART_unit|UART_RX|clock_count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[1]~16 ),
	.combout(\UART_unit|UART_RX|clock_count[2]~17_combout ),
	.cout(\UART_unit|UART_RX|clock_count[2]~18 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[2]~17 .lut_mask = 16'hA50A;
defparam \UART_unit|UART_RX|clock_count[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N14
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[4]~21 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[4]~21_combout  = (\UART_unit|UART_RX|clock_count [4] & (\UART_unit|UART_RX|clock_count[3]~20  $ (GND))) # (!\UART_unit|UART_RX|clock_count [4] & (!\UART_unit|UART_RX|clock_count[3]~20  & VCC))
// \UART_unit|UART_RX|clock_count[4]~22  = CARRY((\UART_unit|UART_RX|clock_count [4] & !\UART_unit|UART_RX|clock_count[3]~20 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[3]~20 ),
	.combout(\UART_unit|UART_RX|clock_count[4]~21_combout ),
	.cout(\UART_unit|UART_RX|clock_count[4]~22 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[4]~21 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y12_N15
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[4]~21_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [4]));

// Location: LCCOMB_X50_Y12_N16
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[5]~23 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[5]~23_combout  = (\UART_unit|UART_RX|clock_count [5] & (!\UART_unit|UART_RX|clock_count[4]~22 )) # (!\UART_unit|UART_RX|clock_count [5] & ((\UART_unit|UART_RX|clock_count[4]~22 ) # (GND)))
// \UART_unit|UART_RX|clock_count[5]~24  = CARRY((!\UART_unit|UART_RX|clock_count[4]~22 ) # (!\UART_unit|UART_RX|clock_count [5]))

	.dataa(\UART_unit|UART_RX|clock_count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[4]~22 ),
	.combout(\UART_unit|UART_RX|clock_count[5]~23_combout ),
	.cout(\UART_unit|UART_RX|clock_count[5]~24 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[5]~23 .lut_mask = 16'h5A5F;
defparam \UART_unit|UART_RX|clock_count[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y12_N18
cycloneii_lcell_comb \UART_unit|UART_RX|clock_count[6]~25 (
// Equation(s):
// \UART_unit|UART_RX|clock_count[6]~25_combout  = (\UART_unit|UART_RX|clock_count [6] & (\UART_unit|UART_RX|clock_count[5]~24  $ (GND))) # (!\UART_unit|UART_RX|clock_count [6] & (!\UART_unit|UART_RX|clock_count[5]~24  & VCC))
// \UART_unit|UART_RX|clock_count[6]~26  = CARRY((\UART_unit|UART_RX|clock_count [6] & !\UART_unit|UART_RX|clock_count[5]~24 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|clock_count [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|clock_count[5]~24 ),
	.combout(\UART_unit|UART_RX|clock_count[6]~25_combout ),
	.cout(\UART_unit|UART_RX|clock_count[6]~26 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|clock_count[6]~25 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|clock_count[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X50_Y12_N19
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[6]~25_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [6]));

// Location: LCFF_X50_Y12_N23
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[8]~29_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [8]));

// Location: LCFF_X50_Y12_N11
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[2]~17_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [2]));

// Location: LCFF_X50_Y12_N17
cycloneii_lcell_ff \UART_unit|UART_RX|clock_count[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|clock_count[5]~23_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\UART_unit|UART_RX|clock_count[1]~13_combout ),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|clock_count[1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|clock_count [5]));

// Location: LCCOMB_X51_Y12_N20
cycloneii_lcell_comb \UART_unit|UART_RX|Equal2~1 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~1_combout  = (!\UART_unit|UART_RX|clock_count [1] & (!\UART_unit|UART_RX|clock_count [2] & (\UART_unit|UART_RX|clock_count [5] & !\UART_unit|UART_RX|clock_count [6])))

	.dataa(\UART_unit|UART_RX|clock_count [1]),
	.datab(\UART_unit|UART_RX|clock_count [2]),
	.datac(\UART_unit|UART_RX|clock_count [5]),
	.datad(\UART_unit|UART_RX|clock_count [6]),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~1 .lut_mask = 16'h0010;
defparam \UART_unit|UART_RX|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y12_N22
cycloneii_lcell_comb \UART_unit|UART_RX|Equal2~2 (
// Equation(s):
// \UART_unit|UART_RX|Equal2~2_combout  = (!\UART_unit|UART_RX|clock_count [9] & (\UART_unit|UART_RX|clock_count [8] & (\UART_unit|UART_RX|Equal2~1_combout  & \UART_unit|UART_RX|Equal2~0_combout )))

	.dataa(\UART_unit|UART_RX|clock_count [9]),
	.datab(\UART_unit|UART_RX|clock_count [8]),
	.datac(\UART_unit|UART_RX|Equal2~1_combout ),
	.datad(\UART_unit|UART_RX|Equal2~0_combout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Equal2~2 .lut_mask = 16'h4000;
defparam \UART_unit|UART_RX|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y12_N12
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[2]~6 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[2]~6_combout  = (\UART_unit|UART_RX|RXC_state~9_regout  & (\UART_unit|UART_RX|Equal2~2_combout  & \UART_unit|UART_RX|RXC_state~8_regout ))

	.dataa(\UART_unit|UART_RX|RXC_state~9_regout ),
	.datab(\UART_unit|UART_RX|Equal2~2_combout ),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|RXC_state~8_regout ),
	.cin(gnd),
	.combout(\UART_unit|UART_RX|Frame_error[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[2]~6 .lut_mask = 16'h8800;
defparam \UART_unit|UART_RX|Frame_error[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y8_N1
cycloneii_lcell_ff \UART_unit|UART_RX|Frame_error[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Frame_error[0]~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Frame_error [0]));

// Location: LCCOMB_X57_Y8_N2
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[1]~7 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[1]~7_combout  = (\UART_unit|UART_RX|Frame_error [1] & (!\UART_unit|UART_RX|Frame_error[0]~5 )) # (!\UART_unit|UART_RX|Frame_error [1] & ((\UART_unit|UART_RX|Frame_error[0]~5 ) # (GND)))
// \UART_unit|UART_RX|Frame_error[1]~8  = CARRY((!\UART_unit|UART_RX|Frame_error[0]~5 ) # (!\UART_unit|UART_RX|Frame_error [1]))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|Frame_error [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|Frame_error[0]~5 ),
	.combout(\UART_unit|UART_RX|Frame_error[1]~7_combout ),
	.cout(\UART_unit|UART_RX|Frame_error[1]~8 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[1]~7 .lut_mask = 16'h3C3F;
defparam \UART_unit|UART_RX|Frame_error[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X57_Y8_N3
cycloneii_lcell_ff \UART_unit|UART_RX|Frame_error[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Frame_error[1]~7_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Frame_error [1]));

// Location: LCCOMB_X57_Y8_N4
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[2]~9 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[2]~9_combout  = (\UART_unit|UART_RX|Frame_error [2] & (\UART_unit|UART_RX|Frame_error[1]~8  $ (GND))) # (!\UART_unit|UART_RX|Frame_error [2] & (!\UART_unit|UART_RX|Frame_error[1]~8  & VCC))
// \UART_unit|UART_RX|Frame_error[2]~10  = CARRY((\UART_unit|UART_RX|Frame_error [2] & !\UART_unit|UART_RX|Frame_error[1]~8 ))

	.dataa(vcc),
	.datab(\UART_unit|UART_RX|Frame_error [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\UART_unit|UART_RX|Frame_error[1]~8 ),
	.combout(\UART_unit|UART_RX|Frame_error[2]~9_combout ),
	.cout(\UART_unit|UART_RX|Frame_error[2]~10 ));
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[2]~9 .lut_mask = 16'hC30C;
defparam \UART_unit|UART_RX|Frame_error[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X57_Y8_N5
cycloneii_lcell_ff \UART_unit|UART_RX|Frame_error[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Frame_error[2]~9_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Frame_error [2]));

// Location: LCCOMB_X57_Y8_N6
cycloneii_lcell_comb \UART_unit|UART_RX|Frame_error[3]~11 (
// Equation(s):
// \UART_unit|UART_RX|Frame_error[3]~11_combout  = \UART_unit|UART_RX|Frame_error[2]~10  $ (\UART_unit|UART_RX|Frame_error [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\UART_unit|UART_RX|Frame_error [3]),
	.cin(\UART_unit|UART_RX|Frame_error[2]~10 ),
	.combout(\UART_unit|UART_RX|Frame_error[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \UART_unit|UART_RX|Frame_error[3]~11 .lut_mask = 16'h0FF0;
defparam \UART_unit|UART_RX|Frame_error[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X57_Y8_N7
cycloneii_lcell_ff \UART_unit|UART_RX|Frame_error[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\UART_unit|UART_RX|Frame_error[3]~11_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART_unit|UART_RX|Frame_error[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\UART_unit|UART_RX|Frame_error [3]));

// Location: LCCOMB_X29_Y35_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[0]~10 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[0]~10_combout  = \VGA_unit|VGA_unit|H_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|H_Cont[0]~11  = CARRY(\VGA_unit|VGA_unit|H_Cont [0])

	.dataa(\VGA_unit|VGA_unit|H_Cont [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|H_Cont[0]~10_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[0]~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[0]~10 .lut_mask = 16'h55AA;
defparam \VGA_unit|VGA_unit|H_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[1]~12 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[1]~12_combout  = (\VGA_unit|VGA_unit|H_Cont [1] & (!\VGA_unit|VGA_unit|H_Cont[0]~11 )) # (!\VGA_unit|VGA_unit|H_Cont [1] & ((\VGA_unit|VGA_unit|H_Cont[0]~11 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[1]~13  = CARRY((!\VGA_unit|VGA_unit|H_Cont[0]~11 ) # (!\VGA_unit|VGA_unit|H_Cont [1]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[0]~11 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[1]~12_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[1]~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[1]~12 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[2]~14 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[2]~14_combout  = (\VGA_unit|VGA_unit|H_Cont [2] & (\VGA_unit|VGA_unit|H_Cont[1]~13  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [2] & (!\VGA_unit|VGA_unit|H_Cont[1]~13  & VCC))
// \VGA_unit|VGA_unit|H_Cont[2]~15  = CARRY((\VGA_unit|VGA_unit|H_Cont [2] & !\VGA_unit|VGA_unit|H_Cont[1]~13 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[1]~13 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[2]~14_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[2]~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[2]~14 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[5]~20 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[5]~20_combout  = (\VGA_unit|VGA_unit|H_Cont [5] & (!\VGA_unit|VGA_unit|H_Cont[4]~19 )) # (!\VGA_unit|VGA_unit|H_Cont [5] & ((\VGA_unit|VGA_unit|H_Cont[4]~19 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[5]~21  = CARRY((!\VGA_unit|VGA_unit|H_Cont[4]~19 ) # (!\VGA_unit|VGA_unit|H_Cont [5]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[4]~19 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[5]~20_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[5]~21 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[5]~20 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y35_N30
cycloneii_lcell_comb \VGA_unit|VGA_unit|counter_enable~0 (
// Equation(s):
// \VGA_unit|VGA_unit|counter_enable~0_combout  = !\VGA_unit|VGA_unit|counter_enable~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|counter_enable~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|counter_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|counter_enable~0 .lut_mask = 16'h0F0F;
defparam \VGA_unit|VGA_unit|counter_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N31
cycloneii_lcell_ff \VGA_unit|VGA_unit|counter_enable (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|counter_enable~0_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|counter_enable~regout ));

// Location: LCFF_X29_Y35_N21
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[5]~20_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [5]));

// Location: LCCOMB_X28_Y35_N28
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan0~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~0_combout  = (!\VGA_unit|VGA_unit|H_Cont [5] & (!\VGA_unit|VGA_unit|H_Cont [6] & !\VGA_unit|VGA_unit|H_Cont [7]))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [5]),
	.datac(\VGA_unit|VGA_unit|H_Cont [6]),
	.datad(\VGA_unit|VGA_unit|H_Cont [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~0 .lut_mask = 16'h0003;
defparam \VGA_unit|VGA_unit|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N13
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[1]~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [1]));

// Location: LCFF_X29_Y35_N11
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[0]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [0]));

// Location: LCCOMB_X28_Y35_N14
cycloneii_lcell_comb \VGA_unit|always0~0 (
// Equation(s):
// \VGA_unit|always0~0_combout  = (\VGA_unit|VGA_unit|H_Cont [3] & (\VGA_unit|VGA_unit|H_Cont [2] & (\VGA_unit|VGA_unit|H_Cont [1] & \VGA_unit|VGA_unit|H_Cont [0])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [3]),
	.datab(\VGA_unit|VGA_unit|H_Cont [2]),
	.datac(\VGA_unit|VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|VGA_unit|H_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~0 .lut_mask = 16'h8000;
defparam \VGA_unit|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan0~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan0~1_combout  = (\VGA_unit|always0~1_combout  & (((\VGA_unit|always0~0_combout  & \VGA_unit|VGA_unit|H_Cont [4])) # (!\VGA_unit|VGA_unit|LessThan0~0_combout )))

	.dataa(\VGA_unit|always0~1_combout ),
	.datab(\VGA_unit|VGA_unit|LessThan0~0_combout ),
	.datac(\VGA_unit|always0~0_combout ),
	.datad(\VGA_unit|VGA_unit|H_Cont [4]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan0~1 .lut_mask = 16'hA222;
defparam \VGA_unit|VGA_unit|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y35_N15
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[2]~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [2]));

// Location: LCCOMB_X29_Y35_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[4]~18 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[4]~18_combout  = (\VGA_unit|VGA_unit|H_Cont [4] & (\VGA_unit|VGA_unit|H_Cont[3]~17  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [4] & (!\VGA_unit|VGA_unit|H_Cont[3]~17  & VCC))
// \VGA_unit|VGA_unit|H_Cont[4]~19  = CARRY((\VGA_unit|VGA_unit|H_Cont [4] & !\VGA_unit|VGA_unit|H_Cont[3]~17 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[3]~17 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[4]~18_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[4]~19 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[4]~18 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y35_N19
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[4]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [4]));

// Location: LCCOMB_X29_Y35_N22
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[6]~22 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[6]~22_combout  = (\VGA_unit|VGA_unit|H_Cont [6] & (\VGA_unit|VGA_unit|H_Cont[5]~21  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [6] & (!\VGA_unit|VGA_unit|H_Cont[5]~21  & VCC))
// \VGA_unit|VGA_unit|H_Cont[6]~23  = CARRY((\VGA_unit|VGA_unit|H_Cont [6] & !\VGA_unit|VGA_unit|H_Cont[5]~21 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[5]~21 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[6]~22_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[6]~23 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[6]~22 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y35_N23
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[6]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [6]));

// Location: LCCOMB_X29_Y35_N24
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[7]~24 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[7]~24_combout  = (\VGA_unit|VGA_unit|H_Cont [7] & (!\VGA_unit|VGA_unit|H_Cont[6]~23 )) # (!\VGA_unit|VGA_unit|H_Cont [7] & ((\VGA_unit|VGA_unit|H_Cont[6]~23 ) # (GND)))
// \VGA_unit|VGA_unit|H_Cont[7]~25  = CARRY((!\VGA_unit|VGA_unit|H_Cont[6]~23 ) # (!\VGA_unit|VGA_unit|H_Cont [7]))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[6]~23 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[7]~24_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[7]~25 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[7]~24 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|H_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y35_N25
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[7]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [7]));

// Location: LCCOMB_X27_Y35_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan1~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan1~1_combout  = (\VGA_unit|VGA_unit|H_Cont [7]) # (!\VGA_unit|VGA_unit|LessThan1~0_combout )

	.dataa(\VGA_unit|VGA_unit|LessThan1~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|H_Cont [7]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan1~1 .lut_mask = 16'hFF55;
defparam \VGA_unit|VGA_unit|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N9
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_H_SYNC (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|LessThan1~1_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_H_SYNC~regout ));

// Location: LCCOMB_X28_Y35_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~2 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout  = (!\VGA_unit|VGA_unit|H_Cont [7] & (!\VGA_unit|VGA_unit|H_Cont [4] & (!\VGA_unit|VGA_unit|H_Cont [6] & !\VGA_unit|VGA_unit|H_Cont [5])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|H_Cont [4]),
	.datac(\VGA_unit|VGA_unit|H_Cont [6]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~2 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y35_N26
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[8]~26 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[8]~26_combout  = (\VGA_unit|VGA_unit|H_Cont [8] & (\VGA_unit|VGA_unit|H_Cont[7]~25  $ (GND))) # (!\VGA_unit|VGA_unit|H_Cont [8] & (!\VGA_unit|VGA_unit|H_Cont[7]~25  & VCC))
// \VGA_unit|VGA_unit|H_Cont[8]~27  = CARRY((\VGA_unit|VGA_unit|H_Cont [8] & !\VGA_unit|VGA_unit|H_Cont[7]~25 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|H_Cont [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|H_Cont[7]~25 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[8]~26_combout ),
	.cout(\VGA_unit|VGA_unit|H_Cont[8]~27 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[8]~26 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|H_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y35_N27
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[8]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [8]));

// Location: LCCOMB_X29_Y35_N28
cycloneii_lcell_comb \VGA_unit|VGA_unit|H_Cont[9]~28 (
// Equation(s):
// \VGA_unit|VGA_unit|H_Cont[9]~28_combout  = \VGA_unit|VGA_unit|H_Cont[8]~27  $ (\VGA_unit|VGA_unit|H_Cont [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|H_Cont [9]),
	.cin(\VGA_unit|VGA_unit|H_Cont[8]~27 ),
	.combout(\VGA_unit|VGA_unit|H_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|H_Cont[9]~28 .lut_mask = 16'h0FF0;
defparam \VGA_unit|VGA_unit|H_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y35_N29
cycloneii_lcell_ff \VGA_unit|VGA_unit|H_Cont[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|H_Cont[9]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan0~1_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|H_Cont [9]));

// Location: LCCOMB_X28_Y35_N26
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout  = (!\VGA_unit|VGA_unit|H_Cont [8] & (!\VGA_unit|VGA_unit|H_Cont [0] & (!\VGA_unit|VGA_unit|H_Cont [1] & !\VGA_unit|VGA_unit|H_Cont [9])))

	.dataa(\VGA_unit|VGA_unit|H_Cont [8]),
	.datab(\VGA_unit|VGA_unit|H_Cont [0]),
	.datac(\VGA_unit|VGA_unit|H_Cont [1]),
	.datad(\VGA_unit|VGA_unit|H_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~0 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout  = (!\VGA_unit|VGA_unit|H_Cont [3] & (!\VGA_unit|VGA_unit|H_Cont [2] & \VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ))

	.dataa(\VGA_unit|VGA_unit|H_Cont [3]),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|H_Cont [2]),
	.datad(\VGA_unit|VGA_unit|oVGA_V_SYNC~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~1 .lut_mask = 16'h0500;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  = (\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout  & (\VGA_unit|VGA_unit|counter_enable~regout  & \VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.datac(\VGA_unit|VGA_unit|counter_enable~regout ),
	.datad(\VGA_unit|VGA_unit|oVGA_V_SYNC~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~3 .lut_mask = 16'hC000;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[0]~10 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[0]~10_combout  = \VGA_unit|VGA_unit|V_Cont [0] $ (VCC)
// \VGA_unit|VGA_unit|V_Cont[0]~11  = CARRY(\VGA_unit|VGA_unit|V_Cont [0])

	.dataa(\VGA_unit|VGA_unit|V_Cont [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|V_Cont[0]~10_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[0]~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[0]~10 .lut_mask = 16'h55AA;
defparam \VGA_unit|VGA_unit|V_Cont[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[1]~12 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[1]~12_combout  = (\VGA_unit|VGA_unit|V_Cont [1] & (!\VGA_unit|VGA_unit|V_Cont[0]~11 )) # (!\VGA_unit|VGA_unit|V_Cont [1] & ((\VGA_unit|VGA_unit|V_Cont[0]~11 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[1]~13  = CARRY((!\VGA_unit|VGA_unit|V_Cont[0]~11 ) # (!\VGA_unit|VGA_unit|V_Cont [1]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[0]~11 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[1]~12_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[1]~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[1]~12 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|V_Cont[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[2]~14 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[2]~14_combout  = (\VGA_unit|VGA_unit|V_Cont [2] & (\VGA_unit|VGA_unit|V_Cont[1]~13  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [2] & (!\VGA_unit|VGA_unit|V_Cont[1]~13  & VCC))
// \VGA_unit|VGA_unit|V_Cont[2]~15  = CARRY((\VGA_unit|VGA_unit|V_Cont [2] & !\VGA_unit|VGA_unit|V_Cont[1]~13 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[1]~13 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[2]~14_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[2]~15 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[2]~14 .lut_mask = 16'hA50A;
defparam \VGA_unit|VGA_unit|V_Cont[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[3]~16 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[3]~16_combout  = (\VGA_unit|VGA_unit|V_Cont [3] & (!\VGA_unit|VGA_unit|V_Cont[2]~15 )) # (!\VGA_unit|VGA_unit|V_Cont [3] & ((\VGA_unit|VGA_unit|V_Cont[2]~15 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[3]~17  = CARRY((!\VGA_unit|VGA_unit|V_Cont[2]~15 ) # (!\VGA_unit|VGA_unit|V_Cont [3]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[2]~15 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[3]~16_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[3]~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[3]~16 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|V_Cont[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y34_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[3]~16_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [3]));

// Location: LCFF_X28_Y34_N13
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[1]~12_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [1]));

// Location: LCCOMB_X28_Y34_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan2~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan2~1_combout  = ((!\VGA_unit|VGA_unit|V_Cont [2] & ((!\VGA_unit|VGA_unit|V_Cont [1]) # (!\VGA_unit|VGA_unit|V_Cont [0])))) # (!\VGA_unit|VGA_unit|V_Cont [3])

	.dataa(\VGA_unit|VGA_unit|V_Cont [0]),
	.datab(\VGA_unit|VGA_unit|V_Cont [2]),
	.datac(\VGA_unit|VGA_unit|V_Cont [3]),
	.datad(\VGA_unit|VGA_unit|V_Cont [1]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan2~1 .lut_mask = 16'h1F3F;
defparam \VGA_unit|VGA_unit|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[4]~18 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[4]~18_combout  = (\VGA_unit|VGA_unit|V_Cont [4] & (\VGA_unit|VGA_unit|V_Cont[3]~17  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [4] & (!\VGA_unit|VGA_unit|V_Cont[3]~17  & VCC))
// \VGA_unit|VGA_unit|V_Cont[4]~19  = CARRY((\VGA_unit|VGA_unit|V_Cont [4] & !\VGA_unit|VGA_unit|V_Cont[3]~17 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[3]~17 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[4]~18_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[4]~19 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[4]~18 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|V_Cont[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y34_N19
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[4]~18_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [4]));

// Location: LCCOMB_X28_Y34_N22
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[6]~22 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[6]~22_combout  = (\VGA_unit|VGA_unit|V_Cont [6] & (\VGA_unit|VGA_unit|V_Cont[5]~21  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [6] & (!\VGA_unit|VGA_unit|V_Cont[5]~21  & VCC))
// \VGA_unit|VGA_unit|V_Cont[6]~23  = CARRY((\VGA_unit|VGA_unit|V_Cont [6] & !\VGA_unit|VGA_unit|V_Cont[5]~21 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[5]~21 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[6]~22_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[6]~23 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[6]~22 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|V_Cont[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y34_N23
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[6]~22_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [6]));

// Location: LCCOMB_X28_Y34_N24
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[7]~24 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[7]~24_combout  = (\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|V_Cont[6]~23 )) # (!\VGA_unit|VGA_unit|V_Cont [7] & ((\VGA_unit|VGA_unit|V_Cont[6]~23 ) # (GND)))
// \VGA_unit|VGA_unit|V_Cont[7]~25  = CARRY((!\VGA_unit|VGA_unit|V_Cont[6]~23 ) # (!\VGA_unit|VGA_unit|V_Cont [7]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[6]~23 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[7]~24_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[7]~25 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[7]~24 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|V_Cont[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N26
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[8]~26 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[8]~26_combout  = (\VGA_unit|VGA_unit|V_Cont [8] & (\VGA_unit|VGA_unit|V_Cont[7]~25  $ (GND))) # (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont[7]~25  & VCC))
// \VGA_unit|VGA_unit|V_Cont[8]~27  = CARRY((\VGA_unit|VGA_unit|V_Cont [8] & !\VGA_unit|VGA_unit|V_Cont[7]~25 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|V_Cont[7]~25 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[8]~26_combout ),
	.cout(\VGA_unit|VGA_unit|V_Cont[8]~27 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[8]~26 .lut_mask = 16'hC30C;
defparam \VGA_unit|VGA_unit|V_Cont[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y34_N27
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[8]~26_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [8]));

// Location: LCCOMB_X29_Y34_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan2~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan2~0_combout  = (!\VGA_unit|VGA_unit|V_Cont [7] & (!\VGA_unit|VGA_unit|V_Cont [4] & (!\VGA_unit|VGA_unit|V_Cont [8] & !\VGA_unit|VGA_unit|V_Cont [6])))

	.dataa(\VGA_unit|VGA_unit|V_Cont [7]),
	.datab(\VGA_unit|VGA_unit|V_Cont [4]),
	.datac(\VGA_unit|VGA_unit|V_Cont [8]),
	.datad(\VGA_unit|VGA_unit|V_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan2~0 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N28
cycloneii_lcell_comb \VGA_unit|VGA_unit|V_Cont[9]~28 (
// Equation(s):
// \VGA_unit|VGA_unit|V_Cont[9]~28_combout  = \VGA_unit|VGA_unit|V_Cont[8]~27  $ (\VGA_unit|VGA_unit|V_Cont [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|V_Cont [9]),
	.cin(\VGA_unit|VGA_unit|V_Cont[8]~27 ),
	.combout(\VGA_unit|VGA_unit|V_Cont[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|V_Cont[9]~28 .lut_mask = 16'h0FF0;
defparam \VGA_unit|VGA_unit|V_Cont[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X28_Y34_N29
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[9]~28_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [9]));

// Location: LCCOMB_X28_Y34_N30
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan2~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan2~2_combout  = (\VGA_unit|VGA_unit|V_Cont [9] & ((\VGA_unit|VGA_unit|V_Cont [5]) # ((!\VGA_unit|VGA_unit|LessThan2~0_combout ) # (!\VGA_unit|VGA_unit|LessThan2~1_combout ))))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(\VGA_unit|VGA_unit|LessThan2~1_combout ),
	.datac(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.datad(\VGA_unit|VGA_unit|V_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan2~2 .lut_mask = 16'hBF00;
defparam \VGA_unit|VGA_unit|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N15
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[2]~14_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [2]));

// Location: LCCOMB_X28_Y35_N24
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~0 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~0_combout  = (!\VGA_unit|VGA_unit|V_Cont [1] & (!\VGA_unit|VGA_unit|V_Cont [2] & !\VGA_unit|VGA_unit|V_Cont [3]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [1]),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|V_Cont [2]),
	.datad(\VGA_unit|VGA_unit|V_Cont [3]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~0 .lut_mask = 16'h0005;
defparam \VGA_unit|VGA_unit|oVGA_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~1 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~1_combout  = (!\VGA_unit|VGA_unit|V_Cont [5] & (\VGA_unit|VGA_unit|oVGA_R~0_combout  & \VGA_unit|VGA_unit|LessThan2~0_combout ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(vcc),
	.datac(\VGA_unit|VGA_unit|oVGA_R~0_combout ),
	.datad(\VGA_unit|VGA_unit|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~1 .lut_mask = 16'h5000;
defparam \VGA_unit|VGA_unit|oVGA_R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_V_SYNC~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout  = (\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  & ((\VGA_unit|VGA_unit|V_Cont [9]) # ((!\VGA_unit|VGA_unit|oVGA_R~1_combout )))) # (!\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout  & 
// (((\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ))))

	.dataa(\VGA_unit|VGA_unit|V_Cont [9]),
	.datab(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.datac(\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ),
	.datad(\VGA_unit|VGA_unit|oVGA_R~1_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~4 .lut_mask = 16'hB8FC;
defparam \VGA_unit|VGA_unit|oVGA_V_SYNC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N1
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_V_SYNC (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_V_SYNC~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ));

// Location: LCCOMB_X14_Y35_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_BLANK (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_BLANK~combout  = (\VGA_unit|VGA_unit|oVGA_H_SYNC~regout  & \VGA_unit|VGA_unit|oVGA_V_SYNC~regout )

	.dataa(\VGA_unit|VGA_unit|oVGA_H_SYNC~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_BLANK~combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_BLANK .lut_mask = 16'hAA00;
defparam \VGA_unit|VGA_unit|oVGA_BLANK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y34_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan6~1 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~1_combout  = (!\VGA_unit|VGA_unit|V_Cont [2] & (!\VGA_unit|VGA_unit|V_Cont [4] & (!\VGA_unit|VGA_unit|V_Cont [3] & !\VGA_unit|VGA_unit|V_Cont [1])))

	.dataa(\VGA_unit|VGA_unit|V_Cont [2]),
	.datab(\VGA_unit|VGA_unit|V_Cont [4]),
	.datac(\VGA_unit|VGA_unit|V_Cont [3]),
	.datad(\VGA_unit|VGA_unit|V_Cont [1]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~1 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N25
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[7]~24_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [7]));

// Location: LCCOMB_X28_Y34_N4
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan6~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~0_combout  = (!\VGA_unit|VGA_unit|V_Cont [9] & (!\VGA_unit|VGA_unit|V_Cont [8] & (!\VGA_unit|VGA_unit|V_Cont [7] & !\VGA_unit|VGA_unit|V_Cont [6])))

	.dataa(\VGA_unit|VGA_unit|V_Cont [9]),
	.datab(\VGA_unit|VGA_unit|V_Cont [8]),
	.datac(\VGA_unit|VGA_unit|V_Cont [7]),
	.datad(\VGA_unit|VGA_unit|V_Cont [6]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~0 .lut_mask = 16'h0001;
defparam \VGA_unit|VGA_unit|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y34_N11
cycloneii_lcell_ff \VGA_unit|VGA_unit|V_Cont[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|V_Cont[0]~10_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(\VGA_unit|VGA_unit|LessThan2~2_combout ),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|oVGA_V_SYNC~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|V_Cont [0]));

// Location: LCCOMB_X28_Y35_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan6~2 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan6~2_combout  = (\VGA_unit|VGA_unit|LessThan6~0_combout  & (((\VGA_unit|VGA_unit|LessThan6~1_combout  & !\VGA_unit|VGA_unit|V_Cont [0])) # (!\VGA_unit|VGA_unit|V_Cont [5])))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(\VGA_unit|VGA_unit|LessThan6~1_combout ),
	.datac(\VGA_unit|VGA_unit|LessThan6~0_combout ),
	.datad(\VGA_unit|VGA_unit|V_Cont [0]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan6~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan6~2 .lut_mask = 16'h50D0;
defparam \VGA_unit|VGA_unit|LessThan6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N30
cycloneii_lcell_comb \VGA_unit|VGA_unit|LessThan4~0 (
// Equation(s):
// \VGA_unit|VGA_unit|LessThan4~0_combout  = ((!\VGA_unit|VGA_unit|H_Cont [4] & (!\VGA_unit|VGA_unit|H_Cont [6] & !\VGA_unit|VGA_unit|H_Cont [5]))) # (!\VGA_unit|VGA_unit|H_Cont [7])

	.dataa(\VGA_unit|VGA_unit|H_Cont [7]),
	.datab(\VGA_unit|VGA_unit|H_Cont [4]),
	.datac(\VGA_unit|VGA_unit|H_Cont [6]),
	.datad(\VGA_unit|VGA_unit|H_Cont [5]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|LessThan4~0 .lut_mask = 16'h5557;
defparam \VGA_unit|VGA_unit|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y35_N8
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~3 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~3_combout  = (\VGA_unit|VGA_unit|H_Cont [8] & ((\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ) # ((!\VGA_unit|VGA_unit|H_Cont [9])))) # (!\VGA_unit|VGA_unit|H_Cont [8] & (((\VGA_unit|VGA_unit|H_Cont [9]) # 
// (!\VGA_unit|VGA_unit|LessThan4~0_combout ))))

	.dataa(\VGA_unit|VGA_unit|oVGA_V_SYNC~2_combout ),
	.datab(\VGA_unit|VGA_unit|LessThan4~0_combout ),
	.datac(\VGA_unit|VGA_unit|H_Cont [8]),
	.datad(\VGA_unit|VGA_unit|H_Cont [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~3 .lut_mask = 16'hAFF3;
defparam \VGA_unit|VGA_unit|oVGA_R~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N12
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~2 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~2_combout  = (\VGA_unit|VGA_unit|V_Cont [1] & (\VGA_unit|VGA_unit|Add1~1  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [1] & (!\VGA_unit|VGA_unit|Add1~1 ))
// \VGA_unit|VGA_unit|Add1~3  = CARRY((!\VGA_unit|VGA_unit|V_Cont [1] & !\VGA_unit|VGA_unit|Add1~1 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~1 ),
	.combout(\VGA_unit|VGA_unit|Add1~2_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~3 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~2 .lut_mask = 16'hA505;
defparam \VGA_unit|VGA_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~4 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~4_combout  = (\VGA_unit|VGA_unit|V_Cont [2] & ((GND) # (!\VGA_unit|VGA_unit|Add1~3 ))) # (!\VGA_unit|VGA_unit|V_Cont [2] & (\VGA_unit|VGA_unit|Add1~3  $ (GND)))
// \VGA_unit|VGA_unit|Add1~5  = CARRY((\VGA_unit|VGA_unit|V_Cont [2]) # (!\VGA_unit|VGA_unit|Add1~3 ))

	.dataa(\VGA_unit|VGA_unit|V_Cont [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~3 ),
	.combout(\VGA_unit|VGA_unit|Add1~4_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~5 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~4 .lut_mask = 16'h5AAF;
defparam \VGA_unit|VGA_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~6 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~6_combout  = (\VGA_unit|VGA_unit|V_Cont [3] & (\VGA_unit|VGA_unit|Add1~5  & VCC)) # (!\VGA_unit|VGA_unit|V_Cont [3] & (!\VGA_unit|VGA_unit|Add1~5 ))
// \VGA_unit|VGA_unit|Add1~7  = CARRY((!\VGA_unit|VGA_unit|V_Cont [3] & !\VGA_unit|VGA_unit|Add1~5 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~5 ),
	.combout(\VGA_unit|VGA_unit|Add1~6_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~7 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~6 .lut_mask = 16'hC303;
defparam \VGA_unit|VGA_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~8 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~8_combout  = (\VGA_unit|VGA_unit|V_Cont [4] & ((GND) # (!\VGA_unit|VGA_unit|Add1~7 ))) # (!\VGA_unit|VGA_unit|V_Cont [4] & (\VGA_unit|VGA_unit|Add1~7  $ (GND)))
// \VGA_unit|VGA_unit|Add1~9  = CARRY((\VGA_unit|VGA_unit|V_Cont [4]) # (!\VGA_unit|VGA_unit|Add1~7 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~7 ),
	.combout(\VGA_unit|VGA_unit|Add1~8_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~9 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~8 .lut_mask = 16'h3CCF;
defparam \VGA_unit|VGA_unit|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~10 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~10_combout  = (\VGA_unit|VGA_unit|V_Cont [5] & (!\VGA_unit|VGA_unit|Add1~9 )) # (!\VGA_unit|VGA_unit|V_Cont [5] & ((\VGA_unit|VGA_unit|Add1~9 ) # (GND)))
// \VGA_unit|VGA_unit|Add1~11  = CARRY((!\VGA_unit|VGA_unit|Add1~9 ) # (!\VGA_unit|VGA_unit|V_Cont [5]))

	.dataa(\VGA_unit|VGA_unit|V_Cont [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~9 ),
	.combout(\VGA_unit|VGA_unit|Add1~10_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~11 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~10 .lut_mask = 16'h5A5F;
defparam \VGA_unit|VGA_unit|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N22
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~12 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~12_combout  = (\VGA_unit|VGA_unit|V_Cont [6] & ((GND) # (!\VGA_unit|VGA_unit|Add1~11 ))) # (!\VGA_unit|VGA_unit|V_Cont [6] & (\VGA_unit|VGA_unit|Add1~11  $ (GND)))
// \VGA_unit|VGA_unit|Add1~13  = CARRY((\VGA_unit|VGA_unit|V_Cont [6]) # (!\VGA_unit|VGA_unit|Add1~11 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~11 ),
	.combout(\VGA_unit|VGA_unit|Add1~12_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~13 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~12 .lut_mask = 16'h3CCF;
defparam \VGA_unit|VGA_unit|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N26
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~16 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~16_combout  = (\VGA_unit|VGA_unit|V_Cont [8] & ((GND) # (!\VGA_unit|VGA_unit|Add1~15 ))) # (!\VGA_unit|VGA_unit|V_Cont [8] & (\VGA_unit|VGA_unit|Add1~15  $ (GND)))
// \VGA_unit|VGA_unit|Add1~17  = CARRY((\VGA_unit|VGA_unit|V_Cont [8]) # (!\VGA_unit|VGA_unit|Add1~15 ))

	.dataa(vcc),
	.datab(\VGA_unit|VGA_unit|V_Cont [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\VGA_unit|VGA_unit|Add1~15 ),
	.combout(\VGA_unit|VGA_unit|Add1~16_combout ),
	.cout(\VGA_unit|VGA_unit|Add1~17 ));
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~16 .lut_mask = 16'h3CCF;
defparam \VGA_unit|VGA_unit|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N28
cycloneii_lcell_comb \VGA_unit|VGA_unit|Add1~18 (
// Equation(s):
// \VGA_unit|VGA_unit|Add1~18_combout  = \VGA_unit|VGA_unit|Add1~17  $ (!\VGA_unit|VGA_unit|V_Cont [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|V_Cont [9]),
	.cin(\VGA_unit|VGA_unit|Add1~17 ),
	.combout(\VGA_unit|VGA_unit|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|Add1~18 .lut_mask = 16'hF00F;
defparam \VGA_unit|VGA_unit|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N8
cycloneii_lcell_comb \VGA_unit|always0~6 (
// Equation(s):
// \VGA_unit|always0~6_combout  = (\VGA_unit|VGA_unit|Add1~14_combout  & (((\VGA_unit|VGA_unit|Add1~12_combout  & \VGA_unit|VGA_unit|Add1~2_combout )) # (!\VGA_unit|VGA_unit|Add1~4_combout ))) # (!\VGA_unit|VGA_unit|Add1~14_combout  & 
// (!\VGA_unit|VGA_unit|Add1~4_combout  & ((\VGA_unit|VGA_unit|Add1~12_combout ) # (\VGA_unit|VGA_unit|Add1~2_combout ))))

	.dataa(\VGA_unit|VGA_unit|Add1~14_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~12_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~4_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~2_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~6 .lut_mask = 16'h8F0E;
defparam \VGA_unit|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N6
cycloneii_lcell_comb \VGA_unit|always0~5 (
// Equation(s):
// \VGA_unit|always0~5_combout  = (\VGA_unit|VGA_unit|Add1~2_combout  & (\VGA_unit|VGA_unit|Add1~16_combout  & (\VGA_unit|VGA_unit|Add1~6_combout  & \VGA_unit|VGA_unit|Add1~8_combout ))) # (!\VGA_unit|VGA_unit|Add1~2_combout  & 
// ((\VGA_unit|VGA_unit|Add1~16_combout ) # ((\VGA_unit|VGA_unit|Add1~6_combout ) # (\VGA_unit|VGA_unit|Add1~8_combout ))))

	.dataa(\VGA_unit|VGA_unit|Add1~2_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~16_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~6_combout ),
	.datad(\VGA_unit|VGA_unit|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~5 .lut_mask = 16'hD554;
defparam \VGA_unit|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N30
cycloneii_lcell_comb \VGA_unit|always0~7 (
// Equation(s):
// \VGA_unit|always0~7_combout  = (\VGA_unit|VGA_unit|Add1~0_combout  & (\VGA_unit|always0~6_combout  & (\VGA_unit|VGA_unit|Add1~4_combout  & \VGA_unit|always0~5_combout ))) # (!\VGA_unit|VGA_unit|Add1~0_combout  & (!\VGA_unit|always0~6_combout  & 
// (!\VGA_unit|VGA_unit|Add1~4_combout  & !\VGA_unit|always0~5_combout )))

	.dataa(\VGA_unit|VGA_unit|Add1~0_combout ),
	.datab(\VGA_unit|always0~6_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~4_combout ),
	.datad(\VGA_unit|always0~5_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~7 .lut_mask = 16'h8001;
defparam \VGA_unit|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y34_N2
cycloneii_lcell_comb \VGA_unit|always0~8 (
// Equation(s):
// \VGA_unit|always0~8_combout  = (\VGA_unit|always0~4_combout ) # ((!\VGA_unit|VGA_unit|Add1~18_combout  & (!\VGA_unit|VGA_unit|Add1~10_combout  & \VGA_unit|always0~7_combout )))

	.dataa(\VGA_unit|always0~4_combout ),
	.datab(\VGA_unit|VGA_unit|Add1~18_combout ),
	.datac(\VGA_unit|VGA_unit|Add1~10_combout ),
	.datad(\VGA_unit|always0~7_combout ),
	.cin(gnd),
	.combout(\VGA_unit|always0~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|always0~8 .lut_mask = 16'hABAA;
defparam \VGA_unit|always0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y34_N3
cycloneii_lcell_ff \VGA_unit|VGA_red[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|always0~8_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_red [9]));

// Location: LCCOMB_X28_Y35_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_R~4 (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_R~4_combout  = (\VGA_unit|VGA_unit|oVGA_R~2_combout  & (!\VGA_unit|VGA_unit|LessThan6~2_combout  & (\VGA_unit|VGA_unit|oVGA_R~3_combout  & \VGA_unit|VGA_red [9])))

	.dataa(\VGA_unit|VGA_unit|oVGA_R~2_combout ),
	.datab(\VGA_unit|VGA_unit|LessThan6~2_combout ),
	.datac(\VGA_unit|VGA_unit|oVGA_R~3_combout ),
	.datad(\VGA_unit|VGA_red [9]),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_R~4 .lut_mask = 16'h2000;
defparam \VGA_unit|VGA_unit|oVGA_R~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y35_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [0]));

// Location: LCFF_X20_Y35_N11
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [1]));

// Location: LCFF_X20_Y35_N29
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [2]));

// Location: LCFF_X20_Y35_N31
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [3]));

// Location: LCFF_X20_Y35_N25
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [4]));

// Location: LCFF_X28_Y35_N1
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [5]));

// Location: LCFF_X20_Y35_N3
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [6]));

// Location: LCFF_X20_Y35_N5
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [7]));

// Location: LCFF_X20_Y35_N7
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [8]));

// Location: LCFF_X20_Y35_N1
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_R[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_R [9]));

// Location: LCFF_X20_Y35_N19
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [0]));

// Location: LCFF_X20_Y35_N13
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [1]));

// Location: LCFF_X20_Y35_N23
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [2]));

// Location: LCFF_X20_Y35_N9
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [3]));

// Location: LCFF_X20_Y35_N27
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [4]));

// Location: LCFF_X20_Y35_N21
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [5]));

// Location: LCFF_X20_Y35_N15
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [6]));

// Location: LCCOMB_X27_Y35_N26
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G[7]~feeder (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G[7]~feeder_combout  = \VGA_unit|VGA_unit|oVGA_R~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[7]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_unit|oVGA_G[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N27
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [7]));

// Location: LCCOMB_X27_Y35_N4
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G[8]~feeder (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G[8]~feeder_combout  = \VGA_unit|VGA_unit|oVGA_R~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[8]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_unit|oVGA_G[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N5
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [8]));

// Location: LCCOMB_X27_Y35_N6
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_G[9]~feeder (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_G[9]~feeder_combout  = \VGA_unit|VGA_unit|oVGA_R~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_G[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_G[9]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_unit|oVGA_G[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N7
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_G[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_G[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_G [9]));

// Location: LCCOMB_X27_Y35_N0
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B[0]~feeder (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B[0]~feeder_combout  = \VGA_unit|VGA_unit|oVGA_R~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[0]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_unit|oVGA_B[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N1
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [0]));

// Location: LCCOMB_X27_Y35_N18
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B[1]~feeder (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout  = \VGA_unit|VGA_unit|oVGA_R~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[1]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_unit|oVGA_B[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N19
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [1]));

// Location: LCCOMB_X27_Y35_N20
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B[2]~feeder (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B[2]~feeder_combout  = \VGA_unit|VGA_unit|oVGA_R~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[2]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_unit|oVGA_B[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N21
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [2]));

// Location: LCCOMB_X27_Y35_N14
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B[3]~feeder (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B[3]~feeder_combout  = \VGA_unit|VGA_unit|oVGA_R~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[3]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_unit|oVGA_B[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N15
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [3]));

// Location: LCCOMB_X27_Y35_N16
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B[4]~feeder (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B[4]~feeder_combout  = \VGA_unit|VGA_unit|oVGA_R~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[4]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_unit|oVGA_B[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N17
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [4]));

// Location: LCCOMB_X27_Y35_N2
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B[5]~feeder (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B[5]~feeder_combout  = \VGA_unit|VGA_unit|oVGA_R~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[5]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_unit|oVGA_B[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N3
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [5]));

// Location: LCCOMB_X27_Y35_N28
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B[6]~feeder (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B[6]~feeder_combout  = \VGA_unit|VGA_unit|oVGA_R~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[6]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_unit|oVGA_B[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N29
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [6]));

// Location: LCCOMB_X27_Y35_N22
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B[7]~feeder (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B[7]~feeder_combout  = \VGA_unit|VGA_unit|oVGA_R~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[7]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_unit|oVGA_B[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N23
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [7]));

// Location: LCCOMB_X27_Y35_N24
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B[8]~feeder (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B[8]~feeder_combout  = \VGA_unit|VGA_unit|oVGA_R~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[8]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_unit|oVGA_B[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N25
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [8]));

// Location: LCCOMB_X27_Y35_N10
cycloneii_lcell_comb \VGA_unit|VGA_unit|oVGA_B[9]~feeder (
// Equation(s):
// \VGA_unit|VGA_unit|oVGA_B[9]~feeder_combout  = \VGA_unit|VGA_unit|oVGA_R~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\VGA_unit|VGA_unit|oVGA_R~4_combout ),
	.cin(gnd),
	.combout(\VGA_unit|VGA_unit|oVGA_B[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_unit|VGA_unit|oVGA_B[9]~feeder .lut_mask = 16'hFF00;
defparam \VGA_unit|VGA_unit|oVGA_B[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y35_N11
cycloneii_lcell_ff \VGA_unit|VGA_unit|oVGA_B[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\VGA_unit|VGA_unit|oVGA_B[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_unit|VGA_unit|counter_enable~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\VGA_unit|VGA_unit|oVGA_B [9]));

// Location: LCCOMB_X33_Y8_N28
cycloneii_lcell_comb \Selector60~2 (
// Equation(s):
// \Selector60~2_combout  = (\Selector60~1_combout  & ((SRAM_address[0]) # (top_state[2] $ (top_state[4])))) # (!\Selector60~1_combout  & (SRAM_address[0] & (top_state[2] $ (!top_state[4]))))

	.dataa(\Selector60~1_combout ),
	.datab(SRAM_address[0]),
	.datac(top_state[2]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector60~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~2 .lut_mask = 16'hCAAC;
defparam \Selector60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N18
cycloneii_lcell_comb \SRAM_address[0]~10 (
// Equation(s):
// \SRAM_address[0]~10_combout  = (top_state[3] & ((\Selector60~2_combout ))) # (!top_state[3] & (\Selector17~1_combout ))

	.dataa(\Selector17~1_combout ),
	.datab(\Selector60~2_combout ),
	.datac(vcc),
	.datad(top_state[3]),
	.cin(gnd),
	.combout(\SRAM_address[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[0]~10 .lut_mask = 16'hCCAA;
defparam \SRAM_address[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N24
cycloneii_lcell_comb \Selector60~4 (
// Equation(s):
// \Selector60~4_combout  = (top_state[4] & ((top_state[2] & (write_count[0])) # (!top_state[2] & ((Y_data_count[0])))))

	.dataa(write_count[0]),
	.datab(Y_data_count[0]),
	.datac(top_state[2]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector60~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~4 .lut_mask = 16'hAC00;
defparam \Selector60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N26
cycloneii_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = (top_state[0] & (((top_state[3])))) # (!top_state[0] & ((top_state[3] & (SRAM_address[0])) # (!top_state[3] & ((\Selector60~4_combout )))))

	.dataa(top_state[0]),
	.datab(SRAM_address[0]),
	.datac(\Selector60~4_combout ),
	.datad(top_state[3]),
	.cin(gnd),
	.combout(\Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~2 .lut_mask = 16'hEE50;
defparam \Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N20
cycloneii_lcell_comb \Selector60~5 (
// Equation(s):
// \Selector60~5_combout  = (top_state[2] & (((SRAM_address[0])))) # (!top_state[2] & ((top_state[4] & (write_count[0])) # (!top_state[4] & ((SRAM_address[0])))))

	.dataa(write_count[0]),
	.datab(SRAM_address[0]),
	.datac(top_state[2]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector60~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~5 .lut_mask = 16'hCACC;
defparam \Selector60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N30
cycloneii_lcell_comb \Selector60~3 (
// Equation(s):
// \Selector60~3_combout  = (top_state[2] & (((Y_data_count[0] & top_state[4])))) # (!top_state[2] & ((SRAM_address[0]) # ((!top_state[4]))))

	.dataa(SRAM_address[0]),
	.datab(Y_data_count[0]),
	.datac(top_state[2]),
	.datad(top_state[4]),
	.cin(gnd),
	.combout(\Selector60~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector60~3 .lut_mask = 16'hCA0F;
defparam \Selector60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y8_N22
cycloneii_lcell_comb \Selector17~3 (
// Equation(s):
// \Selector17~3_combout  = (top_state[0] & ((\Selector17~2_combout  & (\Selector60~5_combout )) # (!\Selector17~2_combout  & ((\Selector60~3_combout ))))) # (!top_state[0] & (\Selector17~2_combout ))

	.dataa(top_state[0]),
	.datab(\Selector17~2_combout ),
	.datac(\Selector60~5_combout ),
	.datad(\Selector60~3_combout ),
	.cin(gnd),
	.combout(\Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~3 .lut_mask = 16'hE6C4;
defparam \Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y8_N19
cycloneii_lcell_ff \SRAM_address[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[0]~10_combout ),
	.sdata(\Selector17~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!top_state[1]),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[0]));

// Location: LCFF_X8_Y8_N19
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[0] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[0]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [0]));

// Location: LCCOMB_X34_Y8_N30
cycloneii_lcell_comb \Selector59~3 (
// Equation(s):
// \Selector59~3_combout  = (\Selector59~2_combout ) # ((SRAM_address[1] & (top_state[4] $ (!top_state[2]))))

	.dataa(\Selector59~2_combout ),
	.datab(SRAM_address[1]),
	.datac(top_state[4]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\Selector59~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~3 .lut_mask = 16'hEAAE;
defparam \Selector59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N10
cycloneii_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (top_state[2] & ((top_state[0] & ((\Add7~0_combout ))) # (!top_state[0] & (\Add5~0_combout ))))

	.dataa(\Add5~0_combout ),
	.datab(top_state[0]),
	.datac(\Add7~0_combout ),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hE200;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N24
cycloneii_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = (top_state[4] & ((\Selector16~0_combout ) # ((write_count[1] & !top_state[2]))))

	.dataa(write_count[1]),
	.datab(\Selector16~0_combout ),
	.datac(top_state[4]),
	.datad(top_state[2]),
	.cin(gnd),
	.combout(\Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~1 .lut_mask = 16'hC0E0;
defparam \Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N2
cycloneii_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = (\Selector16~1_combout ) # ((!top_state[4] & (SRAM_address[1] & \write_count[6]~0_combout )))

	.dataa(top_state[4]),
	.datab(SRAM_address[1]),
	.datac(\Selector16~1_combout ),
	.datad(\write_count[6]~0_combout ),
	.cin(gnd),
	.combout(\Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~2 .lut_mask = 16'hF4F0;
defparam \Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N0
cycloneii_lcell_comb \SRAM_address[1]~11 (
// Equation(s):
// \SRAM_address[1]~11_combout  = (top_state[3] & (\Selector59~3_combout )) # (!top_state[3] & ((\Selector16~2_combout )))

	.dataa(top_state[3]),
	.datab(\Selector59~3_combout ),
	.datac(vcc),
	.datad(\Selector16~2_combout ),
	.cin(gnd),
	.combout(\SRAM_address[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_address[1]~11 .lut_mask = 16'hDD88;
defparam \SRAM_address[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N4
cycloneii_lcell_comb \Selector16~3 (
// Equation(s):
// \Selector16~3_combout  = (top_state[3] & (((top_state[0]) # (SRAM_address[1])))) # (!top_state[3] & (\Selector59~5_combout  & (!top_state[0])))

	.dataa(\Selector59~5_combout ),
	.datab(top_state[3]),
	.datac(top_state[0]),
	.datad(SRAM_address[1]),
	.cin(gnd),
	.combout(\Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~3 .lut_mask = 16'hCEC2;
defparam \Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N6
cycloneii_lcell_comb \Selector59~6 (
// Equation(s):
// \Selector59~6_combout  = (top_state[4] & ((top_state[2] & (SRAM_address[1])) # (!top_state[2] & ((write_count[1]))))) # (!top_state[4] & (SRAM_address[1]))

	.dataa(SRAM_address[1]),
	.datab(top_state[4]),
	.datac(top_state[2]),
	.datad(write_count[1]),
	.cin(gnd),
	.combout(\Selector59~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector59~6 .lut_mask = 16'hAEA2;
defparam \Selector59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N16
cycloneii_lcell_comb \Selector16~4 (
// Equation(s):
// \Selector16~4_combout  = (\Selector16~3_combout  & (((\Selector59~6_combout ) # (!top_state[0])))) # (!\Selector16~3_combout  & (\Selector59~4_combout  & (top_state[0])))

	.dataa(\Selector59~4_combout ),
	.datab(\Selector16~3_combout ),
	.datac(top_state[0]),
	.datad(\Selector59~6_combout ),
	.cin(gnd),
	.combout(\Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~4 .lut_mask = 16'hEC2C;
defparam \Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y8_N1
cycloneii_lcell_ff \SRAM_address[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_address[1]~11_combout ),
	.sdata(\Selector16~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!top_state[1]),
	.ena(!\resetn~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[1]));

// Location: LCCOMB_X8_Y8_N4
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[1]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[1]~feeder_combout  = SRAM_address[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[1]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[1]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y8_N5
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[1] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [1]));

// Location: LCCOMB_X35_Y9_N4
cycloneii_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\SRAM_address[7]~13_combout  & (((Y_data_count[2]) # (\SRAM_address[7]~12_combout )))) # (!\SRAM_address[7]~13_combout  & (\Add5~2_combout  & ((!\SRAM_address[7]~12_combout ))))

	.dataa(\Add5~2_combout ),
	.datab(\SRAM_address[7]~13_combout ),
	.datac(Y_data_count[2]),
	.datad(\SRAM_address[7]~12_combout ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hCCE2;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N6
cycloneii_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (\SRAM_address[7]~12_combout  & ((\Selector15~0_combout  & (data_count[2])) # (!\Selector15~0_combout  & ((\Add7~2_combout ))))) # (!\SRAM_address[7]~12_combout  & (((\Selector15~0_combout ))))

	.dataa(data_count[2]),
	.datab(\SRAM_address[7]~12_combout ),
	.datac(\Selector15~0_combout ),
	.datad(\Add7~2_combout ),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'hBCB0;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y4_N28
cycloneii_lcell_comb \Selector15~2 (
// Equation(s):
// \Selector15~2_combout  = (write_count[2] & ((\Selector12~0_combout ) # ((\Selector13~9_combout  & \Selector15~1_combout )))) # (!write_count[2] & (\Selector13~9_combout  & ((\Selector15~1_combout ))))

	.dataa(write_count[2]),
	.datab(\Selector13~9_combout ),
	.datac(\Selector12~0_combout ),
	.datad(\Selector15~1_combout ),
	.cin(gnd),
	.combout(\Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~2 .lut_mask = 16'hECA0;
defparam \Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y4_N29
cycloneii_lcell_ff \SRAM_address[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector15~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[2]));

// Location: LCCOMB_X35_Y4_N30
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[2]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[2]~feeder_combout  = SRAM_address[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[2]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[2]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y4_N31
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[2] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [2]));

// Location: LCCOMB_X34_Y4_N14
cycloneii_lcell_comb \Selector14~2 (
// Equation(s):
// \Selector14~2_combout  = (\Selector14~1_combout  & ((\Selector13~9_combout ) # ((write_count[3] & \Selector12~0_combout )))) # (!\Selector14~1_combout  & (write_count[3] & (\Selector12~0_combout )))

	.dataa(\Selector14~1_combout ),
	.datab(write_count[3]),
	.datac(\Selector12~0_combout ),
	.datad(\Selector13~9_combout ),
	.cin(gnd),
	.combout(\Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~2 .lut_mask = 16'hEAC0;
defparam \Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y4_N15
cycloneii_lcell_ff \SRAM_address[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\Selector14~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SRAM_address[4]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(SRAM_address[3]));

// Location: LCCOMB_X35_Y4_N24
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[3]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[3]~feeder_combout  = SRAM_address[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[3]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[3]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y4_N25
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[3] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [3]));

// Location: LCCOMB_X35_Y4_N10
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[4]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[4]~feeder_combout  = SRAM_address[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[4]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[4]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y4_N11
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[4] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [4]));

// Location: LCCOMB_X35_Y4_N4
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[5]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[5]~feeder_combout  = SRAM_address[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[5]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[5]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y4_N5
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[5] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [5]));

// Location: LCCOMB_X35_Y4_N14
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[6]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[6]~feeder_combout  = SRAM_address[6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[6]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[6]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y4_N15
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[6] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [6]));

// Location: LCCOMB_X34_Y4_N30
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[7]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[7]~feeder_combout  = SRAM_address[7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[7]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[7]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y4_N31
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[7] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [7]));

// Location: LCFF_X35_Y4_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[8] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[8]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [8]));

// Location: LCCOMB_X35_Y4_N2
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[9]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[9]~feeder_combout  = SRAM_address[9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[9]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[9]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y4_N3
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[9] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [9]));

// Location: LCCOMB_X35_Y4_N28
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[10]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[10]~feeder_combout  = SRAM_address[10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[10]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[10]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y4_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[10] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [10]));

// Location: LCFF_X35_Y4_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[11] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[11]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [11]));

// Location: LCCOMB_X38_Y6_N28
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[12]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[12]~feeder_combout  = SRAM_address[12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[12]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[12]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y6_N29
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[12] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [12]));

// Location: LCCOMB_X38_Y6_N6
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[13]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[13]~feeder_combout  = SRAM_address[13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[13]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[13]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y6_N7
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[13] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [13]));

// Location: LCFF_X38_Y6_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[14] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[14]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [14]));

// Location: LCFF_X38_Y6_N19
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[15] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[15]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [15]));

// Location: LCCOMB_X38_Y6_N20
cycloneii_lcell_comb \SRAM_unit|SRAM_ADDRESS_O[16]~feeder (
// Equation(s):
// \SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout  = SRAM_address[16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(SRAM_address[16]),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_ADDRESS_O[16]~feeder .lut_mask = 16'hFF00;
defparam \SRAM_unit|SRAM_ADDRESS_O[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y6_N21
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[16] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_ADDRESS_O[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [16]));

// Location: LCFF_X38_Y6_N23
cycloneii_lcell_ff \SRAM_unit|SRAM_ADDRESS_O[17] (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(gnd),
	.sdata(SRAM_address[17]),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_ADDRESS_O [17]));

// Location: CLKCTRL_G3
cycloneii_clkctrl \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ));
// synopsys translate_off
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl .clock_type = "global clock";
defparam \SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y12_N22
cycloneii_lcell_comb \SRAM_unit|SRAM_LB_N_O~0 (
// Equation(s):
// \SRAM_unit|SRAM_LB_N_O~0_combout  = !\CLOCK_50_I~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\CLOCK_50_I~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_LB_N_O~0_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_LB_N_O~0 .lut_mask = 16'h0F0F;
defparam \SRAM_unit|SRAM_LB_N_O~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y12_N23
cycloneii_lcell_ff \SRAM_unit|SRAM_LB_N_O (
	.clk(!\SRAM_unit|Clock_100_PLL_inst|altpll_component|_clk0~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_LB_N_O~0_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_LB_N_O~regout ));

// Location: LCCOMB_X23_Y1_N16
cycloneii_lcell_comb \SRAM_unit|SRAM_CE_N_O~feeder (
// Equation(s):
// \SRAM_unit|SRAM_CE_N_O~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\SRAM_unit|SRAM_CE_N_O~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SRAM_unit|SRAM_CE_N_O~feeder .lut_mask = 16'hFFFF;
defparam \SRAM_unit|SRAM_CE_N_O~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y1_N17
cycloneii_lcell_ff \SRAM_unit|SRAM_CE_N_O (
	.clk(\CLOCK_50_I~clkctrl_outclk ),
	.datain(\SRAM_unit|SRAM_CE_N_O~feeder_combout ),
	.sdata(gnd),
	.aclr(\SWITCH_I~combout [17]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SRAM_unit|SRAM_CE_N_O~regout ));

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[0]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[0]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[0]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[0]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[0]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[0]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[0]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[0]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[0]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[1]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[1]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[1]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[1]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[1]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[1]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[1]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[1]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[1]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[2]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[2]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[2]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[2]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[2]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[2]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[2]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[2]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[2]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PUSH_BUTTON_I[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PUSH_BUTTON_I[3]));
// synopsys translate_off
defparam \PUSH_BUTTON_I[3]~I .input_async_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .input_power_up = "low";
defparam \PUSH_BUTTON_I[3]~I .input_register_mode = "none";
defparam \PUSH_BUTTON_I[3]~I .input_sync_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .oe_async_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .oe_power_up = "low";
defparam \PUSH_BUTTON_I[3]~I .oe_register_mode = "none";
defparam \PUSH_BUTTON_I[3]~I .oe_sync_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .operation_mode = "input";
defparam \PUSH_BUTTON_I[3]~I .output_async_reset = "none";
defparam \PUSH_BUTTON_I[3]~I .output_power_up = "low";
defparam \PUSH_BUTTON_I[3]~I .output_register_mode = "none";
defparam \PUSH_BUTTON_I[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[0]));
// synopsys translate_off
defparam \SWITCH_I[0]~I .input_async_reset = "none";
defparam \SWITCH_I[0]~I .input_power_up = "low";
defparam \SWITCH_I[0]~I .input_register_mode = "none";
defparam \SWITCH_I[0]~I .input_sync_reset = "none";
defparam \SWITCH_I[0]~I .oe_async_reset = "none";
defparam \SWITCH_I[0]~I .oe_power_up = "low";
defparam \SWITCH_I[0]~I .oe_register_mode = "none";
defparam \SWITCH_I[0]~I .oe_sync_reset = "none";
defparam \SWITCH_I[0]~I .operation_mode = "input";
defparam \SWITCH_I[0]~I .output_async_reset = "none";
defparam \SWITCH_I[0]~I .output_power_up = "low";
defparam \SWITCH_I[0]~I .output_register_mode = "none";
defparam \SWITCH_I[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[1]));
// synopsys translate_off
defparam \SWITCH_I[1]~I .input_async_reset = "none";
defparam \SWITCH_I[1]~I .input_power_up = "low";
defparam \SWITCH_I[1]~I .input_register_mode = "none";
defparam \SWITCH_I[1]~I .input_sync_reset = "none";
defparam \SWITCH_I[1]~I .oe_async_reset = "none";
defparam \SWITCH_I[1]~I .oe_power_up = "low";
defparam \SWITCH_I[1]~I .oe_register_mode = "none";
defparam \SWITCH_I[1]~I .oe_sync_reset = "none";
defparam \SWITCH_I[1]~I .operation_mode = "input";
defparam \SWITCH_I[1]~I .output_async_reset = "none";
defparam \SWITCH_I[1]~I .output_power_up = "low";
defparam \SWITCH_I[1]~I .output_register_mode = "none";
defparam \SWITCH_I[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[2]));
// synopsys translate_off
defparam \SWITCH_I[2]~I .input_async_reset = "none";
defparam \SWITCH_I[2]~I .input_power_up = "low";
defparam \SWITCH_I[2]~I .input_register_mode = "none";
defparam \SWITCH_I[2]~I .input_sync_reset = "none";
defparam \SWITCH_I[2]~I .oe_async_reset = "none";
defparam \SWITCH_I[2]~I .oe_power_up = "low";
defparam \SWITCH_I[2]~I .oe_register_mode = "none";
defparam \SWITCH_I[2]~I .oe_sync_reset = "none";
defparam \SWITCH_I[2]~I .operation_mode = "input";
defparam \SWITCH_I[2]~I .output_async_reset = "none";
defparam \SWITCH_I[2]~I .output_power_up = "low";
defparam \SWITCH_I[2]~I .output_register_mode = "none";
defparam \SWITCH_I[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[3]));
// synopsys translate_off
defparam \SWITCH_I[3]~I .input_async_reset = "none";
defparam \SWITCH_I[3]~I .input_power_up = "low";
defparam \SWITCH_I[3]~I .input_register_mode = "none";
defparam \SWITCH_I[3]~I .input_sync_reset = "none";
defparam \SWITCH_I[3]~I .oe_async_reset = "none";
defparam \SWITCH_I[3]~I .oe_power_up = "low";
defparam \SWITCH_I[3]~I .oe_register_mode = "none";
defparam \SWITCH_I[3]~I .oe_sync_reset = "none";
defparam \SWITCH_I[3]~I .operation_mode = "input";
defparam \SWITCH_I[3]~I .output_async_reset = "none";
defparam \SWITCH_I[3]~I .output_power_up = "low";
defparam \SWITCH_I[3]~I .output_register_mode = "none";
defparam \SWITCH_I[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[4]));
// synopsys translate_off
defparam \SWITCH_I[4]~I .input_async_reset = "none";
defparam \SWITCH_I[4]~I .input_power_up = "low";
defparam \SWITCH_I[4]~I .input_register_mode = "none";
defparam \SWITCH_I[4]~I .input_sync_reset = "none";
defparam \SWITCH_I[4]~I .oe_async_reset = "none";
defparam \SWITCH_I[4]~I .oe_power_up = "low";
defparam \SWITCH_I[4]~I .oe_register_mode = "none";
defparam \SWITCH_I[4]~I .oe_sync_reset = "none";
defparam \SWITCH_I[4]~I .operation_mode = "input";
defparam \SWITCH_I[4]~I .output_async_reset = "none";
defparam \SWITCH_I[4]~I .output_power_up = "low";
defparam \SWITCH_I[4]~I .output_register_mode = "none";
defparam \SWITCH_I[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[5]));
// synopsys translate_off
defparam \SWITCH_I[5]~I .input_async_reset = "none";
defparam \SWITCH_I[5]~I .input_power_up = "low";
defparam \SWITCH_I[5]~I .input_register_mode = "none";
defparam \SWITCH_I[5]~I .input_sync_reset = "none";
defparam \SWITCH_I[5]~I .oe_async_reset = "none";
defparam \SWITCH_I[5]~I .oe_power_up = "low";
defparam \SWITCH_I[5]~I .oe_register_mode = "none";
defparam \SWITCH_I[5]~I .oe_sync_reset = "none";
defparam \SWITCH_I[5]~I .operation_mode = "input";
defparam \SWITCH_I[5]~I .output_async_reset = "none";
defparam \SWITCH_I[5]~I .output_power_up = "low";
defparam \SWITCH_I[5]~I .output_register_mode = "none";
defparam \SWITCH_I[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[6]));
// synopsys translate_off
defparam \SWITCH_I[6]~I .input_async_reset = "none";
defparam \SWITCH_I[6]~I .input_power_up = "low";
defparam \SWITCH_I[6]~I .input_register_mode = "none";
defparam \SWITCH_I[6]~I .input_sync_reset = "none";
defparam \SWITCH_I[6]~I .oe_async_reset = "none";
defparam \SWITCH_I[6]~I .oe_power_up = "low";
defparam \SWITCH_I[6]~I .oe_register_mode = "none";
defparam \SWITCH_I[6]~I .oe_sync_reset = "none";
defparam \SWITCH_I[6]~I .operation_mode = "input";
defparam \SWITCH_I[6]~I .output_async_reset = "none";
defparam \SWITCH_I[6]~I .output_power_up = "low";
defparam \SWITCH_I[6]~I .output_register_mode = "none";
defparam \SWITCH_I[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[7]));
// synopsys translate_off
defparam \SWITCH_I[7]~I .input_async_reset = "none";
defparam \SWITCH_I[7]~I .input_power_up = "low";
defparam \SWITCH_I[7]~I .input_register_mode = "none";
defparam \SWITCH_I[7]~I .input_sync_reset = "none";
defparam \SWITCH_I[7]~I .oe_async_reset = "none";
defparam \SWITCH_I[7]~I .oe_power_up = "low";
defparam \SWITCH_I[7]~I .oe_register_mode = "none";
defparam \SWITCH_I[7]~I .oe_sync_reset = "none";
defparam \SWITCH_I[7]~I .operation_mode = "input";
defparam \SWITCH_I[7]~I .output_async_reset = "none";
defparam \SWITCH_I[7]~I .output_power_up = "low";
defparam \SWITCH_I[7]~I .output_register_mode = "none";
defparam \SWITCH_I[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[8]));
// synopsys translate_off
defparam \SWITCH_I[8]~I .input_async_reset = "none";
defparam \SWITCH_I[8]~I .input_power_up = "low";
defparam \SWITCH_I[8]~I .input_register_mode = "none";
defparam \SWITCH_I[8]~I .input_sync_reset = "none";
defparam \SWITCH_I[8]~I .oe_async_reset = "none";
defparam \SWITCH_I[8]~I .oe_power_up = "low";
defparam \SWITCH_I[8]~I .oe_register_mode = "none";
defparam \SWITCH_I[8]~I .oe_sync_reset = "none";
defparam \SWITCH_I[8]~I .operation_mode = "input";
defparam \SWITCH_I[8]~I .output_async_reset = "none";
defparam \SWITCH_I[8]~I .output_power_up = "low";
defparam \SWITCH_I[8]~I .output_register_mode = "none";
defparam \SWITCH_I[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[9]));
// synopsys translate_off
defparam \SWITCH_I[9]~I .input_async_reset = "none";
defparam \SWITCH_I[9]~I .input_power_up = "low";
defparam \SWITCH_I[9]~I .input_register_mode = "none";
defparam \SWITCH_I[9]~I .input_sync_reset = "none";
defparam \SWITCH_I[9]~I .oe_async_reset = "none";
defparam \SWITCH_I[9]~I .oe_power_up = "low";
defparam \SWITCH_I[9]~I .oe_register_mode = "none";
defparam \SWITCH_I[9]~I .oe_sync_reset = "none";
defparam \SWITCH_I[9]~I .operation_mode = "input";
defparam \SWITCH_I[9]~I .output_async_reset = "none";
defparam \SWITCH_I[9]~I .output_power_up = "low";
defparam \SWITCH_I[9]~I .output_register_mode = "none";
defparam \SWITCH_I[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[10]));
// synopsys translate_off
defparam \SWITCH_I[10]~I .input_async_reset = "none";
defparam \SWITCH_I[10]~I .input_power_up = "low";
defparam \SWITCH_I[10]~I .input_register_mode = "none";
defparam \SWITCH_I[10]~I .input_sync_reset = "none";
defparam \SWITCH_I[10]~I .oe_async_reset = "none";
defparam \SWITCH_I[10]~I .oe_power_up = "low";
defparam \SWITCH_I[10]~I .oe_register_mode = "none";
defparam \SWITCH_I[10]~I .oe_sync_reset = "none";
defparam \SWITCH_I[10]~I .operation_mode = "input";
defparam \SWITCH_I[10]~I .output_async_reset = "none";
defparam \SWITCH_I[10]~I .output_power_up = "low";
defparam \SWITCH_I[10]~I .output_register_mode = "none";
defparam \SWITCH_I[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[11]));
// synopsys translate_off
defparam \SWITCH_I[11]~I .input_async_reset = "none";
defparam \SWITCH_I[11]~I .input_power_up = "low";
defparam \SWITCH_I[11]~I .input_register_mode = "none";
defparam \SWITCH_I[11]~I .input_sync_reset = "none";
defparam \SWITCH_I[11]~I .oe_async_reset = "none";
defparam \SWITCH_I[11]~I .oe_power_up = "low";
defparam \SWITCH_I[11]~I .oe_register_mode = "none";
defparam \SWITCH_I[11]~I .oe_sync_reset = "none";
defparam \SWITCH_I[11]~I .operation_mode = "input";
defparam \SWITCH_I[11]~I .output_async_reset = "none";
defparam \SWITCH_I[11]~I .output_power_up = "low";
defparam \SWITCH_I[11]~I .output_register_mode = "none";
defparam \SWITCH_I[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[12]));
// synopsys translate_off
defparam \SWITCH_I[12]~I .input_async_reset = "none";
defparam \SWITCH_I[12]~I .input_power_up = "low";
defparam \SWITCH_I[12]~I .input_register_mode = "none";
defparam \SWITCH_I[12]~I .input_sync_reset = "none";
defparam \SWITCH_I[12]~I .oe_async_reset = "none";
defparam \SWITCH_I[12]~I .oe_power_up = "low";
defparam \SWITCH_I[12]~I .oe_register_mode = "none";
defparam \SWITCH_I[12]~I .oe_sync_reset = "none";
defparam \SWITCH_I[12]~I .operation_mode = "input";
defparam \SWITCH_I[12]~I .output_async_reset = "none";
defparam \SWITCH_I[12]~I .output_power_up = "low";
defparam \SWITCH_I[12]~I .output_register_mode = "none";
defparam \SWITCH_I[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[13]));
// synopsys translate_off
defparam \SWITCH_I[13]~I .input_async_reset = "none";
defparam \SWITCH_I[13]~I .input_power_up = "low";
defparam \SWITCH_I[13]~I .input_register_mode = "none";
defparam \SWITCH_I[13]~I .input_sync_reset = "none";
defparam \SWITCH_I[13]~I .oe_async_reset = "none";
defparam \SWITCH_I[13]~I .oe_power_up = "low";
defparam \SWITCH_I[13]~I .oe_register_mode = "none";
defparam \SWITCH_I[13]~I .oe_sync_reset = "none";
defparam \SWITCH_I[13]~I .operation_mode = "input";
defparam \SWITCH_I[13]~I .output_async_reset = "none";
defparam \SWITCH_I[13]~I .output_power_up = "low";
defparam \SWITCH_I[13]~I .output_register_mode = "none";
defparam \SWITCH_I[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[14]));
// synopsys translate_off
defparam \SWITCH_I[14]~I .input_async_reset = "none";
defparam \SWITCH_I[14]~I .input_power_up = "low";
defparam \SWITCH_I[14]~I .input_register_mode = "none";
defparam \SWITCH_I[14]~I .input_sync_reset = "none";
defparam \SWITCH_I[14]~I .oe_async_reset = "none";
defparam \SWITCH_I[14]~I .oe_power_up = "low";
defparam \SWITCH_I[14]~I .oe_register_mode = "none";
defparam \SWITCH_I[14]~I .oe_sync_reset = "none";
defparam \SWITCH_I[14]~I .operation_mode = "input";
defparam \SWITCH_I[14]~I .output_async_reset = "none";
defparam \SWITCH_I[14]~I .output_power_up = "low";
defparam \SWITCH_I[14]~I .output_register_mode = "none";
defparam \SWITCH_I[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[15]));
// synopsys translate_off
defparam \SWITCH_I[15]~I .input_async_reset = "none";
defparam \SWITCH_I[15]~I .input_power_up = "low";
defparam \SWITCH_I[15]~I .input_register_mode = "none";
defparam \SWITCH_I[15]~I .input_sync_reset = "none";
defparam \SWITCH_I[15]~I .oe_async_reset = "none";
defparam \SWITCH_I[15]~I .oe_power_up = "low";
defparam \SWITCH_I[15]~I .oe_register_mode = "none";
defparam \SWITCH_I[15]~I .oe_sync_reset = "none";
defparam \SWITCH_I[15]~I .operation_mode = "input";
defparam \SWITCH_I[15]~I .output_async_reset = "none";
defparam \SWITCH_I[15]~I .output_power_up = "low";
defparam \SWITCH_I[15]~I .output_register_mode = "none";
defparam \SWITCH_I[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SWITCH_I[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SWITCH_I[16]));
// synopsys translate_off
defparam \SWITCH_I[16]~I .input_async_reset = "none";
defparam \SWITCH_I[16]~I .input_power_up = "low";
defparam \SWITCH_I[16]~I .input_register_mode = "none";
defparam \SWITCH_I[16]~I .input_sync_reset = "none";
defparam \SWITCH_I[16]~I .oe_async_reset = "none";
defparam \SWITCH_I[16]~I .oe_power_up = "low";
defparam \SWITCH_I[16]~I .oe_register_mode = "none";
defparam \SWITCH_I[16]~I .oe_sync_reset = "none";
defparam \SWITCH_I[16]~I .operation_mode = "input";
defparam \SWITCH_I[16]~I .output_async_reset = "none";
defparam \SWITCH_I[16]~I .output_power_up = "low";
defparam \SWITCH_I[16]~I .output_register_mode = "none";
defparam \SWITCH_I[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][0]~I (
	.datain(\unit0|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][1]~I (
	.datain(\unit0|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][2]~I (
	.datain(\unit0|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][3]~I (
	.datain(\unit0|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][4]~I (
	.datain(\unit0|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][5]~I (
	.datain(\unit0|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[0][6]~I (
	.datain(!\unit0|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_0_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[0][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[0][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][0]~I (
	.datain(\unit1|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][1]~I (
	.datain(\unit1|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][2]~I (
	.datain(\unit1|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][3]~I (
	.datain(\unit1|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][4]~I (
	.datain(\unit1|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][5]~I (
	.datain(\unit1|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[1][6]~I (
	.datain(!\unit1|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_1_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[1][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[1][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][0]~I (
	.datain(\unit2|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][1]~I (
	.datain(\unit2|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][2]~I (
	.datain(\unit2|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][3]~I (
	.datain(\unit2|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][4]~I (
	.datain(\unit2|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][5]~I (
	.datain(\unit2|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[2][6]~I (
	.datain(!\unit2|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_2_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[2][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[2][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][0]~I (
	.datain(\unit3|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][2]~I (
	.datain(\unit3|Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][3]~I (
	.datain(\unit3|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][4]~I (
	.datain(SRAM_address[16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][5]~I (
	.datain(\unit3|Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[3][6]~I (
	.datain(!SRAM_address[17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_3_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[3][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[3][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][0]~I (
	.datain(\unit4|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][1]~I (
	.datain(\unit4|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][2]~I (
	.datain(\unit4|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][3]~I (
	.datain(\unit4|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][4]~I (
	.datain(\unit4|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][5]~I (
	.datain(\unit4|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[4][6]~I (
	.datain(!\unit4|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_4_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[4][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[4][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][0]~I (
	.datain(\unit5|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][1]~I (
	.datain(\unit5|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][2]~I (
	.datain(\unit5|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][3]~I (
	.datain(\unit5|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][4]~I (
	.datain(\unit5|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][5]~I (
	.datain(\unit5|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[5][6]~I (
	.datain(!\unit5|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_5_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[5][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[5][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][0]~I (
	.datain(\unit6|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][1]~I (
	.datain(\unit6|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][2]~I (
	.datain(\unit6|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][3]~I (
	.datain(\unit6|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][4]~I (
	.datain(\unit6|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][5]~I (
	.datain(\unit6|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[6][6]~I (
	.datain(!\unit6|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_6_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[6][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[6][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][0]~I (
	.datain(\unit7|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_0));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][0]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][1]~I (
	.datain(\unit7|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_1));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][1]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][2]~I (
	.datain(\unit7|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_2));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][2]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][3]~I (
	.datain(\unit7|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_3));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][3]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][4]~I (
	.datain(\unit7|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_4));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][4]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][5]~I (
	.datain(\unit7|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_5));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][5]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SEVEN_SEGMENT_N_O[7][6]~I (
	.datain(!\unit7|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SEVEN_SEGMENT_N_O_7_6));
// synopsys translate_off
defparam \SEVEN_SEGMENT_N_O[7][6]~I .input_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .input_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .input_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .input_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .oe_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .oe_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .oe_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .oe_sync_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .operation_mode = "output";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .output_async_reset = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .output_power_up = "low";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .output_register_mode = "none";
defparam \SEVEN_SEGMENT_N_O[7][6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[0]~I (
	.datain(top_state[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[0]));
// synopsys translate_off
defparam \LED_GREEN_O[0]~I .input_async_reset = "none";
defparam \LED_GREEN_O[0]~I .input_power_up = "low";
defparam \LED_GREEN_O[0]~I .input_register_mode = "none";
defparam \LED_GREEN_O[0]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[0]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[0]~I .oe_power_up = "low";
defparam \LED_GREEN_O[0]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[0]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[0]~I .operation_mode = "output";
defparam \LED_GREEN_O[0]~I .output_async_reset = "none";
defparam \LED_GREEN_O[0]~I .output_power_up = "low";
defparam \LED_GREEN_O[0]~I .output_register_mode = "none";
defparam \LED_GREEN_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[1]~I (
	.datain(top_state[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[1]));
// synopsys translate_off
defparam \LED_GREEN_O[1]~I .input_async_reset = "none";
defparam \LED_GREEN_O[1]~I .input_power_up = "low";
defparam \LED_GREEN_O[1]~I .input_register_mode = "none";
defparam \LED_GREEN_O[1]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[1]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[1]~I .oe_power_up = "low";
defparam \LED_GREEN_O[1]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[1]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[1]~I .operation_mode = "output";
defparam \LED_GREEN_O[1]~I .output_async_reset = "none";
defparam \LED_GREEN_O[1]~I .output_power_up = "low";
defparam \LED_GREEN_O[1]~I .output_register_mode = "none";
defparam \LED_GREEN_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[2]~I (
	.datain(top_state[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[2]));
// synopsys translate_off
defparam \LED_GREEN_O[2]~I .input_async_reset = "none";
defparam \LED_GREEN_O[2]~I .input_power_up = "low";
defparam \LED_GREEN_O[2]~I .input_register_mode = "none";
defparam \LED_GREEN_O[2]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[2]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[2]~I .oe_power_up = "low";
defparam \LED_GREEN_O[2]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[2]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[2]~I .operation_mode = "output";
defparam \LED_GREEN_O[2]~I .output_async_reset = "none";
defparam \LED_GREEN_O[2]~I .output_power_up = "low";
defparam \LED_GREEN_O[2]~I .output_register_mode = "none";
defparam \LED_GREEN_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[3]~I (
	.datain(top_state[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[3]));
// synopsys translate_off
defparam \LED_GREEN_O[3]~I .input_async_reset = "none";
defparam \LED_GREEN_O[3]~I .input_power_up = "low";
defparam \LED_GREEN_O[3]~I .input_register_mode = "none";
defparam \LED_GREEN_O[3]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[3]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[3]~I .oe_power_up = "low";
defparam \LED_GREEN_O[3]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[3]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[3]~I .operation_mode = "output";
defparam \LED_GREEN_O[3]~I .output_async_reset = "none";
defparam \LED_GREEN_O[3]~I .output_power_up = "low";
defparam \LED_GREEN_O[3]~I .output_register_mode = "none";
defparam \LED_GREEN_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[4]~I (
	.datain(top_state[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[4]));
// synopsys translate_off
defparam \LED_GREEN_O[4]~I .input_async_reset = "none";
defparam \LED_GREEN_O[4]~I .input_power_up = "low";
defparam \LED_GREEN_O[4]~I .input_register_mode = "none";
defparam \LED_GREEN_O[4]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[4]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[4]~I .oe_power_up = "low";
defparam \LED_GREEN_O[4]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[4]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[4]~I .operation_mode = "output";
defparam \LED_GREEN_O[4]~I .output_async_reset = "none";
defparam \LED_GREEN_O[4]~I .output_power_up = "low";
defparam \LED_GREEN_O[4]~I .output_register_mode = "none";
defparam \LED_GREEN_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[5]~I (
	.datain(\UART_unit|UART_RX|Frame_error [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[5]));
// synopsys translate_off
defparam \LED_GREEN_O[5]~I .input_async_reset = "none";
defparam \LED_GREEN_O[5]~I .input_power_up = "low";
defparam \LED_GREEN_O[5]~I .input_register_mode = "none";
defparam \LED_GREEN_O[5]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[5]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[5]~I .oe_power_up = "low";
defparam \LED_GREEN_O[5]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[5]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[5]~I .operation_mode = "output";
defparam \LED_GREEN_O[5]~I .output_async_reset = "none";
defparam \LED_GREEN_O[5]~I .output_power_up = "low";
defparam \LED_GREEN_O[5]~I .output_register_mode = "none";
defparam \LED_GREEN_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[6]~I (
	.datain(\UART_unit|UART_RX|Frame_error [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[6]));
// synopsys translate_off
defparam \LED_GREEN_O[6]~I .input_async_reset = "none";
defparam \LED_GREEN_O[6]~I .input_power_up = "low";
defparam \LED_GREEN_O[6]~I .input_register_mode = "none";
defparam \LED_GREEN_O[6]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[6]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[6]~I .oe_power_up = "low";
defparam \LED_GREEN_O[6]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[6]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[6]~I .operation_mode = "output";
defparam \LED_GREEN_O[6]~I .output_async_reset = "none";
defparam \LED_GREEN_O[6]~I .output_power_up = "low";
defparam \LED_GREEN_O[6]~I .output_register_mode = "none";
defparam \LED_GREEN_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[7]~I (
	.datain(\UART_unit|UART_RX|Frame_error [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[7]));
// synopsys translate_off
defparam \LED_GREEN_O[7]~I .input_async_reset = "none";
defparam \LED_GREEN_O[7]~I .input_power_up = "low";
defparam \LED_GREEN_O[7]~I .input_register_mode = "none";
defparam \LED_GREEN_O[7]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[7]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[7]~I .oe_power_up = "low";
defparam \LED_GREEN_O[7]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[7]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[7]~I .operation_mode = "output";
defparam \LED_GREEN_O[7]~I .output_async_reset = "none";
defparam \LED_GREEN_O[7]~I .output_power_up = "low";
defparam \LED_GREEN_O[7]~I .output_register_mode = "none";
defparam \LED_GREEN_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LED_GREEN_O[8]~I (
	.datain(\UART_unit|UART_RX|Frame_error [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LED_GREEN_O[8]));
// synopsys translate_off
defparam \LED_GREEN_O[8]~I .input_async_reset = "none";
defparam \LED_GREEN_O[8]~I .input_power_up = "low";
defparam \LED_GREEN_O[8]~I .input_register_mode = "none";
defparam \LED_GREEN_O[8]~I .input_sync_reset = "none";
defparam \LED_GREEN_O[8]~I .oe_async_reset = "none";
defparam \LED_GREEN_O[8]~I .oe_power_up = "low";
defparam \LED_GREEN_O[8]~I .oe_register_mode = "none";
defparam \LED_GREEN_O[8]~I .oe_sync_reset = "none";
defparam \LED_GREEN_O[8]~I .operation_mode = "output";
defparam \LED_GREEN_O[8]~I .output_async_reset = "none";
defparam \LED_GREEN_O[8]~I .output_power_up = "low";
defparam \LED_GREEN_O[8]~I .output_register_mode = "none";
defparam \LED_GREEN_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_CLOCK_O~I (
	.datain(\CLOCK_50_I~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLOCK_O));
// synopsys translate_off
defparam \VGA_CLOCK_O~I .input_async_reset = "none";
defparam \VGA_CLOCK_O~I .input_power_up = "low";
defparam \VGA_CLOCK_O~I .input_register_mode = "none";
defparam \VGA_CLOCK_O~I .input_sync_reset = "none";
defparam \VGA_CLOCK_O~I .oe_async_reset = "none";
defparam \VGA_CLOCK_O~I .oe_power_up = "low";
defparam \VGA_CLOCK_O~I .oe_register_mode = "none";
defparam \VGA_CLOCK_O~I .oe_sync_reset = "none";
defparam \VGA_CLOCK_O~I .operation_mode = "output";
defparam \VGA_CLOCK_O~I .output_async_reset = "none";
defparam \VGA_CLOCK_O~I .output_power_up = "low";
defparam \VGA_CLOCK_O~I .output_register_mode = "none";
defparam \VGA_CLOCK_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_HSYNC_O~I (
	.datain(\VGA_unit|VGA_unit|oVGA_H_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HSYNC_O));
// synopsys translate_off
defparam \VGA_HSYNC_O~I .input_async_reset = "none";
defparam \VGA_HSYNC_O~I .input_power_up = "low";
defparam \VGA_HSYNC_O~I .input_register_mode = "none";
defparam \VGA_HSYNC_O~I .input_sync_reset = "none";
defparam \VGA_HSYNC_O~I .oe_async_reset = "none";
defparam \VGA_HSYNC_O~I .oe_power_up = "low";
defparam \VGA_HSYNC_O~I .oe_register_mode = "none";
defparam \VGA_HSYNC_O~I .oe_sync_reset = "none";
defparam \VGA_HSYNC_O~I .operation_mode = "output";
defparam \VGA_HSYNC_O~I .output_async_reset = "none";
defparam \VGA_HSYNC_O~I .output_power_up = "low";
defparam \VGA_HSYNC_O~I .output_register_mode = "none";
defparam \VGA_HSYNC_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_VSYNC_O~I (
	.datain(\VGA_unit|VGA_unit|oVGA_V_SYNC~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VSYNC_O));
// synopsys translate_off
defparam \VGA_VSYNC_O~I .input_async_reset = "none";
defparam \VGA_VSYNC_O~I .input_power_up = "low";
defparam \VGA_VSYNC_O~I .input_register_mode = "none";
defparam \VGA_VSYNC_O~I .input_sync_reset = "none";
defparam \VGA_VSYNC_O~I .oe_async_reset = "none";
defparam \VGA_VSYNC_O~I .oe_power_up = "low";
defparam \VGA_VSYNC_O~I .oe_register_mode = "none";
defparam \VGA_VSYNC_O~I .oe_sync_reset = "none";
defparam \VGA_VSYNC_O~I .operation_mode = "output";
defparam \VGA_VSYNC_O~I .output_async_reset = "none";
defparam \VGA_VSYNC_O~I .output_power_up = "low";
defparam \VGA_VSYNC_O~I .output_register_mode = "none";
defparam \VGA_VSYNC_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLANK_O~I (
	.datain(\VGA_unit|VGA_unit|oVGA_BLANK~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK_O));
// synopsys translate_off
defparam \VGA_BLANK_O~I .input_async_reset = "none";
defparam \VGA_BLANK_O~I .input_power_up = "low";
defparam \VGA_BLANK_O~I .input_register_mode = "none";
defparam \VGA_BLANK_O~I .input_sync_reset = "none";
defparam \VGA_BLANK_O~I .oe_async_reset = "none";
defparam \VGA_BLANK_O~I .oe_power_up = "low";
defparam \VGA_BLANK_O~I .oe_register_mode = "none";
defparam \VGA_BLANK_O~I .oe_sync_reset = "none";
defparam \VGA_BLANK_O~I .operation_mode = "output";
defparam \VGA_BLANK_O~I .output_async_reset = "none";
defparam \VGA_BLANK_O~I .output_power_up = "low";
defparam \VGA_BLANK_O~I .output_register_mode = "none";
defparam \VGA_BLANK_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_SYNC_O~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC_O));
// synopsys translate_off
defparam \VGA_SYNC_O~I .input_async_reset = "none";
defparam \VGA_SYNC_O~I .input_power_up = "low";
defparam \VGA_SYNC_O~I .input_register_mode = "none";
defparam \VGA_SYNC_O~I .input_sync_reset = "none";
defparam \VGA_SYNC_O~I .oe_async_reset = "none";
defparam \VGA_SYNC_O~I .oe_power_up = "low";
defparam \VGA_SYNC_O~I .oe_register_mode = "none";
defparam \VGA_SYNC_O~I .oe_sync_reset = "none";
defparam \VGA_SYNC_O~I .operation_mode = "output";
defparam \VGA_SYNC_O~I .output_async_reset = "none";
defparam \VGA_SYNC_O~I .output_power_up = "low";
defparam \VGA_SYNC_O~I .output_register_mode = "none";
defparam \VGA_SYNC_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[0]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[0]));
// synopsys translate_off
defparam \VGA_RED_O[0]~I .input_async_reset = "none";
defparam \VGA_RED_O[0]~I .input_power_up = "low";
defparam \VGA_RED_O[0]~I .input_register_mode = "none";
defparam \VGA_RED_O[0]~I .input_sync_reset = "none";
defparam \VGA_RED_O[0]~I .oe_async_reset = "none";
defparam \VGA_RED_O[0]~I .oe_power_up = "low";
defparam \VGA_RED_O[0]~I .oe_register_mode = "none";
defparam \VGA_RED_O[0]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[0]~I .operation_mode = "output";
defparam \VGA_RED_O[0]~I .output_async_reset = "none";
defparam \VGA_RED_O[0]~I .output_power_up = "low";
defparam \VGA_RED_O[0]~I .output_register_mode = "none";
defparam \VGA_RED_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[1]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[1]));
// synopsys translate_off
defparam \VGA_RED_O[1]~I .input_async_reset = "none";
defparam \VGA_RED_O[1]~I .input_power_up = "low";
defparam \VGA_RED_O[1]~I .input_register_mode = "none";
defparam \VGA_RED_O[1]~I .input_sync_reset = "none";
defparam \VGA_RED_O[1]~I .oe_async_reset = "none";
defparam \VGA_RED_O[1]~I .oe_power_up = "low";
defparam \VGA_RED_O[1]~I .oe_register_mode = "none";
defparam \VGA_RED_O[1]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[1]~I .operation_mode = "output";
defparam \VGA_RED_O[1]~I .output_async_reset = "none";
defparam \VGA_RED_O[1]~I .output_power_up = "low";
defparam \VGA_RED_O[1]~I .output_register_mode = "none";
defparam \VGA_RED_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[2]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[2]));
// synopsys translate_off
defparam \VGA_RED_O[2]~I .input_async_reset = "none";
defparam \VGA_RED_O[2]~I .input_power_up = "low";
defparam \VGA_RED_O[2]~I .input_register_mode = "none";
defparam \VGA_RED_O[2]~I .input_sync_reset = "none";
defparam \VGA_RED_O[2]~I .oe_async_reset = "none";
defparam \VGA_RED_O[2]~I .oe_power_up = "low";
defparam \VGA_RED_O[2]~I .oe_register_mode = "none";
defparam \VGA_RED_O[2]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[2]~I .operation_mode = "output";
defparam \VGA_RED_O[2]~I .output_async_reset = "none";
defparam \VGA_RED_O[2]~I .output_power_up = "low";
defparam \VGA_RED_O[2]~I .output_register_mode = "none";
defparam \VGA_RED_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[3]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[3]));
// synopsys translate_off
defparam \VGA_RED_O[3]~I .input_async_reset = "none";
defparam \VGA_RED_O[3]~I .input_power_up = "low";
defparam \VGA_RED_O[3]~I .input_register_mode = "none";
defparam \VGA_RED_O[3]~I .input_sync_reset = "none";
defparam \VGA_RED_O[3]~I .oe_async_reset = "none";
defparam \VGA_RED_O[3]~I .oe_power_up = "low";
defparam \VGA_RED_O[3]~I .oe_register_mode = "none";
defparam \VGA_RED_O[3]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[3]~I .operation_mode = "output";
defparam \VGA_RED_O[3]~I .output_async_reset = "none";
defparam \VGA_RED_O[3]~I .output_power_up = "low";
defparam \VGA_RED_O[3]~I .output_register_mode = "none";
defparam \VGA_RED_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[4]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[4]));
// synopsys translate_off
defparam \VGA_RED_O[4]~I .input_async_reset = "none";
defparam \VGA_RED_O[4]~I .input_power_up = "low";
defparam \VGA_RED_O[4]~I .input_register_mode = "none";
defparam \VGA_RED_O[4]~I .input_sync_reset = "none";
defparam \VGA_RED_O[4]~I .oe_async_reset = "none";
defparam \VGA_RED_O[4]~I .oe_power_up = "low";
defparam \VGA_RED_O[4]~I .oe_register_mode = "none";
defparam \VGA_RED_O[4]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[4]~I .operation_mode = "output";
defparam \VGA_RED_O[4]~I .output_async_reset = "none";
defparam \VGA_RED_O[4]~I .output_power_up = "low";
defparam \VGA_RED_O[4]~I .output_register_mode = "none";
defparam \VGA_RED_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[5]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[5]));
// synopsys translate_off
defparam \VGA_RED_O[5]~I .input_async_reset = "none";
defparam \VGA_RED_O[5]~I .input_power_up = "low";
defparam \VGA_RED_O[5]~I .input_register_mode = "none";
defparam \VGA_RED_O[5]~I .input_sync_reset = "none";
defparam \VGA_RED_O[5]~I .oe_async_reset = "none";
defparam \VGA_RED_O[5]~I .oe_power_up = "low";
defparam \VGA_RED_O[5]~I .oe_register_mode = "none";
defparam \VGA_RED_O[5]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[5]~I .operation_mode = "output";
defparam \VGA_RED_O[5]~I .output_async_reset = "none";
defparam \VGA_RED_O[5]~I .output_power_up = "low";
defparam \VGA_RED_O[5]~I .output_register_mode = "none";
defparam \VGA_RED_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[6]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[6]));
// synopsys translate_off
defparam \VGA_RED_O[6]~I .input_async_reset = "none";
defparam \VGA_RED_O[6]~I .input_power_up = "low";
defparam \VGA_RED_O[6]~I .input_register_mode = "none";
defparam \VGA_RED_O[6]~I .input_sync_reset = "none";
defparam \VGA_RED_O[6]~I .oe_async_reset = "none";
defparam \VGA_RED_O[6]~I .oe_power_up = "low";
defparam \VGA_RED_O[6]~I .oe_register_mode = "none";
defparam \VGA_RED_O[6]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[6]~I .operation_mode = "output";
defparam \VGA_RED_O[6]~I .output_async_reset = "none";
defparam \VGA_RED_O[6]~I .output_power_up = "low";
defparam \VGA_RED_O[6]~I .output_register_mode = "none";
defparam \VGA_RED_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[7]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[7]));
// synopsys translate_off
defparam \VGA_RED_O[7]~I .input_async_reset = "none";
defparam \VGA_RED_O[7]~I .input_power_up = "low";
defparam \VGA_RED_O[7]~I .input_register_mode = "none";
defparam \VGA_RED_O[7]~I .input_sync_reset = "none";
defparam \VGA_RED_O[7]~I .oe_async_reset = "none";
defparam \VGA_RED_O[7]~I .oe_power_up = "low";
defparam \VGA_RED_O[7]~I .oe_register_mode = "none";
defparam \VGA_RED_O[7]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[7]~I .operation_mode = "output";
defparam \VGA_RED_O[7]~I .output_async_reset = "none";
defparam \VGA_RED_O[7]~I .output_power_up = "low";
defparam \VGA_RED_O[7]~I .output_register_mode = "none";
defparam \VGA_RED_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[8]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[8]));
// synopsys translate_off
defparam \VGA_RED_O[8]~I .input_async_reset = "none";
defparam \VGA_RED_O[8]~I .input_power_up = "low";
defparam \VGA_RED_O[8]~I .input_register_mode = "none";
defparam \VGA_RED_O[8]~I .input_sync_reset = "none";
defparam \VGA_RED_O[8]~I .oe_async_reset = "none";
defparam \VGA_RED_O[8]~I .oe_power_up = "low";
defparam \VGA_RED_O[8]~I .oe_register_mode = "none";
defparam \VGA_RED_O[8]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[8]~I .operation_mode = "output";
defparam \VGA_RED_O[8]~I .output_async_reset = "none";
defparam \VGA_RED_O[8]~I .output_power_up = "low";
defparam \VGA_RED_O[8]~I .output_register_mode = "none";
defparam \VGA_RED_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_RED_O[9]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_R [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_RED_O[9]));
// synopsys translate_off
defparam \VGA_RED_O[9]~I .input_async_reset = "none";
defparam \VGA_RED_O[9]~I .input_power_up = "low";
defparam \VGA_RED_O[9]~I .input_register_mode = "none";
defparam \VGA_RED_O[9]~I .input_sync_reset = "none";
defparam \VGA_RED_O[9]~I .oe_async_reset = "none";
defparam \VGA_RED_O[9]~I .oe_power_up = "low";
defparam \VGA_RED_O[9]~I .oe_register_mode = "none";
defparam \VGA_RED_O[9]~I .oe_sync_reset = "none";
defparam \VGA_RED_O[9]~I .operation_mode = "output";
defparam \VGA_RED_O[9]~I .output_async_reset = "none";
defparam \VGA_RED_O[9]~I .output_power_up = "low";
defparam \VGA_RED_O[9]~I .output_register_mode = "none";
defparam \VGA_RED_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[0]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[0]));
// synopsys translate_off
defparam \VGA_GREEN_O[0]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[0]~I .input_power_up = "low";
defparam \VGA_GREEN_O[0]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[0]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[0]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[0]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[0]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[0]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[0]~I .operation_mode = "output";
defparam \VGA_GREEN_O[0]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[0]~I .output_power_up = "low";
defparam \VGA_GREEN_O[0]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[1]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[1]));
// synopsys translate_off
defparam \VGA_GREEN_O[1]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[1]~I .input_power_up = "low";
defparam \VGA_GREEN_O[1]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[1]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[1]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[1]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[1]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[1]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[1]~I .operation_mode = "output";
defparam \VGA_GREEN_O[1]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[1]~I .output_power_up = "low";
defparam \VGA_GREEN_O[1]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[2]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[2]));
// synopsys translate_off
defparam \VGA_GREEN_O[2]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[2]~I .input_power_up = "low";
defparam \VGA_GREEN_O[2]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[2]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[2]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[2]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[2]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[2]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[2]~I .operation_mode = "output";
defparam \VGA_GREEN_O[2]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[2]~I .output_power_up = "low";
defparam \VGA_GREEN_O[2]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[3]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[3]));
// synopsys translate_off
defparam \VGA_GREEN_O[3]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[3]~I .input_power_up = "low";
defparam \VGA_GREEN_O[3]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[3]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[3]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[3]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[3]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[3]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[3]~I .operation_mode = "output";
defparam \VGA_GREEN_O[3]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[3]~I .output_power_up = "low";
defparam \VGA_GREEN_O[3]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[4]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[4]));
// synopsys translate_off
defparam \VGA_GREEN_O[4]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[4]~I .input_power_up = "low";
defparam \VGA_GREEN_O[4]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[4]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[4]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[4]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[4]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[4]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[4]~I .operation_mode = "output";
defparam \VGA_GREEN_O[4]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[4]~I .output_power_up = "low";
defparam \VGA_GREEN_O[4]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[5]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[5]));
// synopsys translate_off
defparam \VGA_GREEN_O[5]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[5]~I .input_power_up = "low";
defparam \VGA_GREEN_O[5]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[5]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[5]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[5]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[5]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[5]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[5]~I .operation_mode = "output";
defparam \VGA_GREEN_O[5]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[5]~I .output_power_up = "low";
defparam \VGA_GREEN_O[5]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[6]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[6]));
// synopsys translate_off
defparam \VGA_GREEN_O[6]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[6]~I .input_power_up = "low";
defparam \VGA_GREEN_O[6]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[6]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[6]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[6]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[6]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[6]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[6]~I .operation_mode = "output";
defparam \VGA_GREEN_O[6]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[6]~I .output_power_up = "low";
defparam \VGA_GREEN_O[6]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[7]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[7]));
// synopsys translate_off
defparam \VGA_GREEN_O[7]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[7]~I .input_power_up = "low";
defparam \VGA_GREEN_O[7]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[7]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[7]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[7]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[7]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[7]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[7]~I .operation_mode = "output";
defparam \VGA_GREEN_O[7]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[7]~I .output_power_up = "low";
defparam \VGA_GREEN_O[7]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[8]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[8]));
// synopsys translate_off
defparam \VGA_GREEN_O[8]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[8]~I .input_power_up = "low";
defparam \VGA_GREEN_O[8]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[8]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[8]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[8]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[8]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[8]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[8]~I .operation_mode = "output";
defparam \VGA_GREEN_O[8]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[8]~I .output_power_up = "low";
defparam \VGA_GREEN_O[8]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_GREEN_O[9]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_G [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_GREEN_O[9]));
// synopsys translate_off
defparam \VGA_GREEN_O[9]~I .input_async_reset = "none";
defparam \VGA_GREEN_O[9]~I .input_power_up = "low";
defparam \VGA_GREEN_O[9]~I .input_register_mode = "none";
defparam \VGA_GREEN_O[9]~I .input_sync_reset = "none";
defparam \VGA_GREEN_O[9]~I .oe_async_reset = "none";
defparam \VGA_GREEN_O[9]~I .oe_power_up = "low";
defparam \VGA_GREEN_O[9]~I .oe_register_mode = "none";
defparam \VGA_GREEN_O[9]~I .oe_sync_reset = "none";
defparam \VGA_GREEN_O[9]~I .operation_mode = "output";
defparam \VGA_GREEN_O[9]~I .output_async_reset = "none";
defparam \VGA_GREEN_O[9]~I .output_power_up = "low";
defparam \VGA_GREEN_O[9]~I .output_register_mode = "none";
defparam \VGA_GREEN_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[0]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[0]));
// synopsys translate_off
defparam \VGA_BLUE_O[0]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[0]~I .input_power_up = "low";
defparam \VGA_BLUE_O[0]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[0]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[0]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[0]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[0]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[0]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[0]~I .operation_mode = "output";
defparam \VGA_BLUE_O[0]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[0]~I .output_power_up = "low";
defparam \VGA_BLUE_O[0]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[1]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[1]));
// synopsys translate_off
defparam \VGA_BLUE_O[1]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[1]~I .input_power_up = "low";
defparam \VGA_BLUE_O[1]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[1]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[1]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[1]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[1]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[1]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[1]~I .operation_mode = "output";
defparam \VGA_BLUE_O[1]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[1]~I .output_power_up = "low";
defparam \VGA_BLUE_O[1]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[2]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[2]));
// synopsys translate_off
defparam \VGA_BLUE_O[2]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[2]~I .input_power_up = "low";
defparam \VGA_BLUE_O[2]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[2]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[2]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[2]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[2]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[2]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[2]~I .operation_mode = "output";
defparam \VGA_BLUE_O[2]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[2]~I .output_power_up = "low";
defparam \VGA_BLUE_O[2]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[3]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[3]));
// synopsys translate_off
defparam \VGA_BLUE_O[3]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[3]~I .input_power_up = "low";
defparam \VGA_BLUE_O[3]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[3]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[3]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[3]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[3]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[3]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[3]~I .operation_mode = "output";
defparam \VGA_BLUE_O[3]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[3]~I .output_power_up = "low";
defparam \VGA_BLUE_O[3]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[4]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[4]));
// synopsys translate_off
defparam \VGA_BLUE_O[4]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[4]~I .input_power_up = "low";
defparam \VGA_BLUE_O[4]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[4]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[4]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[4]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[4]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[4]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[4]~I .operation_mode = "output";
defparam \VGA_BLUE_O[4]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[4]~I .output_power_up = "low";
defparam \VGA_BLUE_O[4]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[5]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[5]));
// synopsys translate_off
defparam \VGA_BLUE_O[5]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[5]~I .input_power_up = "low";
defparam \VGA_BLUE_O[5]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[5]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[5]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[5]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[5]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[5]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[5]~I .operation_mode = "output";
defparam \VGA_BLUE_O[5]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[5]~I .output_power_up = "low";
defparam \VGA_BLUE_O[5]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[6]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[6]));
// synopsys translate_off
defparam \VGA_BLUE_O[6]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[6]~I .input_power_up = "low";
defparam \VGA_BLUE_O[6]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[6]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[6]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[6]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[6]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[6]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[6]~I .operation_mode = "output";
defparam \VGA_BLUE_O[6]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[6]~I .output_power_up = "low";
defparam \VGA_BLUE_O[6]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[7]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[7]));
// synopsys translate_off
defparam \VGA_BLUE_O[7]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[7]~I .input_power_up = "low";
defparam \VGA_BLUE_O[7]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[7]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[7]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[7]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[7]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[7]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[7]~I .operation_mode = "output";
defparam \VGA_BLUE_O[7]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[7]~I .output_power_up = "low";
defparam \VGA_BLUE_O[7]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[8]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[8]));
// synopsys translate_off
defparam \VGA_BLUE_O[8]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[8]~I .input_power_up = "low";
defparam \VGA_BLUE_O[8]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[8]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[8]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[8]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[8]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[8]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[8]~I .operation_mode = "output";
defparam \VGA_BLUE_O[8]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[8]~I .output_power_up = "low";
defparam \VGA_BLUE_O[8]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \VGA_BLUE_O[9]~I (
	.datain(\VGA_unit|VGA_unit|oVGA_B [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLUE_O[9]));
// synopsys translate_off
defparam \VGA_BLUE_O[9]~I .input_async_reset = "none";
defparam \VGA_BLUE_O[9]~I .input_power_up = "low";
defparam \VGA_BLUE_O[9]~I .input_register_mode = "none";
defparam \VGA_BLUE_O[9]~I .input_sync_reset = "none";
defparam \VGA_BLUE_O[9]~I .oe_async_reset = "none";
defparam \VGA_BLUE_O[9]~I .oe_power_up = "low";
defparam \VGA_BLUE_O[9]~I .oe_register_mode = "none";
defparam \VGA_BLUE_O[9]~I .oe_sync_reset = "none";
defparam \VGA_BLUE_O[9]~I .operation_mode = "output";
defparam \VGA_BLUE_O[9]~I .output_async_reset = "none";
defparam \VGA_BLUE_O[9]~I .output_power_up = "low";
defparam \VGA_BLUE_O[9]~I .output_register_mode = "none";
defparam \VGA_BLUE_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[0]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[0]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[0]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[0]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[0]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[0]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[0]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[0]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[0]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[0]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[1]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[1]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[1]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[1]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[1]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[1]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[1]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[1]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[1]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[1]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[2]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[2]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[2]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[2]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[2]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[2]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[2]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[2]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[2]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[2]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[3]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[3]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[3]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[3]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[3]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[3]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[3]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[3]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[3]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[3]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[4]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[4]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[4]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[4]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[4]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[4]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[4]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[4]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[4]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[4]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[5]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[5]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[5]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[5]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[5]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[5]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[5]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[5]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[5]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[5]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[6]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[6]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[6]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[6]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[6]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[6]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[6]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[6]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[6]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[6]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[7]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[7]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[7]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[7]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[7]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[7]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[7]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[7]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[7]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[7]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[8]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[8]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[8]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[8]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[8]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[8]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[8]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[8]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[8]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[8]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[9]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[9]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[9]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[9]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[9]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[9]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[9]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[9]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[9]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[9]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[10]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[10]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[10]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[10]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[10]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[10]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[10]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[10]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[10]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[10]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[11]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[11]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[11]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[11]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[11]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[11]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[11]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[11]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[11]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[11]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[12]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[12]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[12]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[12]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[12]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[12]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[12]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[12]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[12]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[12]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[13]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[13]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[13]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[13]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[13]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[13]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[13]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[13]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[13]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[13]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[14]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[14]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[14]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[14]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[14]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[14]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[14]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[14]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[14]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[14]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[15]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[15]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[15]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[15]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[15]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[15]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[15]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[15]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[15]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[15]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[16]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[16]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[16]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[16]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[16]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[16]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[16]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[16]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[16]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[16]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_ADDRESS_O[17]~I (
	.datain(\SRAM_unit|SRAM_ADDRESS_O [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDRESS_O[17]));
// synopsys translate_off
defparam \SRAM_ADDRESS_O[17]~I .input_async_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .input_power_up = "low";
defparam \SRAM_ADDRESS_O[17]~I .input_register_mode = "none";
defparam \SRAM_ADDRESS_O[17]~I .input_sync_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .oe_async_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .oe_power_up = "low";
defparam \SRAM_ADDRESS_O[17]~I .oe_register_mode = "none";
defparam \SRAM_ADDRESS_O[17]~I .oe_sync_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .operation_mode = "output";
defparam \SRAM_ADDRESS_O[17]~I .output_async_reset = "none";
defparam \SRAM_ADDRESS_O[17]~I .output_power_up = "low";
defparam \SRAM_ADDRESS_O[17]~I .output_register_mode = "none";
defparam \SRAM_ADDRESS_O[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_UB_N_O~I (
	.datain(\SRAM_unit|SRAM_LB_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_UB_N_O));
// synopsys translate_off
defparam \SRAM_UB_N_O~I .input_async_reset = "none";
defparam \SRAM_UB_N_O~I .input_power_up = "low";
defparam \SRAM_UB_N_O~I .input_register_mode = "none";
defparam \SRAM_UB_N_O~I .input_sync_reset = "none";
defparam \SRAM_UB_N_O~I .oe_async_reset = "none";
defparam \SRAM_UB_N_O~I .oe_power_up = "low";
defparam \SRAM_UB_N_O~I .oe_register_mode = "none";
defparam \SRAM_UB_N_O~I .oe_sync_reset = "none";
defparam \SRAM_UB_N_O~I .operation_mode = "output";
defparam \SRAM_UB_N_O~I .output_async_reset = "none";
defparam \SRAM_UB_N_O~I .output_power_up = "low";
defparam \SRAM_UB_N_O~I .output_register_mode = "none";
defparam \SRAM_UB_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_LB_N_O~I (
	.datain(\SRAM_unit|SRAM_LB_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_LB_N_O));
// synopsys translate_off
defparam \SRAM_LB_N_O~I .input_async_reset = "none";
defparam \SRAM_LB_N_O~I .input_power_up = "low";
defparam \SRAM_LB_N_O~I .input_register_mode = "none";
defparam \SRAM_LB_N_O~I .input_sync_reset = "none";
defparam \SRAM_LB_N_O~I .oe_async_reset = "none";
defparam \SRAM_LB_N_O~I .oe_power_up = "low";
defparam \SRAM_LB_N_O~I .oe_register_mode = "none";
defparam \SRAM_LB_N_O~I .oe_sync_reset = "none";
defparam \SRAM_LB_N_O~I .operation_mode = "output";
defparam \SRAM_LB_N_O~I .output_async_reset = "none";
defparam \SRAM_LB_N_O~I .output_power_up = "low";
defparam \SRAM_LB_N_O~I .output_register_mode = "none";
defparam \SRAM_LB_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_WE_N_O~I (
	.datain(!\SRAM_unit|SRAM_WE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_WE_N_O));
// synopsys translate_off
defparam \SRAM_WE_N_O~I .input_async_reset = "none";
defparam \SRAM_WE_N_O~I .input_power_up = "low";
defparam \SRAM_WE_N_O~I .input_register_mode = "none";
defparam \SRAM_WE_N_O~I .input_sync_reset = "none";
defparam \SRAM_WE_N_O~I .oe_async_reset = "none";
defparam \SRAM_WE_N_O~I .oe_power_up = "low";
defparam \SRAM_WE_N_O~I .oe_register_mode = "none";
defparam \SRAM_WE_N_O~I .oe_sync_reset = "none";
defparam \SRAM_WE_N_O~I .operation_mode = "output";
defparam \SRAM_WE_N_O~I .output_async_reset = "none";
defparam \SRAM_WE_N_O~I .output_power_up = "low";
defparam \SRAM_WE_N_O~I .output_register_mode = "none";
defparam \SRAM_WE_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_CE_N_O~I (
	.datain(!\SRAM_unit|SRAM_CE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_CE_N_O));
// synopsys translate_off
defparam \SRAM_CE_N_O~I .input_async_reset = "none";
defparam \SRAM_CE_N_O~I .input_power_up = "low";
defparam \SRAM_CE_N_O~I .input_register_mode = "none";
defparam \SRAM_CE_N_O~I .input_sync_reset = "none";
defparam \SRAM_CE_N_O~I .oe_async_reset = "none";
defparam \SRAM_CE_N_O~I .oe_power_up = "low";
defparam \SRAM_CE_N_O~I .oe_register_mode = "none";
defparam \SRAM_CE_N_O~I .oe_sync_reset = "none";
defparam \SRAM_CE_N_O~I .operation_mode = "output";
defparam \SRAM_CE_N_O~I .output_async_reset = "none";
defparam \SRAM_CE_N_O~I .output_power_up = "low";
defparam \SRAM_CE_N_O~I .output_register_mode = "none";
defparam \SRAM_CE_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SRAM_OE_N_O~I (
	.datain(!\SRAM_unit|SRAM_CE_N_O~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_OE_N_O));
// synopsys translate_off
defparam \SRAM_OE_N_O~I .input_async_reset = "none";
defparam \SRAM_OE_N_O~I .input_power_up = "low";
defparam \SRAM_OE_N_O~I .input_register_mode = "none";
defparam \SRAM_OE_N_O~I .input_sync_reset = "none";
defparam \SRAM_OE_N_O~I .oe_async_reset = "none";
defparam \SRAM_OE_N_O~I .oe_power_up = "low";
defparam \SRAM_OE_N_O~I .oe_register_mode = "none";
defparam \SRAM_OE_N_O~I .oe_sync_reset = "none";
defparam \SRAM_OE_N_O~I .operation_mode = "output";
defparam \SRAM_OE_N_O~I .output_async_reset = "none";
defparam \SRAM_OE_N_O~I .output_power_up = "low";
defparam \SRAM_OE_N_O~I .output_register_mode = "none";
defparam \SRAM_OE_N_O~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \UART_TX_O~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_TX_O));
// synopsys translate_off
defparam \UART_TX_O~I .input_async_reset = "none";
defparam \UART_TX_O~I .input_power_up = "low";
defparam \UART_TX_O~I .input_register_mode = "none";
defparam \UART_TX_O~I .input_sync_reset = "none";
defparam \UART_TX_O~I .oe_async_reset = "none";
defparam \UART_TX_O~I .oe_power_up = "low";
defparam \UART_TX_O~I .oe_register_mode = "none";
defparam \UART_TX_O~I .oe_sync_reset = "none";
defparam \UART_TX_O~I .operation_mode = "output";
defparam \UART_TX_O~I .output_async_reset = "none";
defparam \UART_TX_O~I .output_power_up = "low";
defparam \UART_TX_O~I .output_register_mode = "none";
defparam \UART_TX_O~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
