inst_mem_2.v,verilog,xil_defaultlib,../../../../pipelined.srcs/sources_1/ip/inst_mem_2/sim/inst_mem_2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
