Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:48:31 MST 2014
| Date              : Wed Nov  2 17:05:04 2016
| Host              : verratnix.zmk.uni-kl.de running 64-bit CentOS release 6.7 (Final)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file zed_wrapper_timing_summary_routed.rpt -rpx zed_wrapper_timing_summary_routed.rpx
| Design            : zed_wrapper
| Device            : 7z020-clg484
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.384        0.000                      0                77887        0.006        0.000                      0                77887        3.750        0.000                       0                 32345  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         
clk_fpga_1  {0.000 3.500}        7.000           142.857         
clk_fpga_2  {0.000 5.000}        10.000          100.000         
clk_fpga_3  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_2          0.384        0.000                      0                76363        0.006        0.000                      0                76363        3.750        0.000                       0                 32345  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_2         clk_fpga_2               1.570        0.000                      0                 1524        0.144        0.000                      0                 1524  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.147ns (23.951%)  route 6.817ns (76.049%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.736     3.030    zed_i/correlation_accel_v2_1/inst/ap_clk
    SLICE_X30Y18                                                      r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.478     3.508 r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/Q
                         net (fo=63, routed)          0.977     4.485    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[3]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.295     4.780 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_4_tmp_5_reg_1442[31]_i_4/O
                         net (fo=65, routed)          1.194     5.974    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O6
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_26/O
                         net (fo=1, routed)           0.630     6.728    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_26
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.254 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.254    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_13
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.368    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_3/CO[3]
                         net (fo=33, routed)          1.194     8.677    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_6_fu_1082_p2[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.801 f  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_3__2/O
                         net (fo=10, routed)          0.832     9.633    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/O2
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_2__2/O
                         net (fo=1, routed)           0.290    10.047    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/n_5_U0_i_2__2
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_1__4/O
                         net (fo=115, routed)         1.132    11.303    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclken
    SLICE_X3Y20          LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.567    11.994    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/p_2_out
    SLICE_X4Y20          FDRE                                         r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.647    12.826    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X4Y20                                                       r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]/C
                         clock pessimism              0.229    13.056    
                         clock uncertainty           -0.154    12.902    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.524    12.378    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[10]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.147ns (23.951%)  route 6.817ns (76.049%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.736     3.030    zed_i/correlation_accel_v2_1/inst/ap_clk
    SLICE_X30Y18                                                      r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.478     3.508 r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/Q
                         net (fo=63, routed)          0.977     4.485    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[3]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.295     4.780 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_4_tmp_5_reg_1442[31]_i_4/O
                         net (fo=65, routed)          1.194     5.974    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O6
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_26/O
                         net (fo=1, routed)           0.630     6.728    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_26
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.254 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.254    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_13
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.368    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_3/CO[3]
                         net (fo=33, routed)          1.194     8.677    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_6_fu_1082_p2[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.801 f  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_3__2/O
                         net (fo=10, routed)          0.832     9.633    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/O2
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_2__2/O
                         net (fo=1, routed)           0.290    10.047    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/n_5_U0_i_2__2
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_1__4/O
                         net (fo=115, routed)         1.132    11.303    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclken
    SLICE_X3Y20          LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.567    11.994    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/p_2_out
    SLICE_X4Y20          FDRE                                         r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.647    12.826    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X4Y20                                                       r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
                         clock pessimism              0.229    13.056    
                         clock uncertainty           -0.154    12.902    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.524    12.378    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.147ns (23.951%)  route 6.817ns (76.049%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.736     3.030    zed_i/correlation_accel_v2_1/inst/ap_clk
    SLICE_X30Y18                                                      r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.478     3.508 r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/Q
                         net (fo=63, routed)          0.977     4.485    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[3]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.295     4.780 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_4_tmp_5_reg_1442[31]_i_4/O
                         net (fo=65, routed)          1.194     5.974    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O6
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_26/O
                         net (fo=1, routed)           0.630     6.728    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_26
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.254 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.254    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_13
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.368    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_3/CO[3]
                         net (fo=33, routed)          1.194     8.677    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_6_fu_1082_p2[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.801 f  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_3__2/O
                         net (fo=10, routed)          0.832     9.633    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/O2
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_2__2/O
                         net (fo=1, routed)           0.290    10.047    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/n_5_U0_i_2__2
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_1__4/O
                         net (fo=115, routed)         1.132    11.303    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclken
    SLICE_X3Y20          LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.567    11.994    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/p_2_out
    SLICE_X4Y20          FDRE                                         r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.647    12.826    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X4Y20                                                       r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/C
                         clock pessimism              0.229    13.056    
                         clock uncertainty           -0.154    12.902    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.524    12.378    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.147ns (23.951%)  route 6.817ns (76.049%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.736     3.030    zed_i/correlation_accel_v2_1/inst/ap_clk
    SLICE_X30Y18                                                      r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.478     3.508 r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/Q
                         net (fo=63, routed)          0.977     4.485    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[3]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.295     4.780 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_4_tmp_5_reg_1442[31]_i_4/O
                         net (fo=65, routed)          1.194     5.974    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O6
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_26/O
                         net (fo=1, routed)           0.630     6.728    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_26
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.254 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.254    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_13
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.368    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_3/CO[3]
                         net (fo=33, routed)          1.194     8.677    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_6_fu_1082_p2[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.801 f  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_3__2/O
                         net (fo=10, routed)          0.832     9.633    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/O2
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_2__2/O
                         net (fo=1, routed)           0.290    10.047    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/n_5_U0_i_2__2
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_1__4/O
                         net (fo=115, routed)         1.132    11.303    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclken
    SLICE_X3Y20          LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.567    11.994    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/p_2_out
    SLICE_X4Y20          FDRE                                         r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.647    12.826    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X4Y20                                                       r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
                         clock pessimism              0.229    13.056    
                         clock uncertainty           -0.154    12.902    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.524    12.378    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.147ns (23.951%)  route 6.817ns (76.049%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.736     3.030    zed_i/correlation_accel_v2_1/inst/ap_clk
    SLICE_X30Y18                                                      r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.478     3.508 r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/Q
                         net (fo=63, routed)          0.977     4.485    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[3]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.295     4.780 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_4_tmp_5_reg_1442[31]_i_4/O
                         net (fo=65, routed)          1.194     5.974    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O6
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_26/O
                         net (fo=1, routed)           0.630     6.728    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_26
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.254 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.254    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_13
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.368    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_3/CO[3]
                         net (fo=33, routed)          1.194     8.677    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_6_fu_1082_p2[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.801 f  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_3__2/O
                         net (fo=10, routed)          0.832     9.633    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/O2
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_2__2/O
                         net (fo=1, routed)           0.290    10.047    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/n_5_U0_i_2__2
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_1__4/O
                         net (fo=115, routed)         1.132    11.303    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclken
    SLICE_X3Y20          LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.567    11.994    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/p_2_out
    SLICE_X4Y20          FDRE                                         r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.647    12.826    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X4Y20                                                       r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
                         clock pessimism              0.229    13.056    
                         clock uncertainty           -0.154    12.902    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.524    12.378    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.147ns (23.951%)  route 6.817ns (76.049%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.736     3.030    zed_i/correlation_accel_v2_1/inst/ap_clk
    SLICE_X30Y18                                                      r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.478     3.508 r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/Q
                         net (fo=63, routed)          0.977     4.485    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[3]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.295     4.780 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_4_tmp_5_reg_1442[31]_i_4/O
                         net (fo=65, routed)          1.194     5.974    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O6
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_26/O
                         net (fo=1, routed)           0.630     6.728    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_26
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.254 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.254    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_13
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.368    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_3/CO[3]
                         net (fo=33, routed)          1.194     8.677    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_6_fu_1082_p2[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.801 f  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_3__2/O
                         net (fo=10, routed)          0.832     9.633    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/O2
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_2__2/O
                         net (fo=1, routed)           0.290    10.047    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/n_5_U0_i_2__2
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_1__4/O
                         net (fo=115, routed)         1.132    11.303    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclken
    SLICE_X3Y20          LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.567    11.994    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/p_2_out
    SLICE_X4Y20          FDRE                                         r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.647    12.826    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X4Y20                                                       r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/C
                         clock pessimism              0.229    13.056    
                         clock uncertainty           -0.154    12.902    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.524    12.378    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.147ns (23.951%)  route 6.817ns (76.049%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.736     3.030    zed_i/correlation_accel_v2_1/inst/ap_clk
    SLICE_X30Y18                                                      r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.478     3.508 r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/Q
                         net (fo=63, routed)          0.977     4.485    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[3]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.295     4.780 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_4_tmp_5_reg_1442[31]_i_4/O
                         net (fo=65, routed)          1.194     5.974    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O6
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_26/O
                         net (fo=1, routed)           0.630     6.728    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_26
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.254 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.254    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_13
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.368    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_3/CO[3]
                         net (fo=33, routed)          1.194     8.677    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_6_fu_1082_p2[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.801 f  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_3__2/O
                         net (fo=10, routed)          0.832     9.633    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/O2
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_2__2/O
                         net (fo=1, routed)           0.290    10.047    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/n_5_U0_i_2__2
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_1__4/O
                         net (fo=115, routed)         1.132    11.303    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclken
    SLICE_X3Y20          LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.567    11.994    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/p_2_out
    SLICE_X4Y20          FDRE                                         r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.647    12.826    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X4Y20                                                       r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/C
                         clock pessimism              0.229    13.056    
                         clock uncertainty           -0.154    12.902    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.524    12.378    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 2.147ns (23.951%)  route 6.817ns (76.049%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.736     3.030    zed_i/correlation_accel_v2_1/inst/ap_clk
    SLICE_X30Y18                                                      r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.478     3.508 r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/Q
                         net (fo=63, routed)          0.977     4.485    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[3]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.295     4.780 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_4_tmp_5_reg_1442[31]_i_4/O
                         net (fo=65, routed)          1.194     5.974    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O6
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_26/O
                         net (fo=1, routed)           0.630     6.728    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_26
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.254 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.254    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_13
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.368    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_3/CO[3]
                         net (fo=33, routed)          1.194     8.677    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_6_fu_1082_p2[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.801 f  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_3__2/O
                         net (fo=10, routed)          0.832     9.633    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/O2
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_2__2/O
                         net (fo=1, routed)           0.290    10.047    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/n_5_U0_i_2__2
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_1__4/O
                         net (fo=115, routed)         1.132    11.303    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclken
    SLICE_X3Y20          LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.567    11.994    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/p_2_out
    SLICE_X4Y20          FDRE                                         r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.647    12.826    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X4Y20                                                       r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
                         clock pessimism              0.229    13.056    
                         clock uncertainty           -0.154    12.902    
    SLICE_X4Y20          FDRE (Setup_fdre_C_R)       -0.524    12.378    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -11.994    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 2.147ns (23.745%)  route 6.895ns (76.255%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.736     3.030    zed_i/correlation_accel_v2_1/inst/ap_clk
    SLICE_X30Y18                                                      r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.478     3.508 r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/Q
                         net (fo=63, routed)          0.977     4.485    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[3]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.295     4.780 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_4_tmp_5_reg_1442[31]_i_4/O
                         net (fo=65, routed)          1.194     5.974    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O6
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_26/O
                         net (fo=1, routed)           0.630     6.728    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_26
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.254 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.254    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_13
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.368    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_3/CO[3]
                         net (fo=33, routed)          1.194     8.677    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_6_fu_1082_p2[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.801 f  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_3__2/O
                         net (fo=10, routed)          0.832     9.633    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/O2
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_2__2/O
                         net (fo=1, routed)           0.290    10.047    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/n_5_U0_i_2__2
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_1__4/O
                         net (fo=115, routed)         1.132    11.303    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclken
    SLICE_X3Y20          LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.645    12.072    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/p_2_out
    SLICE_X5Y21          FDRE                                         r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.646    12.826    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X5Y21                                                       r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/C
                         clock pessimism              0.229    13.055    
                         clock uncertainty           -0.154    12.901    
    SLICE_X5Y21          FDRE (Setup_fdre_C_R)       -0.429    12.472    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 2.147ns (23.745%)  route 6.895ns (76.255%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT6=3)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.736     3.030    zed_i/correlation_accel_v2_1/inst/ap_clk
    SLICE_X30Y18                                                      r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_fdre_C_Q)         0.478     3.508 r  zed_i/correlation_accel_v2_1/inst/ap_CS_fsm_reg[16]/Q
                         net (fo=63, routed)          0.977     4.485    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/Q[3]
    SLICE_X30Y16         LUT3 (Prop_lut3_I0_O)        0.295     4.780 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/tmp_4_tmp_5_reg_1442[31]_i_4/O
                         net (fo=65, routed)          1.194     5.974    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/O6
    SLICE_X38Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.098 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_26/O
                         net (fo=1, routed)           0.630     6.728    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_26
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.254 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.254    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_13
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.368 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.368    zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/n_5_in_indices_TREADY_INST_0_i_4
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.482 r  zed_i/correlation_accel_v2_1/inst/acc_weight_returnSquare_U/correlation_accel_v2_acc_return_ram_U/in_indices_TREADY_INST_0_i_3/CO[3]
                         net (fo=33, routed)          1.194     8.677    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/tmp_6_fu_1082_p2[0]
    SLICE_X28Y22         LUT3 (Prop_lut3_I2_O)        0.124     8.801 f  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_3__2/O
                         net (fo=10, routed)          0.832     9.633    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/O2
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_2__2/O
                         net (fo=1, routed)           0.290    10.047    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/n_5_U0_i_2__2
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0_i_1__4/O
                         net (fo=115, routed)         1.132    11.303    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/aclken
    SLICE_X3Y20          LUT3 (Prop_lut3_I2_O)        0.124    11.427 r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.645    12.072    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/p_2_out
    SLICE_X5Y21          FDRE                                         r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.646    12.826    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X5Y21                                                       r  zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/C
                         clock pessimism              0.229    13.055    
                         clock uncertainty           -0.154    12.901    
    SLICE_X5Y21          FDRE (Setup_fdre_C_R)       -0.429    12.472    zed_i/correlation_accel_v2_1/inst/correlation_accel_v2_fmul_32ns_32ns_32_4_max_dsp_U7/correlation_accel_v2_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  0.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.942%)  route 0.195ns (58.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.630     0.966    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y131                                                     r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDRE (Prop_fdre_C_Q)         0.141     1.107 r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[18]/Q
                         net (fo=1, routed)           0.195     1.302    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/I17[2]
    SLICE_X53Y133        FDRE                                         r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.899     1.265    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X53Y133                                                     r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X53Y133        FDRE (Hold_fdre_C_D)         0.070     1.296    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.550     0.886    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X50Y61                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[52]/Q
                         net (fo=1, routed)           0.156     1.190    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/p_0_out[52]
    SLICE_X49Y61         FDRE                                         r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.822     1.188    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y61                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.019     1.172    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.550     0.886    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X50Y61                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[48]/Q
                         net (fo=1, routed)           0.157     1.191    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/p_0_out[48]
    SLICE_X49Y61         FDRE                                         r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.822     1.188    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y61                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.017     1.170    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zed_i/axis_dwc_datamover_3_rxd_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axis_dwc_datamover_3_rxd_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.164ns (48.500%)  route 0.174ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.633     0.969    zed_i/axis_dwc_datamover_3_rxd_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X46Y133                                                     r  zed_i/axis_dwc_datamover_3_rxd_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y133        FDRE (Prop_fdre_C_Q)         0.164     1.133 r  zed_i/axis_dwc_datamover_3_rxd_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[17]/Q
                         net (fo=1, routed)           0.174     1.307    zed_i/axis_dwc_datamover_3_rxd_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[17]
    SLICE_X50Y133        FDRE                                         r  zed_i/axis_dwc_datamover_3_rxd_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.899     1.265    zed_i/axis_dwc_datamover_3_rxd_0/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X50Y133                                                     r  zed_i/axis_dwc_datamover_3_rxd_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[17]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X50Y133        FDRE (Hold_fdre_C_D)         0.059     1.285    zed_i/axis_dwc_datamover_3_rxd_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.866%)  route 0.179ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.626     0.962    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X46Y126                                                     r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.164     1.126 r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=1, routed)           0.179     1.305    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/I24[6]
    SLICE_X50Y127        FDRE                                         r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.893     1.259    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X50Y127                                                     r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]/C
                         clock pessimism             -0.039     1.220    
    SLICE_X50Y127        FDRE (Hold_fdre_C_D)         0.060     1.280    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.573%)  route 0.173ns (57.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.545     0.881    zed_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y77                                                      r  zed_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y77         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  zed_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[61]/Q
                         net (fo=2, routed)           0.173     1.181    zed_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rdata[57]
    SLICE_X51Y79         FDRE                                         r  zed_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.809     1.175    zed_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aclk
    SLICE_X51Y79                                                      r  zed_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[57]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.017     1.157    zed_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.432%)  route 0.158ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.550     0.886    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/s_aclk
    SLICE_X50Y61                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[50]/Q
                         net (fo=1, routed)           0.158     1.191    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/p_0_out[50]
    SLICE_X49Y61         FDRE                                         r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.822     1.188    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X49Y61                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y61         FDRE (Hold_fdre_C_D)         0.012     1.165    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.557%)  route 0.167ns (50.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.626     0.962    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X46Y126                                                     r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y126        FDRE (Prop_fdre_C_Q)         0.164     1.126 r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[48]/Q
                         net (fo=1, routed)           0.167     1.293    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/I33[0]
    SLICE_X51Y127        FDRE                                         r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.893     1.259    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X51Y127                                                     r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0]/C
                         clock pessimism             -0.039     1.220    
    SLICE_X51Y127        FDRE (Hold_fdre_C_D)         0.046     1.266    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[6].sig_input_data_reg_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.361%)  route 0.208ns (59.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.628     0.964    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y129                                                     r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.141     1.105 r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[36]/Q
                         net (fo=1, routed)           0.208     1.313    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/I27[4]
    SLICE_X50Y130        FDRE                                         r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.896     1.262    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X50Y130                                                     r  zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][4]/C
                         clock pessimism             -0.039     1.223    
    SLICE_X50Y130        FDRE (Hold_fdre_C_D)         0.063     1.286    zed_i/datamover_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[4].sig_input_data_reg_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.740%)  route 0.171ns (57.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.545     0.881    zed_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y78                                                      r  zed_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  zed_i/axi_interconnect_S_AXI_HP1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[62]/Q
                         net (fo=2, routed)           0.171     1.180    zed_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/m_axi_rdata[58]
    SLICE_X51Y79         FDRE                                         r  zed_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.809     1.175    zed_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/aclk
    SLICE_X51Y79                                                      r  zed_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[58]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X51Y79         FDRE (Hold_fdre_C_D)         0.013     1.153    zed_i/axi_interconnect_S_AXI_HP1/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { zed_i/ps7/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                                                                                              
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X1Y9   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X1Y9   zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y24  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y24  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X3Y10  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X3Y10  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y9   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK   
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB36_X0Y9   zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK   
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y26  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK         
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944     10.000  7.056  RAMB18_X3Y26  zed_i/axi_interconnect_S_AXI_HP0/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK         
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y65  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y65  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK                                                                                                       
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y65  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y65  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK                                                                                                       
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y65  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y65  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK                                                                                                       
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y65  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK                                                                                                          
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X42Y65  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK                                                                                                       
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X34Y66  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK                                                                                                                                                    
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X34Y66  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK                                                                                                                                                 
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK                                                                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB/CLK                                                                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC/CLK                                                                                                               
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD/CLK                                                                                                               
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     5.000   3.750  SLICE_X38Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK                                                                                                            
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X32Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK                                                                                                                                                      
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     5.000   3.750  SLICE_X32Y59  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK                                                                                                                                                   



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.585ns  (logic 0.642ns (8.464%)  route 6.943ns (91.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.903     3.197    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X86Y118                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=53, routed)          5.250     8.965    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.089 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.693    10.782    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]
    SLICE_X28Y44         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.571    12.750    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X28Y44                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X28Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    12.352    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 0.642ns (8.514%)  route 6.899ns (91.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.903     3.197    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X86Y118                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=53, routed)          5.250     8.965    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.089 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.649    10.738    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]
    SLICE_X29Y43         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.571    12.750    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X29Y43                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.115    12.865    
                         clock uncertainty           -0.154    12.711    
    SLICE_X29Y43         FDPE (Recov_fdpe_C_PRE)     -0.359    12.352    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.352    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.642ns (8.951%)  route 6.530ns (91.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.903     3.197    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X86Y118                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=53, routed)          5.250     8.965    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.089 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.281    10.369    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset
    SLICE_X31Y69         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.514    12.693    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X31Y69                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]/C
                         clock pessimism              0.129    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X31Y69         FDCE (Recov_fdce_C_CLR)     -0.405    12.263    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[8]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.642ns (8.951%)  route 6.530ns (91.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.903     3.197    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X86Y118                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=53, routed)          5.250     8.965    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.089 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.281    10.369    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset
    SLICE_X31Y69         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.514    12.693    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X31Y69                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]/C
                         clock pessimism              0.129    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X31Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    12.309    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[9]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -10.369    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.642ns (9.132%)  route 6.388ns (90.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.903     3.197    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X86Y118                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=53, routed)          5.250     8.965    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.089 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.138    10.227    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset
    SLICE_X31Y68         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.515    12.694    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X31Y68                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]/C
                         clock pessimism              0.129    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X31Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.264    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[4]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.642ns (9.132%)  route 6.388ns (90.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.903     3.197    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X86Y118                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=53, routed)          5.250     8.965    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.089 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.138    10.227    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset
    SLICE_X31Y68         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.515    12.694    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X31Y68                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]/C
                         clock pessimism              0.129    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X31Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.264    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[5]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.642ns (9.132%)  route 6.388ns (90.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.903     3.197    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X86Y118                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=53, routed)          5.250     8.965    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.089 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.138    10.227    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset
    SLICE_X31Y68         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.515    12.694    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X31Y68                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]/C
                         clock pessimism              0.129    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X31Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.264    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[6]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 0.642ns (9.132%)  route 6.388ns (90.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.903     3.197    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X86Y118                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=53, routed)          5.250     8.965    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aresetn
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.089 f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=19, routed)          1.138    10.227    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/inverted_reset
    SLICE_X31Y68         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.515    12.694    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/s_aclk
    SLICE_X31Y68                                                      r  zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]/C
                         clock pessimism              0.129    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X31Y68         FDCE (Recov_fdce_C_CLR)     -0.405    12.264    zed_i/axi_interconnect_S_AXI_HP0/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 0.642ns (9.167%)  route 6.361ns (90.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.903     3.197    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X86Y118                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=53, routed)          5.240     8.955    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.079 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=335, routed)         1.122    10.200    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X44Y64         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.473    12.652    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X44Y64                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.129    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X44Y64         FDPE (Recov_fdpe_C_PRE)     -0.359    12.268    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_2 rise@10.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 0.642ns (9.155%)  route 6.371ns (90.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.197ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.903     3.197    zed_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X86Y118                                                     r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.518     3.715 r  zed_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=53, routed)          5.240     8.955    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X32Y64         LUT1 (Prop_lut1_I0_O)        0.124     9.079 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[0]_i_1/O
                         net (fo=335, routed)         1.131    10.210    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X33Y49         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    11.088    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       1.496    12.675    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y49                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X33Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    12.277    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.277    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  2.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.749%)  route 0.174ns (55.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.552     0.888    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y56                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.174     1.203    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X48Y57         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.823     1.189    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X48Y57                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y57         FDPE (Remov_fdpe_C_PRE)     -0.095     1.059    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.830%)  route 0.242ns (63.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.552     0.888    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y56                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.242     1.270    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I8[0]
    SLICE_X49Y58         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.823     1.189    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X49Y58                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.830%)  route 0.242ns (63.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.552     0.888    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y56                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.242     1.270    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I8[0]
    SLICE_X49Y58         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.823     1.189    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X49Y58                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.830%)  route 0.242ns (63.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.552     0.888    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y56                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.242     1.270    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I8[0]
    SLICE_X49Y58         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.823     1.189    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X49Y58                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.830%)  route 0.242ns (63.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.552     0.888    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y56                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.242     1.270    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I8[0]
    SLICE_X49Y58         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.823     1.189    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X49Y58                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.830%)  route 0.242ns (63.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.552     0.888    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y56                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.242     1.270    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I8[0]
    SLICE_X49Y58         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.823     1.189    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X49Y58                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.830%)  route 0.242ns (63.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.552     0.888    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y56                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.242     1.270    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I8[0]
    SLICE_X49Y58         FDPE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.823     1.189    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X49Y58                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     1.059    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.416%)  route 0.246ns (63.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.552     0.888    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y56                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.246     1.275    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I8[0]
    SLICE_X48Y58         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.823     1.189    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y58                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.416%)  route 0.246ns (63.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.552     0.888    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y56                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.246     1.275    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I8[0]
    SLICE_X48Y58         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.823     1.189    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y58                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.416%)  route 0.246ns (63.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.552     0.888    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X51Y56                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.029 f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.246     1.275    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/I8[0]
    SLICE_X48Y58         FDCE                                         f  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zed_i/ps7/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    zed_i/ps7/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zed_i/ps7/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=32387, routed)       0.823     1.189    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X48Y58                                                      r  zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    zed_i/axi_interconnect_S_AXI_HP0/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.213    





