

================================================================
== Vitis HLS Report for 'matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6'
================================================================
* Date:           Mon Sep 15 23:20:10 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matmul_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    65547|    65547|  0.655 ms|  0.655 ms|  65540|  65540|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_51_5_VITIS_LOOP_52_6  |    65545|    65545|        14|          4|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 4, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.63>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../matmul_hls.cpp:52]   --->   Operation 17 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../matmul_hls.cpp:51]   --->   Operation 18 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten13"   --->   Operation 68 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln51 = store i8 0, i8 %i" [../matmul_hls.cpp:51]   --->   Operation 69 'store' 'store_ln51' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln52 = store i8 0, i8 %j" [../matmul_hls.cpp:52]   --->   Operation 70 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_55_7"   --->   Operation 71 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i15 %indvar_flatten13" [../matmul_hls.cpp:51]   --->   Operation 72 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.94ns)   --->   "%icmp_ln51 = icmp_eq  i15 %indvar_flatten13_load, i15 16384" [../matmul_hls.cpp:51]   --->   Operation 73 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.94ns)   --->   "%add_ln51_1 = add i15 %indvar_flatten13_load, i15 1" [../matmul_hls.cpp:51]   --->   Operation 74 'add' 'add_ln51_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.inc66, void %for.body78.preheader.exitStub" [../matmul_hls.cpp:51]   --->   Operation 75 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [../matmul_hls.cpp:52]   --->   Operation 76 'load' 'j_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.91ns)   --->   "%icmp_ln52 = icmp_eq  i8 %j_load, i8 128" [../matmul_hls.cpp:52]   --->   Operation 77 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.24ns)   --->   "%select_ln51 = select i1 %icmp_ln52, i8 0, i8 %j_load" [../matmul_hls.cpp:51]   --->   Operation 78 'select' 'select_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i8, i8 %select_ln51, i8 7" [../matmul_hls.cpp:57]   --->   Operation 79 'bitselect' 'bit_sel' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = trunc i8 %select_ln51" [../matmul_hls.cpp:57]   --->   Operation 80 'trunc' 'trunc_ln57_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i8 %select_ln51" [../matmul_hls.cpp:52]   --->   Operation 81 'trunc' 'trunc_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln52_3 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln51, i32 3, i32 6" [../matmul_hls.cpp:52]   --->   Operation 82 'partselect' 'trunc_ln52_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.88ns)   --->   "%switch_ln59 = switch i4 %trunc_ln52_3, void %arrayidx622.case.15, i4 0, void %arrayidx622.case.0, i4 1, void %arrayidx622.case.1, i4 2, void %arrayidx622.case.2, i4 3, void %arrayidx622.case.3, i4 4, void %arrayidx622.case.4, i4 5, void %arrayidx622.case.5, i4 6, void %arrayidx622.case.6, i4 7, void %arrayidx622.case.7, i4 8, void %arrayidx622.case.8, i4 9, void %arrayidx622.case.9, i4 10, void %arrayidx622.case.10, i4 11, void %arrayidx622.case.11, i4 12, void %arrayidx622.case.12, i4 13, void %arrayidx622.case.13, i4 14, void %arrayidx622.case.14" [../matmul_hls.cpp:59]   --->   Operation 83 'switch' 'switch_ln59' <Predicate = (!icmp_ln51)> <Delay = 1.88>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 84 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 14)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 85 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 13)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 86 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 12)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 87 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 11)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 88 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 10)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 89 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 9)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 90 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 8)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 91 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 7)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 92 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 6)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 93 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 5)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 94 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 4)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 95 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 3)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 96 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 2)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 97 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 1)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 98 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 0)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx622.exit" [../matmul_hls.cpp:59]   --->   Operation 99 'br' 'br_ln59' <Predicate = (!icmp_ln51 & trunc_ln52_3 == 15)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [../matmul_hls.cpp:51]   --->   Operation 100 'load' 'i_load' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (1.91ns)   --->   "%add_ln51 = add i8 %i_load, i8 1" [../matmul_hls.cpp:51]   --->   Operation 101 'add' 'add_ln51' <Predicate = (!icmp_ln51 & icmp_ln52)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.24ns)   --->   "%select_ln51_1 = select i1 %icmp_ln52, i8 %add_ln51, i8 %i_load" [../matmul_hls.cpp:51]   --->   Operation 102 'select' 'select_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i8 %select_ln51_1" [../matmul_hls.cpp:57]   --->   Operation 103 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln57, i3 0" [../matmul_hls.cpp:57]   --->   Operation 104 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %tmp_5" [../matmul_hls.cpp:57]   --->   Operation 105 'zext' 'zext_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 106 'getelementptr' 'A_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln57, i3 1" [../matmul_hls.cpp:57]   --->   Operation 107 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i10 %tmp_6" [../matmul_hls.cpp:57]   --->   Operation 108 'zext' 'tmp_6_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 109 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln57, i3 3" [../matmul_hls.cpp:57]   --->   Operation 110 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i10 %tmp_8" [../matmul_hls.cpp:57]   --->   Operation 111 'zext' 'tmp_8_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln57, i3 4" [../matmul_hls.cpp:57]   --->   Operation 112 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i10 %tmp_9" [../matmul_hls.cpp:57]   --->   Operation 113 'zext' 'tmp_9_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln57, i3 5" [../matmul_hls.cpp:57]   --->   Operation 114 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i10 %tmp_s" [../matmul_hls.cpp:57]   --->   Operation 115 'zext' 'tmp_10_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln57, i3 7" [../matmul_hls.cpp:57]   --->   Operation 116 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_12_cast = zext i10 %tmp_2" [../matmul_hls.cpp:57]   --->   Operation 117 'zext' 'tmp_12_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%A_1_addr_3 = getelementptr i32 %A_1, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 118 'getelementptr' 'A_1_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%A_1_addr_5 = getelementptr i32 %A_1, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 119 'getelementptr' 'A_1_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 120 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%A_2_addr_1 = getelementptr i32 %A_2, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 121 'getelementptr' 'A_2_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%A_3_addr_3 = getelementptr i32 %A_3, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 122 'getelementptr' 'A_3_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%A_3_addr_5 = getelementptr i32 %A_3, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 123 'getelementptr' 'A_3_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i32 %A_4, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 124 'getelementptr' 'A_4_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%A_4_addr_3 = getelementptr i32 %A_4, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 125 'getelementptr' 'A_4_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i32 %A_5, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 126 'getelementptr' 'A_5_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%A_5_addr_3 = getelementptr i32 %A_5, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 127 'getelementptr' 'A_5_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i32 %A_6, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 128 'getelementptr' 'A_6_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%A_6_addr_1 = getelementptr i32 %A_6, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 129 'getelementptr' 'A_6_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%A_7_addr_3 = getelementptr i32 %A_7, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 130 'getelementptr' 'A_7_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%A_7_addr_5 = getelementptr i32 %A_7, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 131 'getelementptr' 'A_7_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%A_8_addr_3 = getelementptr i32 %A_8, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 132 'getelementptr' 'A_8_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%A_8_addr_4 = getelementptr i32 %A_8, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 133 'getelementptr' 'A_8_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%A_9_addr_3 = getelementptr i32 %A_9, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 134 'getelementptr' 'A_9_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%A_9_addr_4 = getelementptr i32 %A_9, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 135 'getelementptr' 'A_9_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i32 %A_10, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 136 'getelementptr' 'A_10_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%A_10_addr_1 = getelementptr i32 %A_10, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 137 'getelementptr' 'A_10_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%A_11_addr_3 = getelementptr i32 %A_11, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 138 'getelementptr' 'A_11_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%A_11_addr_4 = getelementptr i32 %A_11, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 139 'getelementptr' 'A_11_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i32 %A_12, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 140 'getelementptr' 'A_12_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%A_12_addr_1 = getelementptr i32 %A_12, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 141 'getelementptr' 'A_12_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%A_13_addr_3 = getelementptr i32 %A_13, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 142 'getelementptr' 'A_13_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%A_13_addr_4 = getelementptr i32 %A_13, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 143 'getelementptr' 'A_13_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%A_14_addr_3 = getelementptr i32 %A_14, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 144 'getelementptr' 'A_14_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%A_14_addr_4 = getelementptr i32 %A_14, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 145 'getelementptr' 'A_14_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i32 %A_15, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 146 'getelementptr' 'A_15_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%A_15_addr_7 = getelementptr i32 %A_15, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 147 'getelementptr' 'A_15_addr_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [../matmul_hls.cpp:57]   --->   Operation 148 'load' 'A_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 149 [2/2] (3.25ns)   --->   "%A_load_1 = load i10 %A_addr_1" [../matmul_hls.cpp:57]   --->   Operation 149 'load' 'A_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 150 [2/2] (3.25ns)   --->   "%A_1_load_3 = load i10 %A_1_addr_3" [../matmul_hls.cpp:57]   --->   Operation 150 'load' 'A_1_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 151 [2/2] (3.25ns)   --->   "%A_1_load_5 = load i10 %A_1_addr_5" [../matmul_hls.cpp:57]   --->   Operation 151 'load' 'A_1_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 152 [2/2] (3.25ns)   --->   "%A_2_load = load i10 %A_2_addr" [../matmul_hls.cpp:57]   --->   Operation 152 'load' 'A_2_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 153 [2/2] (3.25ns)   --->   "%A_2_load_1 = load i10 %A_2_addr_1" [../matmul_hls.cpp:57]   --->   Operation 153 'load' 'A_2_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 154 [2/2] (3.25ns)   --->   "%A_3_load_3 = load i10 %A_3_addr_3" [../matmul_hls.cpp:57]   --->   Operation 154 'load' 'A_3_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 155 [2/2] (3.25ns)   --->   "%A_3_load_5 = load i10 %A_3_addr_5" [../matmul_hls.cpp:57]   --->   Operation 155 'load' 'A_3_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 156 [2/2] (3.25ns)   --->   "%A_4_load = load i10 %A_4_addr" [../matmul_hls.cpp:57]   --->   Operation 156 'load' 'A_4_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 157 [2/2] (3.25ns)   --->   "%A_4_load_3 = load i10 %A_4_addr_3" [../matmul_hls.cpp:57]   --->   Operation 157 'load' 'A_4_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 158 [2/2] (3.25ns)   --->   "%A_5_load = load i10 %A_5_addr" [../matmul_hls.cpp:57]   --->   Operation 158 'load' 'A_5_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 159 [2/2] (3.25ns)   --->   "%A_5_load_3 = load i10 %A_5_addr_3" [../matmul_hls.cpp:57]   --->   Operation 159 'load' 'A_5_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 160 [2/2] (3.25ns)   --->   "%A_6_load = load i10 %A_6_addr" [../matmul_hls.cpp:57]   --->   Operation 160 'load' 'A_6_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 161 [2/2] (3.25ns)   --->   "%A_6_load_1 = load i10 %A_6_addr_1" [../matmul_hls.cpp:57]   --->   Operation 161 'load' 'A_6_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 162 [2/2] (3.25ns)   --->   "%A_7_load_3 = load i10 %A_7_addr_3" [../matmul_hls.cpp:57]   --->   Operation 162 'load' 'A_7_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 163 [2/2] (3.25ns)   --->   "%A_7_load_5 = load i10 %A_7_addr_5" [../matmul_hls.cpp:57]   --->   Operation 163 'load' 'A_7_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 164 [2/2] (3.25ns)   --->   "%A_8_load_3 = load i10 %A_8_addr_3" [../matmul_hls.cpp:57]   --->   Operation 164 'load' 'A_8_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 165 [2/2] (3.25ns)   --->   "%A_8_load_4 = load i10 %A_8_addr_4" [../matmul_hls.cpp:57]   --->   Operation 165 'load' 'A_8_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 166 [2/2] (3.25ns)   --->   "%A_9_load_3 = load i10 %A_9_addr_3" [../matmul_hls.cpp:57]   --->   Operation 166 'load' 'A_9_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 167 [2/2] (3.25ns)   --->   "%A_9_load_4 = load i10 %A_9_addr_4" [../matmul_hls.cpp:57]   --->   Operation 167 'load' 'A_9_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 168 [2/2] (3.25ns)   --->   "%A_10_load = load i10 %A_10_addr" [../matmul_hls.cpp:57]   --->   Operation 168 'load' 'A_10_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 169 [2/2] (3.25ns)   --->   "%A_10_load_1 = load i10 %A_10_addr_1" [../matmul_hls.cpp:57]   --->   Operation 169 'load' 'A_10_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 170 [2/2] (3.25ns)   --->   "%A_11_load_3 = load i10 %A_11_addr_3" [../matmul_hls.cpp:57]   --->   Operation 170 'load' 'A_11_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 171 [2/2] (3.25ns)   --->   "%A_11_load_4 = load i10 %A_11_addr_4" [../matmul_hls.cpp:57]   --->   Operation 171 'load' 'A_11_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 172 [2/2] (3.25ns)   --->   "%A_12_load = load i10 %A_12_addr" [../matmul_hls.cpp:57]   --->   Operation 172 'load' 'A_12_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 173 [2/2] (3.25ns)   --->   "%A_12_load_1 = load i10 %A_12_addr_1" [../matmul_hls.cpp:57]   --->   Operation 173 'load' 'A_12_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 174 [2/2] (3.25ns)   --->   "%A_13_load_3 = load i10 %A_13_addr_3" [../matmul_hls.cpp:57]   --->   Operation 174 'load' 'A_13_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 175 [2/2] (3.25ns)   --->   "%A_13_load_4 = load i10 %A_13_addr_4" [../matmul_hls.cpp:57]   --->   Operation 175 'load' 'A_13_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 176 [2/2] (3.25ns)   --->   "%A_14_load_3 = load i10 %A_14_addr_3" [../matmul_hls.cpp:57]   --->   Operation 176 'load' 'A_14_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 177 [2/2] (3.25ns)   --->   "%A_14_load_4 = load i10 %A_14_addr_4" [../matmul_hls.cpp:57]   --->   Operation 177 'load' 'A_14_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 178 [2/2] (3.25ns)   --->   "%A_15_load = load i10 %A_15_addr" [../matmul_hls.cpp:57]   --->   Operation 178 'load' 'A_15_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 179 [2/2] (3.25ns)   --->   "%A_15_load_7 = load i10 %A_15_addr_7" [../matmul_hls.cpp:57]   --->   Operation 179 'load' 'A_15_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i8 %select_ln51" [../matmul_hls.cpp:52]   --->   Operation 180 'zext' 'zext_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i8 %select_ln51" [../matmul_hls.cpp:57]   --->   Operation 181 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i8 %select_ln51" [../matmul_hls.cpp:57]   --->   Operation 182 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 183 'getelementptr' 'B_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (1.82ns)   --->   "%add_ln57_126 = add i9 %zext_ln57_2, i9 128" [../matmul_hls.cpp:57]   --->   Operation 184 'add' 'add_ln57_126' <Predicate = (!icmp_ln51)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i9 %add_ln57_126" [../matmul_hls.cpp:57]   --->   Operation 185 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 186 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (1.73ns)   --->   "%add_ln57_127 = add i10 %zext_ln57_1, i10 384" [../matmul_hls.cpp:57]   --->   Operation 187 'add' 'add_ln57_127' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i10 %add_ln57_127" [../matmul_hls.cpp:57]   --->   Operation 188 'zext' 'zext_ln57_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_14_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 1, i9 %zext_ln57_2" [../matmul_hls.cpp:57]   --->   Operation 189 'bitconcatenate' 'tmp_14_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i10 %tmp_14_cast" [../matmul_hls.cpp:57]   --->   Operation 190 'zext' 'zext_ln57_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (1.73ns)   --->   "%add_ln57_128 = add i10 %zext_ln57_1, i10 640" [../matmul_hls.cpp:57]   --->   Operation 191 'add' 'add_ln57_128' <Predicate = (!icmp_ln51)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i10 %add_ln57_128" [../matmul_hls.cpp:57]   --->   Operation 192 'zext' 'zext_ln57_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.97ns)   --->   "%xor_ln57 = xor i1 %bit_sel, i1 1" [../matmul_hls.cpp:57]   --->   Operation 193 'xor' 'xor_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%add_ln57_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %xor_ln57, i7 %trunc_ln57_1" [../matmul_hls.cpp:57]   --->   Operation 194 'bitconcatenate' 'add_ln57_s' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i8 %add_ln57_s" [../matmul_hls.cpp:57]   --->   Operation 195 'sext' 'sext_ln57_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln57_9 = zext i10 %sext_ln57_1" [../matmul_hls.cpp:57]   --->   Operation 196 'zext' 'zext_ln57_9' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%B_1_addr_3 = getelementptr i32 %B_1, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 197 'getelementptr' 'B_1_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%B_1_addr_5 = getelementptr i32 %B_1, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 198 'getelementptr' 'B_1_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i32 %B_2, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 199 'getelementptr' 'B_2_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%B_2_addr_1 = getelementptr i32 %B_2, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 200 'getelementptr' 'B_2_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%B_3_addr_3 = getelementptr i32 %B_3, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 201 'getelementptr' 'B_3_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%B_3_addr_5 = getelementptr i32 %B_3, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 202 'getelementptr' 'B_3_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr i32 %B_4, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 203 'getelementptr' 'B_4_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%B_4_addr_3 = getelementptr i32 %B_4, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 204 'getelementptr' 'B_4_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr i32 %B_5, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 205 'getelementptr' 'B_5_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%B_5_addr_3 = getelementptr i32 %B_5, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 206 'getelementptr' 'B_5_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr i32 %B_6, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 207 'getelementptr' 'B_6_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%B_6_addr_1 = getelementptr i32 %B_6, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 208 'getelementptr' 'B_6_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%B_7_addr_3 = getelementptr i32 %B_7, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 209 'getelementptr' 'B_7_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%B_7_addr_5 = getelementptr i32 %B_7, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 210 'getelementptr' 'B_7_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%B_8_addr_3 = getelementptr i32 %B_8, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 211 'getelementptr' 'B_8_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%B_8_addr_4 = getelementptr i32 %B_8, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 212 'getelementptr' 'B_8_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%B_9_addr_3 = getelementptr i32 %B_9, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 213 'getelementptr' 'B_9_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%B_9_addr_4 = getelementptr i32 %B_9, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 214 'getelementptr' 'B_9_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%B_10_addr = getelementptr i32 %B_10, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 215 'getelementptr' 'B_10_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%B_10_addr_1 = getelementptr i32 %B_10, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 216 'getelementptr' 'B_10_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%B_11_addr_3 = getelementptr i32 %B_11, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 217 'getelementptr' 'B_11_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%B_11_addr_4 = getelementptr i32 %B_11, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 218 'getelementptr' 'B_11_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%B_12_addr = getelementptr i32 %B_12, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 219 'getelementptr' 'B_12_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%B_12_addr_1 = getelementptr i32 %B_12, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 220 'getelementptr' 'B_12_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%B_13_addr_3 = getelementptr i32 %B_13, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 221 'getelementptr' 'B_13_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%B_13_addr_4 = getelementptr i32 %B_13, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 222 'getelementptr' 'B_13_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%B_14_addr_3 = getelementptr i32 %B_14, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 223 'getelementptr' 'B_14_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%B_14_addr_4 = getelementptr i32 %B_14, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 224 'getelementptr' 'B_14_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%B_15_addr = getelementptr i32 %B_15, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 225 'getelementptr' 'B_15_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%B_15_addr_7 = getelementptr i32 %B_15, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 226 'getelementptr' 'B_15_addr_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 227 [2/2] (3.25ns)   --->   "%B_load = load i10 %B_addr" [../matmul_hls.cpp:57]   --->   Operation 227 'load' 'B_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 228 [2/2] (3.25ns)   --->   "%B_load_1 = load i10 %B_addr_1" [../matmul_hls.cpp:57]   --->   Operation 228 'load' 'B_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 229 [2/2] (3.25ns)   --->   "%B_1_load_3 = load i10 %B_1_addr_3" [../matmul_hls.cpp:57]   --->   Operation 229 'load' 'B_1_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 230 [2/2] (3.25ns)   --->   "%B_1_load_5 = load i10 %B_1_addr_5" [../matmul_hls.cpp:57]   --->   Operation 230 'load' 'B_1_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 231 [2/2] (3.25ns)   --->   "%B_2_load = load i10 %B_2_addr" [../matmul_hls.cpp:57]   --->   Operation 231 'load' 'B_2_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 232 [2/2] (3.25ns)   --->   "%B_2_load_1 = load i10 %B_2_addr_1" [../matmul_hls.cpp:57]   --->   Operation 232 'load' 'B_2_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 233 [2/2] (3.25ns)   --->   "%B_3_load_3 = load i10 %B_3_addr_3" [../matmul_hls.cpp:57]   --->   Operation 233 'load' 'B_3_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 234 [2/2] (3.25ns)   --->   "%B_3_load_5 = load i10 %B_3_addr_5" [../matmul_hls.cpp:57]   --->   Operation 234 'load' 'B_3_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 235 [2/2] (3.25ns)   --->   "%B_4_load = load i10 %B_4_addr" [../matmul_hls.cpp:57]   --->   Operation 235 'load' 'B_4_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 236 [2/2] (3.25ns)   --->   "%B_4_load_3 = load i10 %B_4_addr_3" [../matmul_hls.cpp:57]   --->   Operation 236 'load' 'B_4_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 237 [2/2] (3.25ns)   --->   "%B_5_load = load i10 %B_5_addr" [../matmul_hls.cpp:57]   --->   Operation 237 'load' 'B_5_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 238 [2/2] (3.25ns)   --->   "%B_5_load_3 = load i10 %B_5_addr_3" [../matmul_hls.cpp:57]   --->   Operation 238 'load' 'B_5_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 239 [2/2] (3.25ns)   --->   "%B_6_load = load i10 %B_6_addr" [../matmul_hls.cpp:57]   --->   Operation 239 'load' 'B_6_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 240 [2/2] (3.25ns)   --->   "%B_6_load_1 = load i10 %B_6_addr_1" [../matmul_hls.cpp:57]   --->   Operation 240 'load' 'B_6_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 241 [2/2] (3.25ns)   --->   "%B_7_load_3 = load i10 %B_7_addr_3" [../matmul_hls.cpp:57]   --->   Operation 241 'load' 'B_7_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 242 [2/2] (3.25ns)   --->   "%B_7_load_5 = load i10 %B_7_addr_5" [../matmul_hls.cpp:57]   --->   Operation 242 'load' 'B_7_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 243 [2/2] (3.25ns)   --->   "%B_8_load_3 = load i10 %B_8_addr_3" [../matmul_hls.cpp:57]   --->   Operation 243 'load' 'B_8_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 244 [2/2] (3.25ns)   --->   "%B_8_load_4 = load i10 %B_8_addr_4" [../matmul_hls.cpp:57]   --->   Operation 244 'load' 'B_8_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 245 [2/2] (3.25ns)   --->   "%B_9_load_3 = load i10 %B_9_addr_3" [../matmul_hls.cpp:57]   --->   Operation 245 'load' 'B_9_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 246 [2/2] (3.25ns)   --->   "%B_9_load_4 = load i10 %B_9_addr_4" [../matmul_hls.cpp:57]   --->   Operation 246 'load' 'B_9_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 247 [2/2] (3.25ns)   --->   "%B_10_load = load i10 %B_10_addr" [../matmul_hls.cpp:57]   --->   Operation 247 'load' 'B_10_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 248 [2/2] (3.25ns)   --->   "%B_10_load_1 = load i10 %B_10_addr_1" [../matmul_hls.cpp:57]   --->   Operation 248 'load' 'B_10_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 249 [2/2] (3.25ns)   --->   "%B_11_load_3 = load i10 %B_11_addr_3" [../matmul_hls.cpp:57]   --->   Operation 249 'load' 'B_11_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 250 [2/2] (3.25ns)   --->   "%B_11_load_4 = load i10 %B_11_addr_4" [../matmul_hls.cpp:57]   --->   Operation 250 'load' 'B_11_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 251 [2/2] (3.25ns)   --->   "%B_12_load = load i10 %B_12_addr" [../matmul_hls.cpp:57]   --->   Operation 251 'load' 'B_12_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 252 [2/2] (3.25ns)   --->   "%B_12_load_1 = load i10 %B_12_addr_1" [../matmul_hls.cpp:57]   --->   Operation 252 'load' 'B_12_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 253 [2/2] (3.25ns)   --->   "%B_13_load_3 = load i10 %B_13_addr_3" [../matmul_hls.cpp:57]   --->   Operation 253 'load' 'B_13_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 254 [2/2] (3.25ns)   --->   "%B_13_load_4 = load i10 %B_13_addr_4" [../matmul_hls.cpp:57]   --->   Operation 254 'load' 'B_13_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 255 [2/2] (3.25ns)   --->   "%B_14_load_3 = load i10 %B_14_addr_3" [../matmul_hls.cpp:57]   --->   Operation 255 'load' 'B_14_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 256 [2/2] (3.25ns)   --->   "%B_14_load_4 = load i10 %B_14_addr_4" [../matmul_hls.cpp:57]   --->   Operation 256 'load' 'B_14_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 257 [2/2] (3.25ns)   --->   "%B_15_load = load i10 %B_15_addr" [../matmul_hls.cpp:57]   --->   Operation 257 'load' 'B_15_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 258 [2/2] (3.25ns)   --->   "%B_15_load_7 = load i10 %B_15_addr_7" [../matmul_hls.cpp:57]   --->   Operation 258 'load' 'B_15_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 259 [1/1] (1.91ns)   --->   "%add_ln52 = add i8 %select_ln51, i8 1" [../matmul_hls.cpp:52]   --->   Operation 259 'add' 'add_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (1.58ns)   --->   "%store_ln51 = store i15 %add_ln51_1, i15 %indvar_flatten13" [../matmul_hls.cpp:51]   --->   Operation 260 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_2 : Operation 261 [1/1] (1.58ns)   --->   "%store_ln51 = store i8 %select_ln51_1, i8 %i" [../matmul_hls.cpp:51]   --->   Operation 261 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_2 : Operation 262 [1/1] (1.58ns)   --->   "%store_ln52 = store i8 %add_ln52, i8 %j" [../matmul_hls.cpp:52]   --->   Operation 262 'store' 'store_ln52' <Predicate = (!icmp_ln51)> <Delay = 1.58>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln52 = br void %VITIS_LOOP_55_7" [../matmul_hls.cpp:52]   --->   Operation 263 'br' 'br_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln57, i3 2" [../matmul_hls.cpp:57]   --->   Operation 264 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i10 %tmp_7" [../matmul_hls.cpp:57]   --->   Operation 265 'zext' 'tmp_7_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 266 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 267 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln57, i3 6" [../matmul_hls.cpp:57]   --->   Operation 268 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i10 %tmp_1" [../matmul_hls.cpp:57]   --->   Operation 269 'zext' 'tmp_11_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 270 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%A_1_addr_6 = getelementptr i32 %A_1, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 271 'getelementptr' 'A_1_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%A_2_addr_2 = getelementptr i32 %A_2, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 272 'getelementptr' 'A_2_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%A_2_addr_3 = getelementptr i32 %A_2, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 273 'getelementptr' 'A_2_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 274 'getelementptr' 'A_3_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%A_3_addr_6 = getelementptr i32 %A_3, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 275 'getelementptr' 'A_3_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%A_4_addr_5 = getelementptr i32 %A_4, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 276 'getelementptr' 'A_4_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%A_4_addr_6 = getelementptr i32 %A_4, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 277 'getelementptr' 'A_4_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%A_5_addr_5 = getelementptr i32 %A_5, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 278 'getelementptr' 'A_5_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%A_5_addr_6 = getelementptr i32 %A_5, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 279 'getelementptr' 'A_5_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%A_6_addr_2 = getelementptr i32 %A_6, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 280 'getelementptr' 'A_6_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%A_6_addr_3 = getelementptr i32 %A_6, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 281 'getelementptr' 'A_6_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i32 %A_7, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 282 'getelementptr' 'A_7_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%A_7_addr_6 = getelementptr i32 %A_7, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 283 'getelementptr' 'A_7_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%A_8_addr_5 = getelementptr i32 %A_8, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 284 'getelementptr' 'A_8_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%A_8_addr_6 = getelementptr i32 %A_8, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 285 'getelementptr' 'A_8_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%A_9_addr_5 = getelementptr i32 %A_9, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 286 'getelementptr' 'A_9_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%A_9_addr_6 = getelementptr i32 %A_9, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 287 'getelementptr' 'A_9_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%A_10_addr_2 = getelementptr i32 %A_10, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 288 'getelementptr' 'A_10_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%A_10_addr_3 = getelementptr i32 %A_10, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 289 'getelementptr' 'A_10_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%A_11_addr_5 = getelementptr i32 %A_11, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 290 'getelementptr' 'A_11_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%A_11_addr_6 = getelementptr i32 %A_11, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 291 'getelementptr' 'A_11_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%A_12_addr_2 = getelementptr i32 %A_12, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 292 'getelementptr' 'A_12_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%A_12_addr_3 = getelementptr i32 %A_12, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 293 'getelementptr' 'A_12_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%A_13_addr_5 = getelementptr i32 %A_13, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 294 'getelementptr' 'A_13_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%A_13_addr_6 = getelementptr i32 %A_13, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 295 'getelementptr' 'A_13_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%A_14_addr_5 = getelementptr i32 %A_14, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 296 'getelementptr' 'A_14_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%A_14_addr_6 = getelementptr i32 %A_14, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 297 'getelementptr' 'A_14_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%A_15_addr_1 = getelementptr i32 %A_15, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 298 'getelementptr' 'A_15_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%A_15_addr_2 = getelementptr i32 %A_15, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 299 'getelementptr' 'A_15_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 300 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [../matmul_hls.cpp:57]   --->   Operation 300 'load' 'A_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 301 [1/2] (3.25ns)   --->   "%A_load_1 = load i10 %A_addr_1" [../matmul_hls.cpp:57]   --->   Operation 301 'load' 'A_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 302 [2/2] (3.25ns)   --->   "%A_load_2 = load i10 %A_addr_2" [../matmul_hls.cpp:57]   --->   Operation 302 'load' 'A_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 303 [2/2] (3.25ns)   --->   "%A_load_3 = load i10 %A_addr_3" [../matmul_hls.cpp:57]   --->   Operation 303 'load' 'A_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 304 [2/2] (3.25ns)   --->   "%A_1_load = load i10 %A_1_addr" [../matmul_hls.cpp:57]   --->   Operation 304 'load' 'A_1_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 305 [1/2] (3.25ns)   --->   "%A_1_load_3 = load i10 %A_1_addr_3" [../matmul_hls.cpp:57]   --->   Operation 305 'load' 'A_1_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 306 [1/2] (3.25ns)   --->   "%A_1_load_5 = load i10 %A_1_addr_5" [../matmul_hls.cpp:57]   --->   Operation 306 'load' 'A_1_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 307 [2/2] (3.25ns)   --->   "%A_1_load_6 = load i10 %A_1_addr_6" [../matmul_hls.cpp:57]   --->   Operation 307 'load' 'A_1_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 308 [1/2] (3.25ns)   --->   "%A_2_load = load i10 %A_2_addr" [../matmul_hls.cpp:57]   --->   Operation 308 'load' 'A_2_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 309 [1/2] (3.25ns)   --->   "%A_2_load_1 = load i10 %A_2_addr_1" [../matmul_hls.cpp:57]   --->   Operation 309 'load' 'A_2_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 310 [2/2] (3.25ns)   --->   "%A_2_load_2 = load i10 %A_2_addr_2" [../matmul_hls.cpp:57]   --->   Operation 310 'load' 'A_2_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 311 [2/2] (3.25ns)   --->   "%A_2_load_3 = load i10 %A_2_addr_3" [../matmul_hls.cpp:57]   --->   Operation 311 'load' 'A_2_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 312 [2/2] (3.25ns)   --->   "%A_3_load = load i10 %A_3_addr" [../matmul_hls.cpp:57]   --->   Operation 312 'load' 'A_3_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 313 [1/2] (3.25ns)   --->   "%A_3_load_3 = load i10 %A_3_addr_3" [../matmul_hls.cpp:57]   --->   Operation 313 'load' 'A_3_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 314 [1/2] (3.25ns)   --->   "%A_3_load_5 = load i10 %A_3_addr_5" [../matmul_hls.cpp:57]   --->   Operation 314 'load' 'A_3_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 315 [2/2] (3.25ns)   --->   "%A_3_load_6 = load i10 %A_3_addr_6" [../matmul_hls.cpp:57]   --->   Operation 315 'load' 'A_3_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 316 [1/2] (3.25ns)   --->   "%A_4_load = load i10 %A_4_addr" [../matmul_hls.cpp:57]   --->   Operation 316 'load' 'A_4_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 317 [1/2] (3.25ns)   --->   "%A_4_load_3 = load i10 %A_4_addr_3" [../matmul_hls.cpp:57]   --->   Operation 317 'load' 'A_4_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 318 [2/2] (3.25ns)   --->   "%A_4_load_5 = load i10 %A_4_addr_5" [../matmul_hls.cpp:57]   --->   Operation 318 'load' 'A_4_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 319 [2/2] (3.25ns)   --->   "%A_4_load_6 = load i10 %A_4_addr_6" [../matmul_hls.cpp:57]   --->   Operation 319 'load' 'A_4_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 320 [1/2] (3.25ns)   --->   "%A_5_load = load i10 %A_5_addr" [../matmul_hls.cpp:57]   --->   Operation 320 'load' 'A_5_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 321 [1/2] (3.25ns)   --->   "%A_5_load_3 = load i10 %A_5_addr_3" [../matmul_hls.cpp:57]   --->   Operation 321 'load' 'A_5_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 322 [2/2] (3.25ns)   --->   "%A_5_load_5 = load i10 %A_5_addr_5" [../matmul_hls.cpp:57]   --->   Operation 322 'load' 'A_5_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 323 [2/2] (3.25ns)   --->   "%A_5_load_6 = load i10 %A_5_addr_6" [../matmul_hls.cpp:57]   --->   Operation 323 'load' 'A_5_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 324 [1/2] (3.25ns)   --->   "%A_6_load = load i10 %A_6_addr" [../matmul_hls.cpp:57]   --->   Operation 324 'load' 'A_6_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 325 [1/2] (3.25ns)   --->   "%A_6_load_1 = load i10 %A_6_addr_1" [../matmul_hls.cpp:57]   --->   Operation 325 'load' 'A_6_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 326 [2/2] (3.25ns)   --->   "%A_6_load_2 = load i10 %A_6_addr_2" [../matmul_hls.cpp:57]   --->   Operation 326 'load' 'A_6_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 327 [2/2] (3.25ns)   --->   "%A_6_load_3 = load i10 %A_6_addr_3" [../matmul_hls.cpp:57]   --->   Operation 327 'load' 'A_6_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 328 [2/2] (3.25ns)   --->   "%A_7_load = load i10 %A_7_addr" [../matmul_hls.cpp:57]   --->   Operation 328 'load' 'A_7_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 329 [1/2] (3.25ns)   --->   "%A_7_load_3 = load i10 %A_7_addr_3" [../matmul_hls.cpp:57]   --->   Operation 329 'load' 'A_7_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 330 [1/2] (3.25ns)   --->   "%A_7_load_5 = load i10 %A_7_addr_5" [../matmul_hls.cpp:57]   --->   Operation 330 'load' 'A_7_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 331 [2/2] (3.25ns)   --->   "%A_7_load_6 = load i10 %A_7_addr_6" [../matmul_hls.cpp:57]   --->   Operation 331 'load' 'A_7_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 332 [1/2] (3.25ns)   --->   "%A_8_load_3 = load i10 %A_8_addr_3" [../matmul_hls.cpp:57]   --->   Operation 332 'load' 'A_8_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 333 [1/2] (3.25ns)   --->   "%A_8_load_4 = load i10 %A_8_addr_4" [../matmul_hls.cpp:57]   --->   Operation 333 'load' 'A_8_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 334 [2/2] (3.25ns)   --->   "%A_8_load_5 = load i10 %A_8_addr_5" [../matmul_hls.cpp:57]   --->   Operation 334 'load' 'A_8_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 335 [2/2] (3.25ns)   --->   "%A_8_load_6 = load i10 %A_8_addr_6" [../matmul_hls.cpp:57]   --->   Operation 335 'load' 'A_8_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 336 [1/2] (3.25ns)   --->   "%A_9_load_3 = load i10 %A_9_addr_3" [../matmul_hls.cpp:57]   --->   Operation 336 'load' 'A_9_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 337 [1/2] (3.25ns)   --->   "%A_9_load_4 = load i10 %A_9_addr_4" [../matmul_hls.cpp:57]   --->   Operation 337 'load' 'A_9_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 338 [2/2] (3.25ns)   --->   "%A_9_load_5 = load i10 %A_9_addr_5" [../matmul_hls.cpp:57]   --->   Operation 338 'load' 'A_9_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 339 [2/2] (3.25ns)   --->   "%A_9_load_6 = load i10 %A_9_addr_6" [../matmul_hls.cpp:57]   --->   Operation 339 'load' 'A_9_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 340 [1/2] (3.25ns)   --->   "%A_10_load = load i10 %A_10_addr" [../matmul_hls.cpp:57]   --->   Operation 340 'load' 'A_10_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 341 [1/2] (3.25ns)   --->   "%A_10_load_1 = load i10 %A_10_addr_1" [../matmul_hls.cpp:57]   --->   Operation 341 'load' 'A_10_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 342 [2/2] (3.25ns)   --->   "%A_10_load_2 = load i10 %A_10_addr_2" [../matmul_hls.cpp:57]   --->   Operation 342 'load' 'A_10_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 343 [2/2] (3.25ns)   --->   "%A_10_load_3 = load i10 %A_10_addr_3" [../matmul_hls.cpp:57]   --->   Operation 343 'load' 'A_10_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 344 [1/2] (3.25ns)   --->   "%A_11_load_3 = load i10 %A_11_addr_3" [../matmul_hls.cpp:57]   --->   Operation 344 'load' 'A_11_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 345 [1/2] (3.25ns)   --->   "%A_11_load_4 = load i10 %A_11_addr_4" [../matmul_hls.cpp:57]   --->   Operation 345 'load' 'A_11_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 346 [2/2] (3.25ns)   --->   "%A_11_load_5 = load i10 %A_11_addr_5" [../matmul_hls.cpp:57]   --->   Operation 346 'load' 'A_11_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 347 [2/2] (3.25ns)   --->   "%A_11_load_6 = load i10 %A_11_addr_6" [../matmul_hls.cpp:57]   --->   Operation 347 'load' 'A_11_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 348 [1/2] (3.25ns)   --->   "%A_12_load = load i10 %A_12_addr" [../matmul_hls.cpp:57]   --->   Operation 348 'load' 'A_12_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 349 [1/2] (3.25ns)   --->   "%A_12_load_1 = load i10 %A_12_addr_1" [../matmul_hls.cpp:57]   --->   Operation 349 'load' 'A_12_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 350 [2/2] (3.25ns)   --->   "%A_12_load_2 = load i10 %A_12_addr_2" [../matmul_hls.cpp:57]   --->   Operation 350 'load' 'A_12_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 351 [2/2] (3.25ns)   --->   "%A_12_load_3 = load i10 %A_12_addr_3" [../matmul_hls.cpp:57]   --->   Operation 351 'load' 'A_12_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 352 [1/2] (3.25ns)   --->   "%A_13_load_3 = load i10 %A_13_addr_3" [../matmul_hls.cpp:57]   --->   Operation 352 'load' 'A_13_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 353 [1/2] (3.25ns)   --->   "%A_13_load_4 = load i10 %A_13_addr_4" [../matmul_hls.cpp:57]   --->   Operation 353 'load' 'A_13_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 354 [2/2] (3.25ns)   --->   "%A_13_load_5 = load i10 %A_13_addr_5" [../matmul_hls.cpp:57]   --->   Operation 354 'load' 'A_13_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 355 [2/2] (3.25ns)   --->   "%A_13_load_6 = load i10 %A_13_addr_6" [../matmul_hls.cpp:57]   --->   Operation 355 'load' 'A_13_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 356 [1/2] (3.25ns)   --->   "%A_14_load_3 = load i10 %A_14_addr_3" [../matmul_hls.cpp:57]   --->   Operation 356 'load' 'A_14_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 357 [1/2] (3.25ns)   --->   "%A_14_load_4 = load i10 %A_14_addr_4" [../matmul_hls.cpp:57]   --->   Operation 357 'load' 'A_14_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 358 [2/2] (3.25ns)   --->   "%A_14_load_5 = load i10 %A_14_addr_5" [../matmul_hls.cpp:57]   --->   Operation 358 'load' 'A_14_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 359 [2/2] (3.25ns)   --->   "%A_14_load_6 = load i10 %A_14_addr_6" [../matmul_hls.cpp:57]   --->   Operation 359 'load' 'A_14_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 360 [1/2] (3.25ns)   --->   "%A_15_load = load i10 %A_15_addr" [../matmul_hls.cpp:57]   --->   Operation 360 'load' 'A_15_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 361 [2/2] (3.25ns)   --->   "%A_15_load_1 = load i10 %A_15_addr_1" [../matmul_hls.cpp:57]   --->   Operation 361 'load' 'A_15_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 362 [2/2] (3.25ns)   --->   "%A_15_load_2 = load i10 %A_15_addr_2" [../matmul_hls.cpp:57]   --->   Operation 362 'load' 'A_15_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 363 [1/2] (3.25ns)   --->   "%A_15_load_7 = load i10 %A_15_addr_7" [../matmul_hls.cpp:57]   --->   Operation 363 'load' 'A_15_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_13_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %select_ln51" [../matmul_hls.cpp:57]   --->   Operation 364 'bitconcatenate' 'tmp_13_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i9 %tmp_13_cast" [../matmul_hls.cpp:57]   --->   Operation 365 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 366 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 367 'getelementptr' 'B_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i9 %tmp_13_cast" [../matmul_hls.cpp:57]   --->   Operation 368 'sext' 'sext_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i10 %sext_ln57" [../matmul_hls.cpp:57]   --->   Operation 369 'zext' 'zext_ln57_8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 370 'getelementptr' 'B_1_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%B_1_addr_6 = getelementptr i32 %B_1, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 371 'getelementptr' 'B_1_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%B_2_addr_2 = getelementptr i32 %B_2, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 372 'getelementptr' 'B_2_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%B_2_addr_3 = getelementptr i32 %B_2, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 373 'getelementptr' 'B_2_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 374 'getelementptr' 'B_3_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%B_3_addr_6 = getelementptr i32 %B_3, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 375 'getelementptr' 'B_3_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%B_4_addr_5 = getelementptr i32 %B_4, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 376 'getelementptr' 'B_4_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%B_4_addr_6 = getelementptr i32 %B_4, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 377 'getelementptr' 'B_4_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%B_5_addr_5 = getelementptr i32 %B_5, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 378 'getelementptr' 'B_5_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%B_5_addr_6 = getelementptr i32 %B_5, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 379 'getelementptr' 'B_5_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%B_6_addr_2 = getelementptr i32 %B_6, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 380 'getelementptr' 'B_6_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%B_6_addr_3 = getelementptr i32 %B_6, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 381 'getelementptr' 'B_6_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr i32 %B_7, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 382 'getelementptr' 'B_7_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%B_7_addr_6 = getelementptr i32 %B_7, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 383 'getelementptr' 'B_7_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%B_8_addr_5 = getelementptr i32 %B_8, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 384 'getelementptr' 'B_8_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%B_8_addr_6 = getelementptr i32 %B_8, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 385 'getelementptr' 'B_8_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%B_9_addr_5 = getelementptr i32 %B_9, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 386 'getelementptr' 'B_9_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%B_9_addr_6 = getelementptr i32 %B_9, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 387 'getelementptr' 'B_9_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%B_10_addr_2 = getelementptr i32 %B_10, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 388 'getelementptr' 'B_10_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%B_10_addr_3 = getelementptr i32 %B_10, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 389 'getelementptr' 'B_10_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%B_11_addr_5 = getelementptr i32 %B_11, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 390 'getelementptr' 'B_11_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%B_11_addr_6 = getelementptr i32 %B_11, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 391 'getelementptr' 'B_11_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%B_12_addr_2 = getelementptr i32 %B_12, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 392 'getelementptr' 'B_12_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%B_12_addr_3 = getelementptr i32 %B_12, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 393 'getelementptr' 'B_12_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%B_13_addr_5 = getelementptr i32 %B_13, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 394 'getelementptr' 'B_13_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%B_13_addr_6 = getelementptr i32 %B_13, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 395 'getelementptr' 'B_13_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%B_14_addr_5 = getelementptr i32 %B_14, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 396 'getelementptr' 'B_14_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%B_14_addr_6 = getelementptr i32 %B_14, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 397 'getelementptr' 'B_14_addr_6' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%B_15_addr_1 = getelementptr i32 %B_15, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 398 'getelementptr' 'B_15_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%B_15_addr_2 = getelementptr i32 %B_15, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 399 'getelementptr' 'B_15_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 400 [1/2] (3.25ns)   --->   "%B_load = load i10 %B_addr" [../matmul_hls.cpp:57]   --->   Operation 400 'load' 'B_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 401 [1/2] (3.25ns)   --->   "%B_load_1 = load i10 %B_addr_1" [../matmul_hls.cpp:57]   --->   Operation 401 'load' 'B_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 402 [2/2] (3.25ns)   --->   "%B_load_2 = load i10 %B_addr_2" [../matmul_hls.cpp:57]   --->   Operation 402 'load' 'B_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 403 [2/2] (3.25ns)   --->   "%B_load_3 = load i10 %B_addr_3" [../matmul_hls.cpp:57]   --->   Operation 403 'load' 'B_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 404 [2/2] (3.25ns)   --->   "%B_1_load = load i10 %B_1_addr" [../matmul_hls.cpp:57]   --->   Operation 404 'load' 'B_1_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 405 [1/2] (3.25ns)   --->   "%B_1_load_3 = load i10 %B_1_addr_3" [../matmul_hls.cpp:57]   --->   Operation 405 'load' 'B_1_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 406 [1/2] (3.25ns)   --->   "%B_1_load_5 = load i10 %B_1_addr_5" [../matmul_hls.cpp:57]   --->   Operation 406 'load' 'B_1_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 407 [2/2] (3.25ns)   --->   "%B_1_load_6 = load i10 %B_1_addr_6" [../matmul_hls.cpp:57]   --->   Operation 407 'load' 'B_1_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 408 [1/2] (3.25ns)   --->   "%B_2_load = load i10 %B_2_addr" [../matmul_hls.cpp:57]   --->   Operation 408 'load' 'B_2_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 409 [1/2] (3.25ns)   --->   "%B_2_load_1 = load i10 %B_2_addr_1" [../matmul_hls.cpp:57]   --->   Operation 409 'load' 'B_2_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 410 [2/2] (3.25ns)   --->   "%B_2_load_2 = load i10 %B_2_addr_2" [../matmul_hls.cpp:57]   --->   Operation 410 'load' 'B_2_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 411 [2/2] (3.25ns)   --->   "%B_2_load_3 = load i10 %B_2_addr_3" [../matmul_hls.cpp:57]   --->   Operation 411 'load' 'B_2_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 412 [2/2] (3.25ns)   --->   "%B_3_load = load i10 %B_3_addr" [../matmul_hls.cpp:57]   --->   Operation 412 'load' 'B_3_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 413 [1/2] (3.25ns)   --->   "%B_3_load_3 = load i10 %B_3_addr_3" [../matmul_hls.cpp:57]   --->   Operation 413 'load' 'B_3_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 414 [1/2] (3.25ns)   --->   "%B_3_load_5 = load i10 %B_3_addr_5" [../matmul_hls.cpp:57]   --->   Operation 414 'load' 'B_3_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 415 [2/2] (3.25ns)   --->   "%B_3_load_6 = load i10 %B_3_addr_6" [../matmul_hls.cpp:57]   --->   Operation 415 'load' 'B_3_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 416 [1/2] (3.25ns)   --->   "%B_4_load = load i10 %B_4_addr" [../matmul_hls.cpp:57]   --->   Operation 416 'load' 'B_4_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 417 [1/2] (3.25ns)   --->   "%B_4_load_3 = load i10 %B_4_addr_3" [../matmul_hls.cpp:57]   --->   Operation 417 'load' 'B_4_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 418 [2/2] (3.25ns)   --->   "%B_4_load_5 = load i10 %B_4_addr_5" [../matmul_hls.cpp:57]   --->   Operation 418 'load' 'B_4_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 419 [2/2] (3.25ns)   --->   "%B_4_load_6 = load i10 %B_4_addr_6" [../matmul_hls.cpp:57]   --->   Operation 419 'load' 'B_4_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 420 [1/2] (3.25ns)   --->   "%B_5_load = load i10 %B_5_addr" [../matmul_hls.cpp:57]   --->   Operation 420 'load' 'B_5_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 421 [1/2] (3.25ns)   --->   "%B_5_load_3 = load i10 %B_5_addr_3" [../matmul_hls.cpp:57]   --->   Operation 421 'load' 'B_5_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 422 [2/2] (3.25ns)   --->   "%B_5_load_5 = load i10 %B_5_addr_5" [../matmul_hls.cpp:57]   --->   Operation 422 'load' 'B_5_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 423 [2/2] (3.25ns)   --->   "%B_5_load_6 = load i10 %B_5_addr_6" [../matmul_hls.cpp:57]   --->   Operation 423 'load' 'B_5_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 424 [1/2] (3.25ns)   --->   "%B_6_load = load i10 %B_6_addr" [../matmul_hls.cpp:57]   --->   Operation 424 'load' 'B_6_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 425 [1/2] (3.25ns)   --->   "%B_6_load_1 = load i10 %B_6_addr_1" [../matmul_hls.cpp:57]   --->   Operation 425 'load' 'B_6_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 426 [2/2] (3.25ns)   --->   "%B_6_load_2 = load i10 %B_6_addr_2" [../matmul_hls.cpp:57]   --->   Operation 426 'load' 'B_6_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 427 [2/2] (3.25ns)   --->   "%B_6_load_3 = load i10 %B_6_addr_3" [../matmul_hls.cpp:57]   --->   Operation 427 'load' 'B_6_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 428 [2/2] (3.25ns)   --->   "%B_7_load = load i10 %B_7_addr" [../matmul_hls.cpp:57]   --->   Operation 428 'load' 'B_7_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 429 [1/2] (3.25ns)   --->   "%B_7_load_3 = load i10 %B_7_addr_3" [../matmul_hls.cpp:57]   --->   Operation 429 'load' 'B_7_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 430 [1/2] (3.25ns)   --->   "%B_7_load_5 = load i10 %B_7_addr_5" [../matmul_hls.cpp:57]   --->   Operation 430 'load' 'B_7_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 431 [2/2] (3.25ns)   --->   "%B_7_load_6 = load i10 %B_7_addr_6" [../matmul_hls.cpp:57]   --->   Operation 431 'load' 'B_7_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 432 [1/2] (3.25ns)   --->   "%B_8_load_3 = load i10 %B_8_addr_3" [../matmul_hls.cpp:57]   --->   Operation 432 'load' 'B_8_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 433 [1/2] (3.25ns)   --->   "%B_8_load_4 = load i10 %B_8_addr_4" [../matmul_hls.cpp:57]   --->   Operation 433 'load' 'B_8_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 434 [2/2] (3.25ns)   --->   "%B_8_load_5 = load i10 %B_8_addr_5" [../matmul_hls.cpp:57]   --->   Operation 434 'load' 'B_8_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 435 [2/2] (3.25ns)   --->   "%B_8_load_6 = load i10 %B_8_addr_6" [../matmul_hls.cpp:57]   --->   Operation 435 'load' 'B_8_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 436 [1/2] (3.25ns)   --->   "%B_9_load_3 = load i10 %B_9_addr_3" [../matmul_hls.cpp:57]   --->   Operation 436 'load' 'B_9_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 437 [1/2] (3.25ns)   --->   "%B_9_load_4 = load i10 %B_9_addr_4" [../matmul_hls.cpp:57]   --->   Operation 437 'load' 'B_9_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 438 [2/2] (3.25ns)   --->   "%B_9_load_5 = load i10 %B_9_addr_5" [../matmul_hls.cpp:57]   --->   Operation 438 'load' 'B_9_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 439 [2/2] (3.25ns)   --->   "%B_9_load_6 = load i10 %B_9_addr_6" [../matmul_hls.cpp:57]   --->   Operation 439 'load' 'B_9_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 440 [1/2] (3.25ns)   --->   "%B_10_load = load i10 %B_10_addr" [../matmul_hls.cpp:57]   --->   Operation 440 'load' 'B_10_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 441 [1/2] (3.25ns)   --->   "%B_10_load_1 = load i10 %B_10_addr_1" [../matmul_hls.cpp:57]   --->   Operation 441 'load' 'B_10_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 442 [2/2] (3.25ns)   --->   "%B_10_load_2 = load i10 %B_10_addr_2" [../matmul_hls.cpp:57]   --->   Operation 442 'load' 'B_10_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 443 [2/2] (3.25ns)   --->   "%B_10_load_3 = load i10 %B_10_addr_3" [../matmul_hls.cpp:57]   --->   Operation 443 'load' 'B_10_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 444 [1/2] (3.25ns)   --->   "%B_11_load_3 = load i10 %B_11_addr_3" [../matmul_hls.cpp:57]   --->   Operation 444 'load' 'B_11_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 445 [1/2] (3.25ns)   --->   "%B_11_load_4 = load i10 %B_11_addr_4" [../matmul_hls.cpp:57]   --->   Operation 445 'load' 'B_11_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 446 [2/2] (3.25ns)   --->   "%B_11_load_5 = load i10 %B_11_addr_5" [../matmul_hls.cpp:57]   --->   Operation 446 'load' 'B_11_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 447 [2/2] (3.25ns)   --->   "%B_11_load_6 = load i10 %B_11_addr_6" [../matmul_hls.cpp:57]   --->   Operation 447 'load' 'B_11_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 448 [1/2] (3.25ns)   --->   "%B_12_load = load i10 %B_12_addr" [../matmul_hls.cpp:57]   --->   Operation 448 'load' 'B_12_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 449 [1/2] (3.25ns)   --->   "%B_12_load_1 = load i10 %B_12_addr_1" [../matmul_hls.cpp:57]   --->   Operation 449 'load' 'B_12_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 450 [2/2] (3.25ns)   --->   "%B_12_load_2 = load i10 %B_12_addr_2" [../matmul_hls.cpp:57]   --->   Operation 450 'load' 'B_12_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 451 [2/2] (3.25ns)   --->   "%B_12_load_3 = load i10 %B_12_addr_3" [../matmul_hls.cpp:57]   --->   Operation 451 'load' 'B_12_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 452 [1/2] (3.25ns)   --->   "%B_13_load_3 = load i10 %B_13_addr_3" [../matmul_hls.cpp:57]   --->   Operation 452 'load' 'B_13_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 453 [1/2] (3.25ns)   --->   "%B_13_load_4 = load i10 %B_13_addr_4" [../matmul_hls.cpp:57]   --->   Operation 453 'load' 'B_13_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 454 [2/2] (3.25ns)   --->   "%B_13_load_5 = load i10 %B_13_addr_5" [../matmul_hls.cpp:57]   --->   Operation 454 'load' 'B_13_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 455 [2/2] (3.25ns)   --->   "%B_13_load_6 = load i10 %B_13_addr_6" [../matmul_hls.cpp:57]   --->   Operation 455 'load' 'B_13_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 456 [1/2] (3.25ns)   --->   "%B_14_load_3 = load i10 %B_14_addr_3" [../matmul_hls.cpp:57]   --->   Operation 456 'load' 'B_14_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 457 [1/2] (3.25ns)   --->   "%B_14_load_4 = load i10 %B_14_addr_4" [../matmul_hls.cpp:57]   --->   Operation 457 'load' 'B_14_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 458 [2/2] (3.25ns)   --->   "%B_14_load_5 = load i10 %B_14_addr_5" [../matmul_hls.cpp:57]   --->   Operation 458 'load' 'B_14_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 459 [2/2] (3.25ns)   --->   "%B_14_load_6 = load i10 %B_14_addr_6" [../matmul_hls.cpp:57]   --->   Operation 459 'load' 'B_14_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 460 [1/2] (3.25ns)   --->   "%B_15_load = load i10 %B_15_addr" [../matmul_hls.cpp:57]   --->   Operation 460 'load' 'B_15_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 461 [2/2] (3.25ns)   --->   "%B_15_load_1 = load i10 %B_15_addr_1" [../matmul_hls.cpp:57]   --->   Operation 461 'load' 'B_15_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 462 [2/2] (3.25ns)   --->   "%B_15_load_2 = load i10 %B_15_addr_2" [../matmul_hls.cpp:57]   --->   Operation 462 'load' 'B_15_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 463 [1/2] (3.25ns)   --->   "%B_15_load_7 = load i10 %B_15_addr_7" [../matmul_hls.cpp:57]   --->   Operation 463 'load' 'B_15_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 464 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 465 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%A_1_addr_1 = getelementptr i32 %A_1, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 466 'getelementptr' 'A_1_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 467 [1/1] (0.00ns)   --->   "%A_1_addr_2 = getelementptr i32 %A_1, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 467 'getelementptr' 'A_1_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 468 [1/1] (0.00ns)   --->   "%A_2_addr_4 = getelementptr i32 %A_2, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 468 'getelementptr' 'A_2_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 469 [1/1] (0.00ns)   --->   "%A_2_addr_5 = getelementptr i32 %A_2, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 469 'getelementptr' 'A_2_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 470 [1/1] (0.00ns)   --->   "%A_3_addr_1 = getelementptr i32 %A_3, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 470 'getelementptr' 'A_3_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%A_3_addr_2 = getelementptr i32 %A_3, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 471 'getelementptr' 'A_3_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%A_4_addr_1 = getelementptr i32 %A_4, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 472 'getelementptr' 'A_4_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%A_4_addr_2 = getelementptr i32 %A_4, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 473 'getelementptr' 'A_4_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 474 [1/1] (0.00ns)   --->   "%A_5_addr_1 = getelementptr i32 %A_5, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 474 'getelementptr' 'A_5_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 475 [1/1] (0.00ns)   --->   "%A_5_addr_7 = getelementptr i32 %A_5, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 475 'getelementptr' 'A_5_addr_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 476 [1/1] (0.00ns)   --->   "%A_6_addr_4 = getelementptr i32 %A_6, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 476 'getelementptr' 'A_6_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 477 [1/1] (0.00ns)   --->   "%A_6_addr_5 = getelementptr i32 %A_6, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 477 'getelementptr' 'A_6_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%A_7_addr_1 = getelementptr i32 %A_7, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 478 'getelementptr' 'A_7_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%A_7_addr_2 = getelementptr i32 %A_7, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 479 'getelementptr' 'A_7_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i32 %A_8, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 480 'getelementptr' 'A_8_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 481 [1/1] (0.00ns)   --->   "%A_8_addr_1 = getelementptr i32 %A_8, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 481 'getelementptr' 'A_8_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 482 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i32 %A_9, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 482 'getelementptr' 'A_9_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 483 [1/1] (0.00ns)   --->   "%A_9_addr_7 = getelementptr i32 %A_9, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 483 'getelementptr' 'A_9_addr_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 484 [1/1] (0.00ns)   --->   "%A_10_addr_4 = getelementptr i32 %A_10, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 484 'getelementptr' 'A_10_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%A_10_addr_5 = getelementptr i32 %A_10, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 485 'getelementptr' 'A_10_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i32 %A_11, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 486 'getelementptr' 'A_11_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%A_11_addr_1 = getelementptr i32 %A_11, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 487 'getelementptr' 'A_11_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 488 [1/1] (0.00ns)   --->   "%A_12_addr_4 = getelementptr i32 %A_12, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 488 'getelementptr' 'A_12_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 489 [1/1] (0.00ns)   --->   "%A_12_addr_5 = getelementptr i32 %A_12, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 489 'getelementptr' 'A_12_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 490 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i32 %A_13, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 490 'getelementptr' 'A_13_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 491 [1/1] (0.00ns)   --->   "%A_13_addr_1 = getelementptr i32 %A_13, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 491 'getelementptr' 'A_13_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i32 %A_14, i64 0, i64 %zext_ln57" [../matmul_hls.cpp:57]   --->   Operation 492 'getelementptr' 'A_14_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%A_14_addr_7 = getelementptr i32 %A_14, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 493 'getelementptr' 'A_14_addr_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%A_15_addr_3 = getelementptr i32 %A_15, i64 0, i64 %tmp_8_cast" [../matmul_hls.cpp:57]   --->   Operation 494 'getelementptr' 'A_15_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 495 [1/1] (0.00ns)   --->   "%A_15_addr_4 = getelementptr i32 %A_15, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 495 'getelementptr' 'A_15_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 496 [1/2] (3.25ns)   --->   "%A_load_2 = load i10 %A_addr_2" [../matmul_hls.cpp:57]   --->   Operation 496 'load' 'A_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 497 [1/2] (3.25ns)   --->   "%A_load_3 = load i10 %A_addr_3" [../matmul_hls.cpp:57]   --->   Operation 497 'load' 'A_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 498 [2/2] (3.25ns)   --->   "%A_load_4 = load i10 %A_addr_4" [../matmul_hls.cpp:57]   --->   Operation 498 'load' 'A_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 499 [2/2] (3.25ns)   --->   "%A_load_5 = load i10 %A_addr_5" [../matmul_hls.cpp:57]   --->   Operation 499 'load' 'A_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 500 [1/2] (3.25ns)   --->   "%A_1_load = load i10 %A_1_addr" [../matmul_hls.cpp:57]   --->   Operation 500 'load' 'A_1_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 501 [2/2] (3.25ns)   --->   "%A_1_load_1 = load i10 %A_1_addr_1" [../matmul_hls.cpp:57]   --->   Operation 501 'load' 'A_1_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 502 [2/2] (3.25ns)   --->   "%A_1_load_2 = load i10 %A_1_addr_2" [../matmul_hls.cpp:57]   --->   Operation 502 'load' 'A_1_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 503 [1/2] (3.25ns)   --->   "%A_1_load_6 = load i10 %A_1_addr_6" [../matmul_hls.cpp:57]   --->   Operation 503 'load' 'A_1_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 504 [1/2] (3.25ns)   --->   "%A_2_load_2 = load i10 %A_2_addr_2" [../matmul_hls.cpp:57]   --->   Operation 504 'load' 'A_2_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 505 [1/2] (3.25ns)   --->   "%A_2_load_3 = load i10 %A_2_addr_3" [../matmul_hls.cpp:57]   --->   Operation 505 'load' 'A_2_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 506 [2/2] (3.25ns)   --->   "%A_2_load_4 = load i10 %A_2_addr_4" [../matmul_hls.cpp:57]   --->   Operation 506 'load' 'A_2_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 507 [2/2] (3.25ns)   --->   "%A_2_load_5 = load i10 %A_2_addr_5" [../matmul_hls.cpp:57]   --->   Operation 507 'load' 'A_2_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 508 [1/2] (3.25ns)   --->   "%A_3_load = load i10 %A_3_addr" [../matmul_hls.cpp:57]   --->   Operation 508 'load' 'A_3_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 509 [2/2] (3.25ns)   --->   "%A_3_load_1 = load i10 %A_3_addr_1" [../matmul_hls.cpp:57]   --->   Operation 509 'load' 'A_3_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 510 [2/2] (3.25ns)   --->   "%A_3_load_2 = load i10 %A_3_addr_2" [../matmul_hls.cpp:57]   --->   Operation 510 'load' 'A_3_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 511 [1/2] (3.25ns)   --->   "%A_3_load_6 = load i10 %A_3_addr_6" [../matmul_hls.cpp:57]   --->   Operation 511 'load' 'A_3_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 512 [2/2] (3.25ns)   --->   "%A_4_load_1 = load i10 %A_4_addr_1" [../matmul_hls.cpp:57]   --->   Operation 512 'load' 'A_4_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 513 [2/2] (3.25ns)   --->   "%A_4_load_2 = load i10 %A_4_addr_2" [../matmul_hls.cpp:57]   --->   Operation 513 'load' 'A_4_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 514 [1/2] (3.25ns)   --->   "%A_4_load_5 = load i10 %A_4_addr_5" [../matmul_hls.cpp:57]   --->   Operation 514 'load' 'A_4_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 515 [1/2] (3.25ns)   --->   "%A_4_load_6 = load i10 %A_4_addr_6" [../matmul_hls.cpp:57]   --->   Operation 515 'load' 'A_4_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 516 [2/2] (3.25ns)   --->   "%A_5_load_1 = load i10 %A_5_addr_1" [../matmul_hls.cpp:57]   --->   Operation 516 'load' 'A_5_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 517 [1/2] (3.25ns)   --->   "%A_5_load_5 = load i10 %A_5_addr_5" [../matmul_hls.cpp:57]   --->   Operation 517 'load' 'A_5_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 518 [1/2] (3.25ns)   --->   "%A_5_load_6 = load i10 %A_5_addr_6" [../matmul_hls.cpp:57]   --->   Operation 518 'load' 'A_5_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 519 [2/2] (3.25ns)   --->   "%A_5_load_7 = load i10 %A_5_addr_7" [../matmul_hls.cpp:57]   --->   Operation 519 'load' 'A_5_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 520 [1/2] (3.25ns)   --->   "%A_6_load_2 = load i10 %A_6_addr_2" [../matmul_hls.cpp:57]   --->   Operation 520 'load' 'A_6_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 521 [1/2] (3.25ns)   --->   "%A_6_load_3 = load i10 %A_6_addr_3" [../matmul_hls.cpp:57]   --->   Operation 521 'load' 'A_6_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 522 [2/2] (3.25ns)   --->   "%A_6_load_4 = load i10 %A_6_addr_4" [../matmul_hls.cpp:57]   --->   Operation 522 'load' 'A_6_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 523 [2/2] (3.25ns)   --->   "%A_6_load_5 = load i10 %A_6_addr_5" [../matmul_hls.cpp:57]   --->   Operation 523 'load' 'A_6_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 524 [1/2] (3.25ns)   --->   "%A_7_load = load i10 %A_7_addr" [../matmul_hls.cpp:57]   --->   Operation 524 'load' 'A_7_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 525 [2/2] (3.25ns)   --->   "%A_7_load_1 = load i10 %A_7_addr_1" [../matmul_hls.cpp:57]   --->   Operation 525 'load' 'A_7_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 526 [2/2] (3.25ns)   --->   "%A_7_load_2 = load i10 %A_7_addr_2" [../matmul_hls.cpp:57]   --->   Operation 526 'load' 'A_7_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 527 [1/2] (3.25ns)   --->   "%A_7_load_6 = load i10 %A_7_addr_6" [../matmul_hls.cpp:57]   --->   Operation 527 'load' 'A_7_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 528 [2/2] (3.25ns)   --->   "%A_8_load = load i10 %A_8_addr" [../matmul_hls.cpp:57]   --->   Operation 528 'load' 'A_8_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 529 [2/2] (3.25ns)   --->   "%A_8_load_1 = load i10 %A_8_addr_1" [../matmul_hls.cpp:57]   --->   Operation 529 'load' 'A_8_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 530 [1/2] (3.25ns)   --->   "%A_8_load_5 = load i10 %A_8_addr_5" [../matmul_hls.cpp:57]   --->   Operation 530 'load' 'A_8_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 531 [1/2] (3.25ns)   --->   "%A_8_load_6 = load i10 %A_8_addr_6" [../matmul_hls.cpp:57]   --->   Operation 531 'load' 'A_8_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 532 [2/2] (3.25ns)   --->   "%A_9_load = load i10 %A_9_addr" [../matmul_hls.cpp:57]   --->   Operation 532 'load' 'A_9_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 533 [1/2] (3.25ns)   --->   "%A_9_load_5 = load i10 %A_9_addr_5" [../matmul_hls.cpp:57]   --->   Operation 533 'load' 'A_9_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 534 [1/2] (3.25ns)   --->   "%A_9_load_6 = load i10 %A_9_addr_6" [../matmul_hls.cpp:57]   --->   Operation 534 'load' 'A_9_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 535 [2/2] (3.25ns)   --->   "%A_9_load_7 = load i10 %A_9_addr_7" [../matmul_hls.cpp:57]   --->   Operation 535 'load' 'A_9_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 536 [1/2] (3.25ns)   --->   "%A_10_load_2 = load i10 %A_10_addr_2" [../matmul_hls.cpp:57]   --->   Operation 536 'load' 'A_10_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 537 [1/2] (3.25ns)   --->   "%A_10_load_3 = load i10 %A_10_addr_3" [../matmul_hls.cpp:57]   --->   Operation 537 'load' 'A_10_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 538 [2/2] (3.25ns)   --->   "%A_10_load_4 = load i10 %A_10_addr_4" [../matmul_hls.cpp:57]   --->   Operation 538 'load' 'A_10_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 539 [2/2] (3.25ns)   --->   "%A_10_load_5 = load i10 %A_10_addr_5" [../matmul_hls.cpp:57]   --->   Operation 539 'load' 'A_10_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 540 [2/2] (3.25ns)   --->   "%A_11_load = load i10 %A_11_addr" [../matmul_hls.cpp:57]   --->   Operation 540 'load' 'A_11_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 541 [2/2] (3.25ns)   --->   "%A_11_load_1 = load i10 %A_11_addr_1" [../matmul_hls.cpp:57]   --->   Operation 541 'load' 'A_11_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 542 [1/2] (3.25ns)   --->   "%A_11_load_5 = load i10 %A_11_addr_5" [../matmul_hls.cpp:57]   --->   Operation 542 'load' 'A_11_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 543 [1/2] (3.25ns)   --->   "%A_11_load_6 = load i10 %A_11_addr_6" [../matmul_hls.cpp:57]   --->   Operation 543 'load' 'A_11_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 544 [1/2] (3.25ns)   --->   "%A_12_load_2 = load i10 %A_12_addr_2" [../matmul_hls.cpp:57]   --->   Operation 544 'load' 'A_12_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 545 [1/2] (3.25ns)   --->   "%A_12_load_3 = load i10 %A_12_addr_3" [../matmul_hls.cpp:57]   --->   Operation 545 'load' 'A_12_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 546 [2/2] (3.25ns)   --->   "%A_12_load_4 = load i10 %A_12_addr_4" [../matmul_hls.cpp:57]   --->   Operation 546 'load' 'A_12_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 547 [2/2] (3.25ns)   --->   "%A_12_load_5 = load i10 %A_12_addr_5" [../matmul_hls.cpp:57]   --->   Operation 547 'load' 'A_12_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 548 [2/2] (3.25ns)   --->   "%A_13_load = load i10 %A_13_addr" [../matmul_hls.cpp:57]   --->   Operation 548 'load' 'A_13_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 549 [2/2] (3.25ns)   --->   "%A_13_load_1 = load i10 %A_13_addr_1" [../matmul_hls.cpp:57]   --->   Operation 549 'load' 'A_13_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 550 [1/2] (3.25ns)   --->   "%A_13_load_5 = load i10 %A_13_addr_5" [../matmul_hls.cpp:57]   --->   Operation 550 'load' 'A_13_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 551 [1/2] (3.25ns)   --->   "%A_13_load_6 = load i10 %A_13_addr_6" [../matmul_hls.cpp:57]   --->   Operation 551 'load' 'A_13_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 552 [2/2] (3.25ns)   --->   "%A_14_load = load i10 %A_14_addr" [../matmul_hls.cpp:57]   --->   Operation 552 'load' 'A_14_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 553 [1/2] (3.25ns)   --->   "%A_14_load_5 = load i10 %A_14_addr_5" [../matmul_hls.cpp:57]   --->   Operation 553 'load' 'A_14_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 554 [1/2] (3.25ns)   --->   "%A_14_load_6 = load i10 %A_14_addr_6" [../matmul_hls.cpp:57]   --->   Operation 554 'load' 'A_14_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 555 [2/2] (3.25ns)   --->   "%A_14_load_7 = load i10 %A_14_addr_7" [../matmul_hls.cpp:57]   --->   Operation 555 'load' 'A_14_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 556 [1/2] (3.25ns)   --->   "%A_15_load_1 = load i10 %A_15_addr_1" [../matmul_hls.cpp:57]   --->   Operation 556 'load' 'A_15_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 557 [1/2] (3.25ns)   --->   "%A_15_load_2 = load i10 %A_15_addr_2" [../matmul_hls.cpp:57]   --->   Operation 557 'load' 'A_15_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 558 [2/2] (3.25ns)   --->   "%A_15_load_3 = load i10 %A_15_addr_3" [../matmul_hls.cpp:57]   --->   Operation 558 'load' 'A_15_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 559 [2/2] (3.25ns)   --->   "%A_15_load_4 = load i10 %A_15_addr_4" [../matmul_hls.cpp:57]   --->   Operation 559 'load' 'A_15_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 560 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 560 'getelementptr' 'B_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 561 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 561 'getelementptr' 'B_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 562 [1/1] (0.00ns)   --->   "%B_1_addr_1 = getelementptr i32 %B_1, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 562 'getelementptr' 'B_1_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 563 [1/1] (0.00ns)   --->   "%B_1_addr_2 = getelementptr i32 %B_1, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 563 'getelementptr' 'B_1_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 564 [1/1] (0.00ns)   --->   "%B_2_addr_4 = getelementptr i32 %B_2, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 564 'getelementptr' 'B_2_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 565 [1/1] (0.00ns)   --->   "%B_2_addr_5 = getelementptr i32 %B_2, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 565 'getelementptr' 'B_2_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 566 [1/1] (0.00ns)   --->   "%B_3_addr_1 = getelementptr i32 %B_3, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 566 'getelementptr' 'B_3_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 567 [1/1] (0.00ns)   --->   "%B_3_addr_2 = getelementptr i32 %B_3, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 567 'getelementptr' 'B_3_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 568 [1/1] (0.00ns)   --->   "%B_4_addr_1 = getelementptr i32 %B_4, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 568 'getelementptr' 'B_4_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 569 [1/1] (0.00ns)   --->   "%B_4_addr_2 = getelementptr i32 %B_4, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 569 'getelementptr' 'B_4_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%B_5_addr_1 = getelementptr i32 %B_5, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 570 'getelementptr' 'B_5_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.00ns)   --->   "%B_5_addr_7 = getelementptr i32 %B_5, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 571 'getelementptr' 'B_5_addr_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 572 [1/1] (0.00ns)   --->   "%B_6_addr_4 = getelementptr i32 %B_6, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 572 'getelementptr' 'B_6_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 573 [1/1] (0.00ns)   --->   "%B_6_addr_5 = getelementptr i32 %B_6, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 573 'getelementptr' 'B_6_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 574 [1/1] (0.00ns)   --->   "%B_7_addr_1 = getelementptr i32 %B_7, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 574 'getelementptr' 'B_7_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "%B_7_addr_2 = getelementptr i32 %B_7, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 575 'getelementptr' 'B_7_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 576 [1/1] (0.00ns)   --->   "%B_8_addr = getelementptr i32 %B_8, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 576 'getelementptr' 'B_8_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 577 [1/1] (0.00ns)   --->   "%B_8_addr_1 = getelementptr i32 %B_8, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 577 'getelementptr' 'B_8_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 578 [1/1] (0.00ns)   --->   "%B_9_addr = getelementptr i32 %B_9, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 578 'getelementptr' 'B_9_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 579 [1/1] (0.00ns)   --->   "%B_9_addr_7 = getelementptr i32 %B_9, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 579 'getelementptr' 'B_9_addr_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%B_10_addr_4 = getelementptr i32 %B_10, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 580 'getelementptr' 'B_10_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 581 [1/1] (0.00ns)   --->   "%B_10_addr_5 = getelementptr i32 %B_10, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 581 'getelementptr' 'B_10_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 582 [1/1] (0.00ns)   --->   "%B_11_addr = getelementptr i32 %B_11, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 582 'getelementptr' 'B_11_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 583 [1/1] (0.00ns)   --->   "%B_11_addr_1 = getelementptr i32 %B_11, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 583 'getelementptr' 'B_11_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 584 [1/1] (0.00ns)   --->   "%B_12_addr_4 = getelementptr i32 %B_12, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 584 'getelementptr' 'B_12_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%B_12_addr_5 = getelementptr i32 %B_12, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 585 'getelementptr' 'B_12_addr_5' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (0.00ns)   --->   "%B_13_addr = getelementptr i32 %B_13, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 586 'getelementptr' 'B_13_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 587 [1/1] (0.00ns)   --->   "%B_13_addr_1 = getelementptr i32 %B_13, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 587 'getelementptr' 'B_13_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 588 [1/1] (0.00ns)   --->   "%B_14_addr = getelementptr i32 %B_14, i64 0, i64 %zext_ln52" [../matmul_hls.cpp:57]   --->   Operation 588 'getelementptr' 'B_14_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 589 [1/1] (0.00ns)   --->   "%B_14_addr_7 = getelementptr i32 %B_14, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 589 'getelementptr' 'B_14_addr_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%B_15_addr_3 = getelementptr i32 %B_15, i64 0, i64 %zext_ln57_5" [../matmul_hls.cpp:57]   --->   Operation 590 'getelementptr' 'B_15_addr_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 591 [1/1] (0.00ns)   --->   "%B_15_addr_4 = getelementptr i32 %B_15, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 591 'getelementptr' 'B_15_addr_4' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 592 [1/2] (3.25ns)   --->   "%B_load_2 = load i10 %B_addr_2" [../matmul_hls.cpp:57]   --->   Operation 592 'load' 'B_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 593 [1/2] (3.25ns)   --->   "%B_load_3 = load i10 %B_addr_3" [../matmul_hls.cpp:57]   --->   Operation 593 'load' 'B_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 594 [2/2] (3.25ns)   --->   "%B_load_4 = load i10 %B_addr_4" [../matmul_hls.cpp:57]   --->   Operation 594 'load' 'B_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 595 [2/2] (3.25ns)   --->   "%B_load_5 = load i10 %B_addr_5" [../matmul_hls.cpp:57]   --->   Operation 595 'load' 'B_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 596 [1/2] (3.25ns)   --->   "%B_1_load = load i10 %B_1_addr" [../matmul_hls.cpp:57]   --->   Operation 596 'load' 'B_1_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 597 [2/2] (3.25ns)   --->   "%B_1_load_1 = load i10 %B_1_addr_1" [../matmul_hls.cpp:57]   --->   Operation 597 'load' 'B_1_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 598 [2/2] (3.25ns)   --->   "%B_1_load_2 = load i10 %B_1_addr_2" [../matmul_hls.cpp:57]   --->   Operation 598 'load' 'B_1_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 599 [1/2] (3.25ns)   --->   "%B_1_load_6 = load i10 %B_1_addr_6" [../matmul_hls.cpp:57]   --->   Operation 599 'load' 'B_1_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 600 [1/2] (3.25ns)   --->   "%B_2_load_2 = load i10 %B_2_addr_2" [../matmul_hls.cpp:57]   --->   Operation 600 'load' 'B_2_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 601 [1/2] (3.25ns)   --->   "%B_2_load_3 = load i10 %B_2_addr_3" [../matmul_hls.cpp:57]   --->   Operation 601 'load' 'B_2_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 602 [2/2] (3.25ns)   --->   "%B_2_load_4 = load i10 %B_2_addr_4" [../matmul_hls.cpp:57]   --->   Operation 602 'load' 'B_2_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 603 [2/2] (3.25ns)   --->   "%B_2_load_5 = load i10 %B_2_addr_5" [../matmul_hls.cpp:57]   --->   Operation 603 'load' 'B_2_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 604 [1/2] (3.25ns)   --->   "%B_3_load = load i10 %B_3_addr" [../matmul_hls.cpp:57]   --->   Operation 604 'load' 'B_3_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 605 [2/2] (3.25ns)   --->   "%B_3_load_1 = load i10 %B_3_addr_1" [../matmul_hls.cpp:57]   --->   Operation 605 'load' 'B_3_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 606 [2/2] (3.25ns)   --->   "%B_3_load_2 = load i10 %B_3_addr_2" [../matmul_hls.cpp:57]   --->   Operation 606 'load' 'B_3_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 607 [1/2] (3.25ns)   --->   "%B_3_load_6 = load i10 %B_3_addr_6" [../matmul_hls.cpp:57]   --->   Operation 607 'load' 'B_3_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 608 [2/2] (3.25ns)   --->   "%B_4_load_1 = load i10 %B_4_addr_1" [../matmul_hls.cpp:57]   --->   Operation 608 'load' 'B_4_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 609 [2/2] (3.25ns)   --->   "%B_4_load_2 = load i10 %B_4_addr_2" [../matmul_hls.cpp:57]   --->   Operation 609 'load' 'B_4_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 610 [1/2] (3.25ns)   --->   "%B_4_load_5 = load i10 %B_4_addr_5" [../matmul_hls.cpp:57]   --->   Operation 610 'load' 'B_4_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 611 [1/2] (3.25ns)   --->   "%B_4_load_6 = load i10 %B_4_addr_6" [../matmul_hls.cpp:57]   --->   Operation 611 'load' 'B_4_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 612 [2/2] (3.25ns)   --->   "%B_5_load_1 = load i10 %B_5_addr_1" [../matmul_hls.cpp:57]   --->   Operation 612 'load' 'B_5_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 613 [1/2] (3.25ns)   --->   "%B_5_load_5 = load i10 %B_5_addr_5" [../matmul_hls.cpp:57]   --->   Operation 613 'load' 'B_5_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 614 [1/2] (3.25ns)   --->   "%B_5_load_6 = load i10 %B_5_addr_6" [../matmul_hls.cpp:57]   --->   Operation 614 'load' 'B_5_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 615 [2/2] (3.25ns)   --->   "%B_5_load_7 = load i10 %B_5_addr_7" [../matmul_hls.cpp:57]   --->   Operation 615 'load' 'B_5_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 616 [1/2] (3.25ns)   --->   "%B_6_load_2 = load i10 %B_6_addr_2" [../matmul_hls.cpp:57]   --->   Operation 616 'load' 'B_6_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 617 [1/2] (3.25ns)   --->   "%B_6_load_3 = load i10 %B_6_addr_3" [../matmul_hls.cpp:57]   --->   Operation 617 'load' 'B_6_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 618 [2/2] (3.25ns)   --->   "%B_6_load_4 = load i10 %B_6_addr_4" [../matmul_hls.cpp:57]   --->   Operation 618 'load' 'B_6_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 619 [2/2] (3.25ns)   --->   "%B_6_load_5 = load i10 %B_6_addr_5" [../matmul_hls.cpp:57]   --->   Operation 619 'load' 'B_6_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 620 [1/2] (3.25ns)   --->   "%B_7_load = load i10 %B_7_addr" [../matmul_hls.cpp:57]   --->   Operation 620 'load' 'B_7_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 621 [2/2] (3.25ns)   --->   "%B_7_load_1 = load i10 %B_7_addr_1" [../matmul_hls.cpp:57]   --->   Operation 621 'load' 'B_7_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 622 [2/2] (3.25ns)   --->   "%B_7_load_2 = load i10 %B_7_addr_2" [../matmul_hls.cpp:57]   --->   Operation 622 'load' 'B_7_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 623 [1/2] (3.25ns)   --->   "%B_7_load_6 = load i10 %B_7_addr_6" [../matmul_hls.cpp:57]   --->   Operation 623 'load' 'B_7_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 624 [2/2] (3.25ns)   --->   "%B_8_load = load i10 %B_8_addr" [../matmul_hls.cpp:57]   --->   Operation 624 'load' 'B_8_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 625 [2/2] (3.25ns)   --->   "%B_8_load_1 = load i10 %B_8_addr_1" [../matmul_hls.cpp:57]   --->   Operation 625 'load' 'B_8_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 626 [1/2] (3.25ns)   --->   "%B_8_load_5 = load i10 %B_8_addr_5" [../matmul_hls.cpp:57]   --->   Operation 626 'load' 'B_8_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 627 [1/2] (3.25ns)   --->   "%B_8_load_6 = load i10 %B_8_addr_6" [../matmul_hls.cpp:57]   --->   Operation 627 'load' 'B_8_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 628 [2/2] (3.25ns)   --->   "%B_9_load = load i10 %B_9_addr" [../matmul_hls.cpp:57]   --->   Operation 628 'load' 'B_9_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 629 [1/2] (3.25ns)   --->   "%B_9_load_5 = load i10 %B_9_addr_5" [../matmul_hls.cpp:57]   --->   Operation 629 'load' 'B_9_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 630 [1/2] (3.25ns)   --->   "%B_9_load_6 = load i10 %B_9_addr_6" [../matmul_hls.cpp:57]   --->   Operation 630 'load' 'B_9_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 631 [2/2] (3.25ns)   --->   "%B_9_load_7 = load i10 %B_9_addr_7" [../matmul_hls.cpp:57]   --->   Operation 631 'load' 'B_9_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 632 [1/2] (3.25ns)   --->   "%B_10_load_2 = load i10 %B_10_addr_2" [../matmul_hls.cpp:57]   --->   Operation 632 'load' 'B_10_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 633 [1/2] (3.25ns)   --->   "%B_10_load_3 = load i10 %B_10_addr_3" [../matmul_hls.cpp:57]   --->   Operation 633 'load' 'B_10_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 634 [2/2] (3.25ns)   --->   "%B_10_load_4 = load i10 %B_10_addr_4" [../matmul_hls.cpp:57]   --->   Operation 634 'load' 'B_10_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 635 [2/2] (3.25ns)   --->   "%B_10_load_5 = load i10 %B_10_addr_5" [../matmul_hls.cpp:57]   --->   Operation 635 'load' 'B_10_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 636 [2/2] (3.25ns)   --->   "%B_11_load = load i10 %B_11_addr" [../matmul_hls.cpp:57]   --->   Operation 636 'load' 'B_11_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 637 [2/2] (3.25ns)   --->   "%B_11_load_1 = load i10 %B_11_addr_1" [../matmul_hls.cpp:57]   --->   Operation 637 'load' 'B_11_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 638 [1/2] (3.25ns)   --->   "%B_11_load_5 = load i10 %B_11_addr_5" [../matmul_hls.cpp:57]   --->   Operation 638 'load' 'B_11_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 639 [1/2] (3.25ns)   --->   "%B_11_load_6 = load i10 %B_11_addr_6" [../matmul_hls.cpp:57]   --->   Operation 639 'load' 'B_11_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 640 [1/2] (3.25ns)   --->   "%B_12_load_2 = load i10 %B_12_addr_2" [../matmul_hls.cpp:57]   --->   Operation 640 'load' 'B_12_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 641 [1/2] (3.25ns)   --->   "%B_12_load_3 = load i10 %B_12_addr_3" [../matmul_hls.cpp:57]   --->   Operation 641 'load' 'B_12_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 642 [2/2] (3.25ns)   --->   "%B_12_load_4 = load i10 %B_12_addr_4" [../matmul_hls.cpp:57]   --->   Operation 642 'load' 'B_12_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 643 [2/2] (3.25ns)   --->   "%B_12_load_5 = load i10 %B_12_addr_5" [../matmul_hls.cpp:57]   --->   Operation 643 'load' 'B_12_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 644 [2/2] (3.25ns)   --->   "%B_13_load = load i10 %B_13_addr" [../matmul_hls.cpp:57]   --->   Operation 644 'load' 'B_13_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 645 [2/2] (3.25ns)   --->   "%B_13_load_1 = load i10 %B_13_addr_1" [../matmul_hls.cpp:57]   --->   Operation 645 'load' 'B_13_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 646 [1/2] (3.25ns)   --->   "%B_13_load_5 = load i10 %B_13_addr_5" [../matmul_hls.cpp:57]   --->   Operation 646 'load' 'B_13_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 647 [1/2] (3.25ns)   --->   "%B_13_load_6 = load i10 %B_13_addr_6" [../matmul_hls.cpp:57]   --->   Operation 647 'load' 'B_13_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 648 [2/2] (3.25ns)   --->   "%B_14_load = load i10 %B_14_addr" [../matmul_hls.cpp:57]   --->   Operation 648 'load' 'B_14_load' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 649 [1/2] (3.25ns)   --->   "%B_14_load_5 = load i10 %B_14_addr_5" [../matmul_hls.cpp:57]   --->   Operation 649 'load' 'B_14_load_5' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 650 [1/2] (3.25ns)   --->   "%B_14_load_6 = load i10 %B_14_addr_6" [../matmul_hls.cpp:57]   --->   Operation 650 'load' 'B_14_load_6' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 651 [2/2] (3.25ns)   --->   "%B_14_load_7 = load i10 %B_14_addr_7" [../matmul_hls.cpp:57]   --->   Operation 651 'load' 'B_14_load_7' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 652 [1/2] (3.25ns)   --->   "%B_15_load_1 = load i10 %B_15_addr_1" [../matmul_hls.cpp:57]   --->   Operation 652 'load' 'B_15_load_1' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 653 [1/2] (3.25ns)   --->   "%B_15_load_2 = load i10 %B_15_addr_2" [../matmul_hls.cpp:57]   --->   Operation 653 'load' 'B_15_load_2' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 654 [2/2] (3.25ns)   --->   "%B_15_load_3 = load i10 %B_15_addr_3" [../matmul_hls.cpp:57]   --->   Operation 654 'load' 'B_15_load_3' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 655 [2/2] (3.25ns)   --->   "%B_15_load_4 = load i10 %B_15_addr_4" [../matmul_hls.cpp:57]   --->   Operation 655 'load' 'B_15_load_4' <Predicate = (!icmp_ln51)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 656 [2/2] (6.91ns)   --->   "%mul_ln57 = mul i32 %B_15_load_7, i32 %A_15_load_7" [../matmul_hls.cpp:57]   --->   Operation 656 'mul' 'mul_ln57' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 657 [2/2] (6.91ns)   --->   "%mul_ln57_8 = mul i32 %B_load, i32 %A_load" [../matmul_hls.cpp:57]   --->   Operation 657 'mul' 'mul_ln57_8' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 658 [2/2] (6.91ns)   --->   "%mul_ln57_12 = mul i32 %B_10_load, i32 %A_10_load" [../matmul_hls.cpp:57]   --->   Operation 658 'mul' 'mul_ln57_12' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 659 [2/2] (6.91ns)   --->   "%mul_ln57_15 = mul i32 %B_4_load_3, i32 %A_4_load_3" [../matmul_hls.cpp:57]   --->   Operation 659 'mul' 'mul_ln57_15' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 660 [2/2] (6.91ns)   --->   "%mul_ln57_25 = mul i32 %B_1_load_5, i32 %A_1_load_5" [../matmul_hls.cpp:57]   --->   Operation 660 'mul' 'mul_ln57_25' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 661 [2/2] (6.91ns)   --->   "%mul_ln57_29 = mul i32 %B_3_load_3, i32 %A_3_load_3" [../matmul_hls.cpp:57]   --->   Operation 661 'mul' 'mul_ln57_29' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 662 [2/2] (6.91ns)   --->   "%mul_ln57_32 = mul i32 %B_11_load_4, i32 %A_11_load_4" [../matmul_hls.cpp:57]   --->   Operation 662 'mul' 'mul_ln57_32' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 663 [2/2] (6.91ns)   --->   "%mul_ln57_35 = mul i32 %B_15_load, i32 %A_15_load" [../matmul_hls.cpp:57]   --->   Operation 663 'mul' 'mul_ln57_35' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 664 [2/2] (6.91ns)   --->   "%mul_ln57_42 = mul i32 %B_9_load_3, i32 %A_9_load_3" [../matmul_hls.cpp:57]   --->   Operation 664 'mul' 'mul_ln57_42' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 665 [2/2] (6.91ns)   --->   "%mul_ln57_58 = mul i32 %B_load_1, i32 %A_load_1" [../matmul_hls.cpp:57]   --->   Operation 665 'mul' 'mul_ln57_58' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 666 [2/2] (6.91ns)   --->   "%mul_ln57_61 = mul i32 %B_12_load_1, i32 %A_12_load_1" [../matmul_hls.cpp:57]   --->   Operation 666 'mul' 'mul_ln57_61' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 667 [2/2] (6.91ns)   --->   "%mul_ln57_67 = mul i32 %B_10_load_1, i32 %A_10_load_1" [../matmul_hls.cpp:57]   --->   Operation 667 'mul' 'mul_ln57_67' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 668 [2/2] (6.91ns)   --->   "%mul_ln57_68 = mul i32 %B_5_load, i32 %A_5_load" [../matmul_hls.cpp:57]   --->   Operation 668 'mul' 'mul_ln57_68' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 669 [2/2] (6.91ns)   --->   "%mul_ln57_69 = mul i32 %B_1_load_3, i32 %A_1_load_3" [../matmul_hls.cpp:57]   --->   Operation 669 'mul' 'mul_ln57_69' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 670 [2/2] (6.91ns)   --->   "%mul_ln57_77 = mul i32 %B_14_load_4, i32 %A_14_load_4" [../matmul_hls.cpp:57]   --->   Operation 670 'mul' 'mul_ln57_77' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 671 [2/2] (6.91ns)   --->   "%mul_ln57_82 = mul i32 %B_11_load_3, i32 %A_11_load_3" [../matmul_hls.cpp:57]   --->   Operation 671 'mul' 'mul_ln57_82' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 672 [2/2] (6.91ns)   --->   "%mul_ln57_83 = mul i32 %B_9_load_4, i32 %A_9_load_4" [../matmul_hls.cpp:57]   --->   Operation 672 'mul' 'mul_ln57_83' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 673 [2/2] (6.91ns)   --->   "%mul_ln57_84 = mul i32 %B_6_load_1, i32 %A_6_load_1" [../matmul_hls.cpp:57]   --->   Operation 673 'mul' 'mul_ln57_84' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 674 [2/2] (6.91ns)   --->   "%mul_ln57_85 = mul i32 %B_7_load_5, i32 %A_7_load_5" [../matmul_hls.cpp:57]   --->   Operation 674 'mul' 'mul_ln57_85' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 675 [2/2] (6.91ns)   --->   "%mul_ln57_90 = mul i32 %B_14_load_3, i32 %A_14_load_3" [../matmul_hls.cpp:57]   --->   Operation 675 'mul' 'mul_ln57_90' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 676 [2/2] (6.91ns)   --->   "%mul_ln57_91 = mul i32 %B_8_load_3, i32 %A_8_load_3" [../matmul_hls.cpp:57]   --->   Operation 676 'mul' 'mul_ln57_91' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 677 [2/2] (6.91ns)   --->   "%mul_ln57_94 = mul i32 %B_13_load_4, i32 %A_13_load_4" [../matmul_hls.cpp:57]   --->   Operation 677 'mul' 'mul_ln57_94' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 678 [2/2] (6.91ns)   --->   "%mul_ln57_95 = mul i32 %B_2_load, i32 %A_2_load" [../matmul_hls.cpp:57]   --->   Operation 678 'mul' 'mul_ln57_95' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 679 [2/2] (6.91ns)   --->   "%mul_ln57_96 = mul i32 %B_4_load, i32 %A_4_load" [../matmul_hls.cpp:57]   --->   Operation 679 'mul' 'mul_ln57_96' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 680 [2/2] (6.91ns)   --->   "%mul_ln57_99 = mul i32 %B_7_load_3, i32 %A_7_load_3" [../matmul_hls.cpp:57]   --->   Operation 680 'mul' 'mul_ln57_99' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 681 [2/2] (6.91ns)   --->   "%mul_ln57_100 = mul i32 %B_12_load, i32 %A_12_load" [../matmul_hls.cpp:57]   --->   Operation 681 'mul' 'mul_ln57_100' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 682 [2/2] (6.91ns)   --->   "%mul_ln57_103 = mul i32 %B_8_load_4, i32 %A_8_load_4" [../matmul_hls.cpp:57]   --->   Operation 682 'mul' 'mul_ln57_103' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 683 [2/2] (6.91ns)   --->   "%mul_ln57_114 = mul i32 %B_2_load_1, i32 %A_2_load_1" [../matmul_hls.cpp:57]   --->   Operation 683 'mul' 'mul_ln57_114' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 684 [2/2] (6.91ns)   --->   "%mul_ln57_116 = mul i32 %B_13_load_3, i32 %A_13_load_3" [../matmul_hls.cpp:57]   --->   Operation 684 'mul' 'mul_ln57_116' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 685 [2/2] (6.91ns)   --->   "%mul_ln57_121 = mul i32 %B_3_load_5, i32 %A_3_load_5" [../matmul_hls.cpp:57]   --->   Operation 685 'mul' 'mul_ln57_121' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 686 [2/2] (6.91ns)   --->   "%mul_ln57_124 = mul i32 %B_6_load, i32 %A_6_load" [../matmul_hls.cpp:57]   --->   Operation 686 'mul' 'mul_ln57_124' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 687 [2/2] (6.91ns)   --->   "%mul_ln57_125 = mul i32 %B_5_load_3, i32 %A_5_load_3" [../matmul_hls.cpp:57]   --->   Operation 687 'mul' 'mul_ln57_125' <Predicate = (!icmp_ln51)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 688 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 688 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 689 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 689 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 690 [1/1] (0.00ns)   --->   "%A_1_addr_4 = getelementptr i32 %A_1, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 690 'getelementptr' 'A_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 691 [1/1] (0.00ns)   --->   "%A_1_addr_7 = getelementptr i32 %A_1, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 691 'getelementptr' 'A_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 692 [1/1] (0.00ns)   --->   "%A_2_addr_6 = getelementptr i32 %A_2, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 692 'getelementptr' 'A_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 693 [1/1] (0.00ns)   --->   "%A_2_addr_7 = getelementptr i32 %A_2, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 693 'getelementptr' 'A_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 694 [1/1] (0.00ns)   --->   "%A_3_addr_4 = getelementptr i32 %A_3, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 694 'getelementptr' 'A_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 695 [1/1] (0.00ns)   --->   "%A_3_addr_7 = getelementptr i32 %A_3, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 695 'getelementptr' 'A_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 696 [1/1] (0.00ns)   --->   "%A_4_addr_4 = getelementptr i32 %A_4, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 696 'getelementptr' 'A_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 697 [1/1] (0.00ns)   --->   "%A_4_addr_7 = getelementptr i32 %A_4, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 697 'getelementptr' 'A_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 698 [1/1] (0.00ns)   --->   "%A_5_addr_2 = getelementptr i32 %A_5, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 698 'getelementptr' 'A_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 699 [1/1] (0.00ns)   --->   "%A_5_addr_4 = getelementptr i32 %A_5, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 699 'getelementptr' 'A_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 700 [1/1] (0.00ns)   --->   "%A_6_addr_6 = getelementptr i32 %A_6, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 700 'getelementptr' 'A_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 701 [1/1] (0.00ns)   --->   "%A_6_addr_7 = getelementptr i32 %A_6, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 701 'getelementptr' 'A_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 702 [1/1] (0.00ns)   --->   "%A_7_addr_4 = getelementptr i32 %A_7, i64 0, i64 %tmp_9_cast" [../matmul_hls.cpp:57]   --->   Operation 702 'getelementptr' 'A_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 703 [1/1] (0.00ns)   --->   "%A_7_addr_7 = getelementptr i32 %A_7, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 703 'getelementptr' 'A_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 704 [1/1] (0.00ns)   --->   "%A_8_addr_2 = getelementptr i32 %A_8, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 704 'getelementptr' 'A_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 705 [1/1] (0.00ns)   --->   "%A_8_addr_7 = getelementptr i32 %A_8, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 705 'getelementptr' 'A_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 706 [1/1] (0.00ns)   --->   "%A_9_addr_1 = getelementptr i32 %A_9, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 706 'getelementptr' 'A_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "%A_9_addr_2 = getelementptr i32 %A_9, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 707 'getelementptr' 'A_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 708 [1/1] (0.00ns)   --->   "%A_10_addr_6 = getelementptr i32 %A_10, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 708 'getelementptr' 'A_10_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "%A_10_addr_7 = getelementptr i32 %A_10, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 709 'getelementptr' 'A_10_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 710 [1/1] (0.00ns)   --->   "%A_11_addr_2 = getelementptr i32 %A_11, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 710 'getelementptr' 'A_11_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 711 [1/1] (0.00ns)   --->   "%A_11_addr_7 = getelementptr i32 %A_11, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 711 'getelementptr' 'A_11_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 712 [1/1] (0.00ns)   --->   "%A_12_addr_6 = getelementptr i32 %A_12, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 712 'getelementptr' 'A_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%A_12_addr_7 = getelementptr i32 %A_12, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 713 'getelementptr' 'A_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (0.00ns)   --->   "%A_13_addr_2 = getelementptr i32 %A_13, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 714 'getelementptr' 'A_13_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 715 [1/1] (0.00ns)   --->   "%A_13_addr_7 = getelementptr i32 %A_13, i64 0, i64 %tmp_12_cast" [../matmul_hls.cpp:57]   --->   Operation 715 'getelementptr' 'A_13_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 716 [1/1] (0.00ns)   --->   "%A_14_addr_1 = getelementptr i32 %A_14, i64 0, i64 %tmp_6_cast" [../matmul_hls.cpp:57]   --->   Operation 716 'getelementptr' 'A_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%A_14_addr_2 = getelementptr i32 %A_14, i64 0, i64 %tmp_7_cast" [../matmul_hls.cpp:57]   --->   Operation 717 'getelementptr' 'A_14_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (0.00ns)   --->   "%A_15_addr_5 = getelementptr i32 %A_15, i64 0, i64 %tmp_10_cast" [../matmul_hls.cpp:57]   --->   Operation 718 'getelementptr' 'A_15_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 719 [1/1] (0.00ns)   --->   "%A_15_addr_6 = getelementptr i32 %A_15, i64 0, i64 %tmp_11_cast" [../matmul_hls.cpp:57]   --->   Operation 719 'getelementptr' 'A_15_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 720 [1/2] (3.25ns)   --->   "%A_load_4 = load i10 %A_addr_4" [../matmul_hls.cpp:57]   --->   Operation 720 'load' 'A_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 721 [1/2] (3.25ns)   --->   "%A_load_5 = load i10 %A_addr_5" [../matmul_hls.cpp:57]   --->   Operation 721 'load' 'A_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 722 [2/2] (3.25ns)   --->   "%A_load_6 = load i10 %A_addr_6" [../matmul_hls.cpp:57]   --->   Operation 722 'load' 'A_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 723 [2/2] (3.25ns)   --->   "%A_load_7 = load i10 %A_addr_7" [../matmul_hls.cpp:57]   --->   Operation 723 'load' 'A_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 724 [1/2] (3.25ns)   --->   "%A_1_load_1 = load i10 %A_1_addr_1" [../matmul_hls.cpp:57]   --->   Operation 724 'load' 'A_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 725 [1/2] (3.25ns)   --->   "%A_1_load_2 = load i10 %A_1_addr_2" [../matmul_hls.cpp:57]   --->   Operation 725 'load' 'A_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 726 [2/2] (3.25ns)   --->   "%A_1_load_4 = load i10 %A_1_addr_4" [../matmul_hls.cpp:57]   --->   Operation 726 'load' 'A_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 727 [2/2] (3.25ns)   --->   "%A_1_load_7 = load i10 %A_1_addr_7" [../matmul_hls.cpp:57]   --->   Operation 727 'load' 'A_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 728 [1/2] (3.25ns)   --->   "%A_2_load_4 = load i10 %A_2_addr_4" [../matmul_hls.cpp:57]   --->   Operation 728 'load' 'A_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 729 [1/2] (3.25ns)   --->   "%A_2_load_5 = load i10 %A_2_addr_5" [../matmul_hls.cpp:57]   --->   Operation 729 'load' 'A_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 730 [2/2] (3.25ns)   --->   "%A_2_load_6 = load i10 %A_2_addr_6" [../matmul_hls.cpp:57]   --->   Operation 730 'load' 'A_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 731 [2/2] (3.25ns)   --->   "%A_2_load_7 = load i10 %A_2_addr_7" [../matmul_hls.cpp:57]   --->   Operation 731 'load' 'A_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 732 [1/2] (3.25ns)   --->   "%A_3_load_1 = load i10 %A_3_addr_1" [../matmul_hls.cpp:57]   --->   Operation 732 'load' 'A_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 733 [1/2] (3.25ns)   --->   "%A_3_load_2 = load i10 %A_3_addr_2" [../matmul_hls.cpp:57]   --->   Operation 733 'load' 'A_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 734 [2/2] (3.25ns)   --->   "%A_3_load_4 = load i10 %A_3_addr_4" [../matmul_hls.cpp:57]   --->   Operation 734 'load' 'A_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 735 [2/2] (3.25ns)   --->   "%A_3_load_7 = load i10 %A_3_addr_7" [../matmul_hls.cpp:57]   --->   Operation 735 'load' 'A_3_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 736 [1/2] (3.25ns)   --->   "%A_4_load_1 = load i10 %A_4_addr_1" [../matmul_hls.cpp:57]   --->   Operation 736 'load' 'A_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 737 [1/2] (3.25ns)   --->   "%A_4_load_2 = load i10 %A_4_addr_2" [../matmul_hls.cpp:57]   --->   Operation 737 'load' 'A_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 738 [2/2] (3.25ns)   --->   "%A_4_load_4 = load i10 %A_4_addr_4" [../matmul_hls.cpp:57]   --->   Operation 738 'load' 'A_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 739 [2/2] (3.25ns)   --->   "%A_4_load_7 = load i10 %A_4_addr_7" [../matmul_hls.cpp:57]   --->   Operation 739 'load' 'A_4_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 740 [1/2] (3.25ns)   --->   "%A_5_load_1 = load i10 %A_5_addr_1" [../matmul_hls.cpp:57]   --->   Operation 740 'load' 'A_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 741 [2/2] (3.25ns)   --->   "%A_5_load_2 = load i10 %A_5_addr_2" [../matmul_hls.cpp:57]   --->   Operation 741 'load' 'A_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 742 [2/2] (3.25ns)   --->   "%A_5_load_4 = load i10 %A_5_addr_4" [../matmul_hls.cpp:57]   --->   Operation 742 'load' 'A_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 743 [1/2] (3.25ns)   --->   "%A_5_load_7 = load i10 %A_5_addr_7" [../matmul_hls.cpp:57]   --->   Operation 743 'load' 'A_5_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 744 [1/2] (3.25ns)   --->   "%A_6_load_4 = load i10 %A_6_addr_4" [../matmul_hls.cpp:57]   --->   Operation 744 'load' 'A_6_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 745 [1/2] (3.25ns)   --->   "%A_6_load_5 = load i10 %A_6_addr_5" [../matmul_hls.cpp:57]   --->   Operation 745 'load' 'A_6_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 746 [2/2] (3.25ns)   --->   "%A_6_load_6 = load i10 %A_6_addr_6" [../matmul_hls.cpp:57]   --->   Operation 746 'load' 'A_6_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 747 [2/2] (3.25ns)   --->   "%A_6_load_7 = load i10 %A_6_addr_7" [../matmul_hls.cpp:57]   --->   Operation 747 'load' 'A_6_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 748 [1/2] (3.25ns)   --->   "%A_7_load_1 = load i10 %A_7_addr_1" [../matmul_hls.cpp:57]   --->   Operation 748 'load' 'A_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 749 [1/2] (3.25ns)   --->   "%A_7_load_2 = load i10 %A_7_addr_2" [../matmul_hls.cpp:57]   --->   Operation 749 'load' 'A_7_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 750 [2/2] (3.25ns)   --->   "%A_7_load_4 = load i10 %A_7_addr_4" [../matmul_hls.cpp:57]   --->   Operation 750 'load' 'A_7_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 751 [2/2] (3.25ns)   --->   "%A_7_load_7 = load i10 %A_7_addr_7" [../matmul_hls.cpp:57]   --->   Operation 751 'load' 'A_7_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 752 [1/2] (3.25ns)   --->   "%A_8_load = load i10 %A_8_addr" [../matmul_hls.cpp:57]   --->   Operation 752 'load' 'A_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 753 [1/2] (3.25ns)   --->   "%A_8_load_1 = load i10 %A_8_addr_1" [../matmul_hls.cpp:57]   --->   Operation 753 'load' 'A_8_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 754 [2/2] (3.25ns)   --->   "%A_8_load_2 = load i10 %A_8_addr_2" [../matmul_hls.cpp:57]   --->   Operation 754 'load' 'A_8_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 755 [2/2] (3.25ns)   --->   "%A_8_load_7 = load i10 %A_8_addr_7" [../matmul_hls.cpp:57]   --->   Operation 755 'load' 'A_8_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 756 [1/2] (3.25ns)   --->   "%A_9_load = load i10 %A_9_addr" [../matmul_hls.cpp:57]   --->   Operation 756 'load' 'A_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 757 [2/2] (3.25ns)   --->   "%A_9_load_1 = load i10 %A_9_addr_1" [../matmul_hls.cpp:57]   --->   Operation 757 'load' 'A_9_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 758 [2/2] (3.25ns)   --->   "%A_9_load_2 = load i10 %A_9_addr_2" [../matmul_hls.cpp:57]   --->   Operation 758 'load' 'A_9_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 759 [1/2] (3.25ns)   --->   "%A_9_load_7 = load i10 %A_9_addr_7" [../matmul_hls.cpp:57]   --->   Operation 759 'load' 'A_9_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 760 [1/2] (3.25ns)   --->   "%A_10_load_4 = load i10 %A_10_addr_4" [../matmul_hls.cpp:57]   --->   Operation 760 'load' 'A_10_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 761 [1/2] (3.25ns)   --->   "%A_10_load_5 = load i10 %A_10_addr_5" [../matmul_hls.cpp:57]   --->   Operation 761 'load' 'A_10_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 762 [2/2] (3.25ns)   --->   "%A_10_load_6 = load i10 %A_10_addr_6" [../matmul_hls.cpp:57]   --->   Operation 762 'load' 'A_10_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 763 [2/2] (3.25ns)   --->   "%A_10_load_7 = load i10 %A_10_addr_7" [../matmul_hls.cpp:57]   --->   Operation 763 'load' 'A_10_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 764 [1/2] (3.25ns)   --->   "%A_11_load = load i10 %A_11_addr" [../matmul_hls.cpp:57]   --->   Operation 764 'load' 'A_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 765 [1/2] (3.25ns)   --->   "%A_11_load_1 = load i10 %A_11_addr_1" [../matmul_hls.cpp:57]   --->   Operation 765 'load' 'A_11_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 766 [2/2] (3.25ns)   --->   "%A_11_load_2 = load i10 %A_11_addr_2" [../matmul_hls.cpp:57]   --->   Operation 766 'load' 'A_11_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 767 [2/2] (3.25ns)   --->   "%A_11_load_7 = load i10 %A_11_addr_7" [../matmul_hls.cpp:57]   --->   Operation 767 'load' 'A_11_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 768 [1/2] (3.25ns)   --->   "%A_12_load_4 = load i10 %A_12_addr_4" [../matmul_hls.cpp:57]   --->   Operation 768 'load' 'A_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 769 [1/2] (3.25ns)   --->   "%A_12_load_5 = load i10 %A_12_addr_5" [../matmul_hls.cpp:57]   --->   Operation 769 'load' 'A_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 770 [2/2] (3.25ns)   --->   "%A_12_load_6 = load i10 %A_12_addr_6" [../matmul_hls.cpp:57]   --->   Operation 770 'load' 'A_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 771 [2/2] (3.25ns)   --->   "%A_12_load_7 = load i10 %A_12_addr_7" [../matmul_hls.cpp:57]   --->   Operation 771 'load' 'A_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 772 [1/2] (3.25ns)   --->   "%A_13_load = load i10 %A_13_addr" [../matmul_hls.cpp:57]   --->   Operation 772 'load' 'A_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 773 [1/2] (3.25ns)   --->   "%A_13_load_1 = load i10 %A_13_addr_1" [../matmul_hls.cpp:57]   --->   Operation 773 'load' 'A_13_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 774 [2/2] (3.25ns)   --->   "%A_13_load_2 = load i10 %A_13_addr_2" [../matmul_hls.cpp:57]   --->   Operation 774 'load' 'A_13_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 775 [2/2] (3.25ns)   --->   "%A_13_load_7 = load i10 %A_13_addr_7" [../matmul_hls.cpp:57]   --->   Operation 775 'load' 'A_13_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 776 [1/2] (3.25ns)   --->   "%A_14_load = load i10 %A_14_addr" [../matmul_hls.cpp:57]   --->   Operation 776 'load' 'A_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 777 [2/2] (3.25ns)   --->   "%A_14_load_1 = load i10 %A_14_addr_1" [../matmul_hls.cpp:57]   --->   Operation 777 'load' 'A_14_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 778 [2/2] (3.25ns)   --->   "%A_14_load_2 = load i10 %A_14_addr_2" [../matmul_hls.cpp:57]   --->   Operation 778 'load' 'A_14_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 779 [1/2] (3.25ns)   --->   "%A_14_load_7 = load i10 %A_14_addr_7" [../matmul_hls.cpp:57]   --->   Operation 779 'load' 'A_14_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 780 [1/2] (3.25ns)   --->   "%A_15_load_3 = load i10 %A_15_addr_3" [../matmul_hls.cpp:57]   --->   Operation 780 'load' 'A_15_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 781 [1/2] (3.25ns)   --->   "%A_15_load_4 = load i10 %A_15_addr_4" [../matmul_hls.cpp:57]   --->   Operation 781 'load' 'A_15_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 782 [2/2] (3.25ns)   --->   "%A_15_load_5 = load i10 %A_15_addr_5" [../matmul_hls.cpp:57]   --->   Operation 782 'load' 'A_15_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 783 [2/2] (3.25ns)   --->   "%A_15_load_6 = load i10 %A_15_addr_6" [../matmul_hls.cpp:57]   --->   Operation 783 'load' 'A_15_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 784 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 784 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 785 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 785 'getelementptr' 'B_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 786 [1/1] (0.00ns)   --->   "%B_1_addr_4 = getelementptr i32 %B_1, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 786 'getelementptr' 'B_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 787 [1/1] (0.00ns)   --->   "%B_1_addr_7 = getelementptr i32 %B_1, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 787 'getelementptr' 'B_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 788 [1/1] (0.00ns)   --->   "%B_2_addr_6 = getelementptr i32 %B_2, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 788 'getelementptr' 'B_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 789 [1/1] (0.00ns)   --->   "%B_2_addr_7 = getelementptr i32 %B_2, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 789 'getelementptr' 'B_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 790 [1/1] (0.00ns)   --->   "%B_3_addr_4 = getelementptr i32 %B_3, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 790 'getelementptr' 'B_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 791 [1/1] (0.00ns)   --->   "%B_3_addr_7 = getelementptr i32 %B_3, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 791 'getelementptr' 'B_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 792 [1/1] (0.00ns)   --->   "%B_4_addr_4 = getelementptr i32 %B_4, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 792 'getelementptr' 'B_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 793 [1/1] (0.00ns)   --->   "%B_4_addr_7 = getelementptr i32 %B_4, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 793 'getelementptr' 'B_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 794 [1/1] (0.00ns)   --->   "%B_5_addr_2 = getelementptr i32 %B_5, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 794 'getelementptr' 'B_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 795 [1/1] (0.00ns)   --->   "%B_5_addr_4 = getelementptr i32 %B_5, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 795 'getelementptr' 'B_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 796 [1/1] (0.00ns)   --->   "%B_6_addr_6 = getelementptr i32 %B_6, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 796 'getelementptr' 'B_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 797 [1/1] (0.00ns)   --->   "%B_6_addr_7 = getelementptr i32 %B_6, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 797 'getelementptr' 'B_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 798 [1/1] (0.00ns)   --->   "%B_7_addr_4 = getelementptr i32 %B_7, i64 0, i64 %zext_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 798 'getelementptr' 'B_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 799 [1/1] (0.00ns)   --->   "%B_7_addr_7 = getelementptr i32 %B_7, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 799 'getelementptr' 'B_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 800 [1/1] (0.00ns)   --->   "%B_8_addr_2 = getelementptr i32 %B_8, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 800 'getelementptr' 'B_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 801 [1/1] (0.00ns)   --->   "%B_8_addr_7 = getelementptr i32 %B_8, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 801 'getelementptr' 'B_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%B_9_addr_1 = getelementptr i32 %B_9, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 802 'getelementptr' 'B_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 803 [1/1] (0.00ns)   --->   "%B_9_addr_2 = getelementptr i32 %B_9, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 803 'getelementptr' 'B_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 804 [1/1] (0.00ns)   --->   "%B_10_addr_6 = getelementptr i32 %B_10, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 804 'getelementptr' 'B_10_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 805 [1/1] (0.00ns)   --->   "%B_10_addr_7 = getelementptr i32 %B_10, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 805 'getelementptr' 'B_10_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 806 [1/1] (0.00ns)   --->   "%B_11_addr_2 = getelementptr i32 %B_11, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 806 'getelementptr' 'B_11_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 807 [1/1] (0.00ns)   --->   "%B_11_addr_7 = getelementptr i32 %B_11, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 807 'getelementptr' 'B_11_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 808 [1/1] (0.00ns)   --->   "%B_12_addr_6 = getelementptr i32 %B_12, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 808 'getelementptr' 'B_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 809 [1/1] (0.00ns)   --->   "%B_12_addr_7 = getelementptr i32 %B_12, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 809 'getelementptr' 'B_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 810 [1/1] (0.00ns)   --->   "%B_13_addr_2 = getelementptr i32 %B_13, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 810 'getelementptr' 'B_13_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 811 [1/1] (0.00ns)   --->   "%B_13_addr_7 = getelementptr i32 %B_13, i64 0, i64 %zext_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 811 'getelementptr' 'B_13_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 812 [1/1] (0.00ns)   --->   "%B_14_addr_1 = getelementptr i32 %B_14, i64 0, i64 %zext_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 812 'getelementptr' 'B_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 813 [1/1] (0.00ns)   --->   "%B_14_addr_2 = getelementptr i32 %B_14, i64 0, i64 %zext_ln57_4" [../matmul_hls.cpp:57]   --->   Operation 813 'getelementptr' 'B_14_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 814 [1/1] (0.00ns)   --->   "%B_15_addr_5 = getelementptr i32 %B_15, i64 0, i64 %zext_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 814 'getelementptr' 'B_15_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 815 [1/1] (0.00ns)   --->   "%B_15_addr_6 = getelementptr i32 %B_15, i64 0, i64 %zext_ln57_8" [../matmul_hls.cpp:57]   --->   Operation 815 'getelementptr' 'B_15_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 816 [1/2] (3.25ns)   --->   "%B_load_4 = load i10 %B_addr_4" [../matmul_hls.cpp:57]   --->   Operation 816 'load' 'B_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 817 [1/2] (3.25ns)   --->   "%B_load_5 = load i10 %B_addr_5" [../matmul_hls.cpp:57]   --->   Operation 817 'load' 'B_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 818 [2/2] (3.25ns)   --->   "%B_load_6 = load i10 %B_addr_6" [../matmul_hls.cpp:57]   --->   Operation 818 'load' 'B_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 819 [2/2] (3.25ns)   --->   "%B_load_7 = load i10 %B_addr_7" [../matmul_hls.cpp:57]   --->   Operation 819 'load' 'B_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 820 [1/2] (3.25ns)   --->   "%B_1_load_1 = load i10 %B_1_addr_1" [../matmul_hls.cpp:57]   --->   Operation 820 'load' 'B_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 821 [1/2] (3.25ns)   --->   "%B_1_load_2 = load i10 %B_1_addr_2" [../matmul_hls.cpp:57]   --->   Operation 821 'load' 'B_1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 822 [2/2] (3.25ns)   --->   "%B_1_load_4 = load i10 %B_1_addr_4" [../matmul_hls.cpp:57]   --->   Operation 822 'load' 'B_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 823 [2/2] (3.25ns)   --->   "%B_1_load_7 = load i10 %B_1_addr_7" [../matmul_hls.cpp:57]   --->   Operation 823 'load' 'B_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 824 [1/2] (3.25ns)   --->   "%B_2_load_4 = load i10 %B_2_addr_4" [../matmul_hls.cpp:57]   --->   Operation 824 'load' 'B_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 825 [1/2] (3.25ns)   --->   "%B_2_load_5 = load i10 %B_2_addr_5" [../matmul_hls.cpp:57]   --->   Operation 825 'load' 'B_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 826 [2/2] (3.25ns)   --->   "%B_2_load_6 = load i10 %B_2_addr_6" [../matmul_hls.cpp:57]   --->   Operation 826 'load' 'B_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 827 [2/2] (3.25ns)   --->   "%B_2_load_7 = load i10 %B_2_addr_7" [../matmul_hls.cpp:57]   --->   Operation 827 'load' 'B_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 828 [1/2] (3.25ns)   --->   "%B_3_load_1 = load i10 %B_3_addr_1" [../matmul_hls.cpp:57]   --->   Operation 828 'load' 'B_3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 829 [1/2] (3.25ns)   --->   "%B_3_load_2 = load i10 %B_3_addr_2" [../matmul_hls.cpp:57]   --->   Operation 829 'load' 'B_3_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 830 [2/2] (3.25ns)   --->   "%B_3_load_4 = load i10 %B_3_addr_4" [../matmul_hls.cpp:57]   --->   Operation 830 'load' 'B_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 831 [2/2] (3.25ns)   --->   "%B_3_load_7 = load i10 %B_3_addr_7" [../matmul_hls.cpp:57]   --->   Operation 831 'load' 'B_3_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 832 [1/2] (3.25ns)   --->   "%B_4_load_1 = load i10 %B_4_addr_1" [../matmul_hls.cpp:57]   --->   Operation 832 'load' 'B_4_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 833 [1/2] (3.25ns)   --->   "%B_4_load_2 = load i10 %B_4_addr_2" [../matmul_hls.cpp:57]   --->   Operation 833 'load' 'B_4_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 834 [2/2] (3.25ns)   --->   "%B_4_load_4 = load i10 %B_4_addr_4" [../matmul_hls.cpp:57]   --->   Operation 834 'load' 'B_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 835 [2/2] (3.25ns)   --->   "%B_4_load_7 = load i10 %B_4_addr_7" [../matmul_hls.cpp:57]   --->   Operation 835 'load' 'B_4_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 836 [1/2] (3.25ns)   --->   "%B_5_load_1 = load i10 %B_5_addr_1" [../matmul_hls.cpp:57]   --->   Operation 836 'load' 'B_5_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 837 [2/2] (3.25ns)   --->   "%B_5_load_2 = load i10 %B_5_addr_2" [../matmul_hls.cpp:57]   --->   Operation 837 'load' 'B_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 838 [2/2] (3.25ns)   --->   "%B_5_load_4 = load i10 %B_5_addr_4" [../matmul_hls.cpp:57]   --->   Operation 838 'load' 'B_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 839 [1/2] (3.25ns)   --->   "%B_5_load_7 = load i10 %B_5_addr_7" [../matmul_hls.cpp:57]   --->   Operation 839 'load' 'B_5_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 840 [1/2] (3.25ns)   --->   "%B_6_load_4 = load i10 %B_6_addr_4" [../matmul_hls.cpp:57]   --->   Operation 840 'load' 'B_6_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 841 [1/2] (3.25ns)   --->   "%B_6_load_5 = load i10 %B_6_addr_5" [../matmul_hls.cpp:57]   --->   Operation 841 'load' 'B_6_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 842 [2/2] (3.25ns)   --->   "%B_6_load_6 = load i10 %B_6_addr_6" [../matmul_hls.cpp:57]   --->   Operation 842 'load' 'B_6_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 843 [2/2] (3.25ns)   --->   "%B_6_load_7 = load i10 %B_6_addr_7" [../matmul_hls.cpp:57]   --->   Operation 843 'load' 'B_6_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 844 [1/2] (3.25ns)   --->   "%B_7_load_1 = load i10 %B_7_addr_1" [../matmul_hls.cpp:57]   --->   Operation 844 'load' 'B_7_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 845 [1/2] (3.25ns)   --->   "%B_7_load_2 = load i10 %B_7_addr_2" [../matmul_hls.cpp:57]   --->   Operation 845 'load' 'B_7_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 846 [2/2] (3.25ns)   --->   "%B_7_load_4 = load i10 %B_7_addr_4" [../matmul_hls.cpp:57]   --->   Operation 846 'load' 'B_7_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 847 [2/2] (3.25ns)   --->   "%B_7_load_7 = load i10 %B_7_addr_7" [../matmul_hls.cpp:57]   --->   Operation 847 'load' 'B_7_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 848 [1/2] (3.25ns)   --->   "%B_8_load = load i10 %B_8_addr" [../matmul_hls.cpp:57]   --->   Operation 848 'load' 'B_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 849 [1/2] (3.25ns)   --->   "%B_8_load_1 = load i10 %B_8_addr_1" [../matmul_hls.cpp:57]   --->   Operation 849 'load' 'B_8_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 850 [2/2] (3.25ns)   --->   "%B_8_load_2 = load i10 %B_8_addr_2" [../matmul_hls.cpp:57]   --->   Operation 850 'load' 'B_8_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 851 [2/2] (3.25ns)   --->   "%B_8_load_7 = load i10 %B_8_addr_7" [../matmul_hls.cpp:57]   --->   Operation 851 'load' 'B_8_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 852 [1/2] (3.25ns)   --->   "%B_9_load = load i10 %B_9_addr" [../matmul_hls.cpp:57]   --->   Operation 852 'load' 'B_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 853 [2/2] (3.25ns)   --->   "%B_9_load_1 = load i10 %B_9_addr_1" [../matmul_hls.cpp:57]   --->   Operation 853 'load' 'B_9_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 854 [2/2] (3.25ns)   --->   "%B_9_load_2 = load i10 %B_9_addr_2" [../matmul_hls.cpp:57]   --->   Operation 854 'load' 'B_9_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 855 [1/2] (3.25ns)   --->   "%B_9_load_7 = load i10 %B_9_addr_7" [../matmul_hls.cpp:57]   --->   Operation 855 'load' 'B_9_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 856 [1/2] (3.25ns)   --->   "%B_10_load_4 = load i10 %B_10_addr_4" [../matmul_hls.cpp:57]   --->   Operation 856 'load' 'B_10_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 857 [1/2] (3.25ns)   --->   "%B_10_load_5 = load i10 %B_10_addr_5" [../matmul_hls.cpp:57]   --->   Operation 857 'load' 'B_10_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 858 [2/2] (3.25ns)   --->   "%B_10_load_6 = load i10 %B_10_addr_6" [../matmul_hls.cpp:57]   --->   Operation 858 'load' 'B_10_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 859 [2/2] (3.25ns)   --->   "%B_10_load_7 = load i10 %B_10_addr_7" [../matmul_hls.cpp:57]   --->   Operation 859 'load' 'B_10_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 860 [1/2] (3.25ns)   --->   "%B_11_load = load i10 %B_11_addr" [../matmul_hls.cpp:57]   --->   Operation 860 'load' 'B_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 861 [1/2] (3.25ns)   --->   "%B_11_load_1 = load i10 %B_11_addr_1" [../matmul_hls.cpp:57]   --->   Operation 861 'load' 'B_11_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 862 [2/2] (3.25ns)   --->   "%B_11_load_2 = load i10 %B_11_addr_2" [../matmul_hls.cpp:57]   --->   Operation 862 'load' 'B_11_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 863 [2/2] (3.25ns)   --->   "%B_11_load_7 = load i10 %B_11_addr_7" [../matmul_hls.cpp:57]   --->   Operation 863 'load' 'B_11_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 864 [1/2] (3.25ns)   --->   "%B_12_load_4 = load i10 %B_12_addr_4" [../matmul_hls.cpp:57]   --->   Operation 864 'load' 'B_12_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 865 [1/2] (3.25ns)   --->   "%B_12_load_5 = load i10 %B_12_addr_5" [../matmul_hls.cpp:57]   --->   Operation 865 'load' 'B_12_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 866 [2/2] (3.25ns)   --->   "%B_12_load_6 = load i10 %B_12_addr_6" [../matmul_hls.cpp:57]   --->   Operation 866 'load' 'B_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 867 [2/2] (3.25ns)   --->   "%B_12_load_7 = load i10 %B_12_addr_7" [../matmul_hls.cpp:57]   --->   Operation 867 'load' 'B_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 868 [1/2] (3.25ns)   --->   "%B_13_load = load i10 %B_13_addr" [../matmul_hls.cpp:57]   --->   Operation 868 'load' 'B_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 869 [1/2] (3.25ns)   --->   "%B_13_load_1 = load i10 %B_13_addr_1" [../matmul_hls.cpp:57]   --->   Operation 869 'load' 'B_13_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 870 [2/2] (3.25ns)   --->   "%B_13_load_2 = load i10 %B_13_addr_2" [../matmul_hls.cpp:57]   --->   Operation 870 'load' 'B_13_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 871 [2/2] (3.25ns)   --->   "%B_13_load_7 = load i10 %B_13_addr_7" [../matmul_hls.cpp:57]   --->   Operation 871 'load' 'B_13_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 872 [1/2] (3.25ns)   --->   "%B_14_load = load i10 %B_14_addr" [../matmul_hls.cpp:57]   --->   Operation 872 'load' 'B_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 873 [2/2] (3.25ns)   --->   "%B_14_load_1 = load i10 %B_14_addr_1" [../matmul_hls.cpp:57]   --->   Operation 873 'load' 'B_14_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 874 [2/2] (3.25ns)   --->   "%B_14_load_2 = load i10 %B_14_addr_2" [../matmul_hls.cpp:57]   --->   Operation 874 'load' 'B_14_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 875 [1/2] (3.25ns)   --->   "%B_14_load_7 = load i10 %B_14_addr_7" [../matmul_hls.cpp:57]   --->   Operation 875 'load' 'B_14_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 876 [1/2] (3.25ns)   --->   "%B_15_load_3 = load i10 %B_15_addr_3" [../matmul_hls.cpp:57]   --->   Operation 876 'load' 'B_15_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 877 [1/2] (3.25ns)   --->   "%B_15_load_4 = load i10 %B_15_addr_4" [../matmul_hls.cpp:57]   --->   Operation 877 'load' 'B_15_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 878 [2/2] (3.25ns)   --->   "%B_15_load_5 = load i10 %B_15_addr_5" [../matmul_hls.cpp:57]   --->   Operation 878 'load' 'B_15_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 879 [2/2] (3.25ns)   --->   "%B_15_load_6 = load i10 %B_15_addr_6" [../matmul_hls.cpp:57]   --->   Operation 879 'load' 'B_15_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 880 [1/2] (6.91ns)   --->   "%mul_ln57 = mul i32 %B_15_load_7, i32 %A_15_load_7" [../matmul_hls.cpp:57]   --->   Operation 880 'mul' 'mul_ln57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 881 [2/2] (6.91ns)   --->   "%mul_ln57_7 = mul i32 %B_1_load_6, i32 %A_1_load_6" [../matmul_hls.cpp:57]   --->   Operation 881 'mul' 'mul_ln57_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 882 [1/2] (6.91ns)   --->   "%mul_ln57_8 = mul i32 %B_load, i32 %A_load" [../matmul_hls.cpp:57]   --->   Operation 882 'mul' 'mul_ln57_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 883 [2/2] (6.91ns)   --->   "%mul_ln57_10 = mul i32 %B_5_load_5, i32 %A_5_load_5" [../matmul_hls.cpp:57]   --->   Operation 883 'mul' 'mul_ln57_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 884 [1/2] (6.91ns)   --->   "%mul_ln57_12 = mul i32 %B_10_load, i32 %A_10_load" [../matmul_hls.cpp:57]   --->   Operation 884 'mul' 'mul_ln57_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 885 [2/2] (6.91ns)   --->   "%mul_ln57_13 = mul i32 %B_6_load_3, i32 %A_6_load_3" [../matmul_hls.cpp:57]   --->   Operation 885 'mul' 'mul_ln57_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 886 [1/2] (6.91ns)   --->   "%mul_ln57_15 = mul i32 %B_4_load_3, i32 %A_4_load_3" [../matmul_hls.cpp:57]   --->   Operation 886 'mul' 'mul_ln57_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 887 [2/2] (6.91ns)   --->   "%mul_ln57_16 = mul i32 %B_7_load, i32 %A_7_load" [../matmul_hls.cpp:57]   --->   Operation 887 'mul' 'mul_ln57_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 888 [2/2] (6.91ns)   --->   "%mul_ln57_19 = mul i32 %B_8_load_6, i32 %A_8_load_6" [../matmul_hls.cpp:57]   --->   Operation 888 'mul' 'mul_ln57_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 889 [2/2] (6.91ns)   --->   "%mul_ln57_20 = mul i32 %B_15_load_2, i32 %A_15_load_2" [../matmul_hls.cpp:57]   --->   Operation 889 'mul' 'mul_ln57_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 890 [2/2] (6.91ns)   --->   "%mul_ln57_22 = mul i32 %B_12_load_2, i32 %A_12_load_2" [../matmul_hls.cpp:57]   --->   Operation 890 'mul' 'mul_ln57_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 891 [2/2] (6.91ns)   --->   "%mul_ln57_23 = mul i32 %B_2_load_2, i32 %A_2_load_2" [../matmul_hls.cpp:57]   --->   Operation 891 'mul' 'mul_ln57_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 892 [1/2] (6.91ns)   --->   "%mul_ln57_25 = mul i32 %B_1_load_5, i32 %A_1_load_5" [../matmul_hls.cpp:57]   --->   Operation 892 'mul' 'mul_ln57_25' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 893 [2/2] (6.91ns)   --->   "%mul_ln57_27 = mul i32 %B_15_load_1, i32 %A_15_load_1" [../matmul_hls.cpp:57]   --->   Operation 893 'mul' 'mul_ln57_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 894 [1/2] (6.91ns)   --->   "%mul_ln57_29 = mul i32 %B_3_load_3, i32 %A_3_load_3" [../matmul_hls.cpp:57]   --->   Operation 894 'mul' 'mul_ln57_29' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 895 [1/2] (6.91ns)   --->   "%mul_ln57_32 = mul i32 %B_11_load_4, i32 %A_11_load_4" [../matmul_hls.cpp:57]   --->   Operation 895 'mul' 'mul_ln57_32' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 896 [1/2] (6.91ns)   --->   "%mul_ln57_35 = mul i32 %B_15_load, i32 %A_15_load" [../matmul_hls.cpp:57]   --->   Operation 896 'mul' 'mul_ln57_35' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 897 [2/2] (6.91ns)   --->   "%mul_ln57_41 = mul i32 %B_9_load_6, i32 %A_9_load_6" [../matmul_hls.cpp:57]   --->   Operation 897 'mul' 'mul_ln57_41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 898 [1/2] (6.91ns)   --->   "%mul_ln57_42 = mul i32 %B_9_load_3, i32 %A_9_load_3" [../matmul_hls.cpp:57]   --->   Operation 898 'mul' 'mul_ln57_42' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 899 [2/2] (6.91ns)   --->   "%mul_ln57_43 = mul i32 %B_6_load_2, i32 %A_6_load_2" [../matmul_hls.cpp:57]   --->   Operation 899 'mul' 'mul_ln57_43' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 900 [2/2] (6.91ns)   --->   "%mul_ln57_47 = mul i32 %B_load_3, i32 %A_load_3" [../matmul_hls.cpp:57]   --->   Operation 900 'mul' 'mul_ln57_47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 901 [2/2] (6.91ns)   --->   "%mul_ln57_48 = mul i32 %B_2_load_3, i32 %A_2_load_3" [../matmul_hls.cpp:57]   --->   Operation 901 'mul' 'mul_ln57_48' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 902 [2/2] (6.91ns)   --->   "%mul_ln57_51 = mul i32 %B_13_load_6, i32 %A_13_load_6" [../matmul_hls.cpp:57]   --->   Operation 902 'mul' 'mul_ln57_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 903 [2/2] (6.91ns)   --->   "%mul_ln57_52 = mul i32 %B_10_load_3, i32 %A_10_load_3" [../matmul_hls.cpp:57]   --->   Operation 903 'mul' 'mul_ln57_52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 904 [2/2] (6.91ns)   --->   "%mul_ln57_54 = mul i32 %B_14_load_6, i32 %A_14_load_6" [../matmul_hls.cpp:57]   --->   Operation 904 'mul' 'mul_ln57_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 905 [1/2] (6.91ns)   --->   "%mul_ln57_58 = mul i32 %B_load_1, i32 %A_load_1" [../matmul_hls.cpp:57]   --->   Operation 905 'mul' 'mul_ln57_58' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 906 [1/2] (6.91ns)   --->   "%mul_ln57_61 = mul i32 %B_12_load_1, i32 %A_12_load_1" [../matmul_hls.cpp:57]   --->   Operation 906 'mul' 'mul_ln57_61' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 907 [2/2] (6.91ns)   --->   "%mul_ln57_62 = mul i32 %B_load_2, i32 %A_load_2" [../matmul_hls.cpp:57]   --->   Operation 907 'mul' 'mul_ln57_62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 908 [2/2] (6.91ns)   --->   "%mul_ln57_63 = mul i32 %B_11_load_6, i32 %A_11_load_6" [../matmul_hls.cpp:57]   --->   Operation 908 'mul' 'mul_ln57_63' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 909 [2/2] (6.91ns)   --->   "%mul_ln57_64 = mul i32 %B_4_load_5, i32 %A_4_load_5" [../matmul_hls.cpp:57]   --->   Operation 909 'mul' 'mul_ln57_64' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 910 [2/2] (6.91ns)   --->   "%mul_ln57_65 = mul i32 %B_14_load_5, i32 %A_14_load_5" [../matmul_hls.cpp:57]   --->   Operation 910 'mul' 'mul_ln57_65' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 911 [2/2] (6.91ns)   --->   "%mul_ln57_66 = mul i32 %B_1_load, i32 %A_1_load" [../matmul_hls.cpp:57]   --->   Operation 911 'mul' 'mul_ln57_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 912 [1/2] (6.91ns)   --->   "%mul_ln57_67 = mul i32 %B_10_load_1, i32 %A_10_load_1" [../matmul_hls.cpp:57]   --->   Operation 912 'mul' 'mul_ln57_67' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 913 [1/2] (6.91ns)   --->   "%mul_ln57_68 = mul i32 %B_5_load, i32 %A_5_load" [../matmul_hls.cpp:57]   --->   Operation 913 'mul' 'mul_ln57_68' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 914 [1/2] (6.91ns)   --->   "%mul_ln57_69 = mul i32 %B_1_load_3, i32 %A_1_load_3" [../matmul_hls.cpp:57]   --->   Operation 914 'mul' 'mul_ln57_69' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 915 [2/2] (6.91ns)   --->   "%mul_ln57_72 = mul i32 %B_13_load_5, i32 %A_13_load_5" [../matmul_hls.cpp:57]   --->   Operation 915 'mul' 'mul_ln57_72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 916 [1/2] (6.91ns)   --->   "%mul_ln57_77 = mul i32 %B_14_load_4, i32 %A_14_load_4" [../matmul_hls.cpp:57]   --->   Operation 916 'mul' 'mul_ln57_77' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 917 [2/2] (6.91ns)   --->   "%mul_ln57_79 = mul i32 %B_7_load_6, i32 %A_7_load_6" [../matmul_hls.cpp:57]   --->   Operation 917 'mul' 'mul_ln57_79' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 918 [1/2] (6.91ns)   --->   "%mul_ln57_82 = mul i32 %B_11_load_3, i32 %A_11_load_3" [../matmul_hls.cpp:57]   --->   Operation 918 'mul' 'mul_ln57_82' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 919 [1/2] (6.91ns)   --->   "%mul_ln57_83 = mul i32 %B_9_load_4, i32 %A_9_load_4" [../matmul_hls.cpp:57]   --->   Operation 919 'mul' 'mul_ln57_83' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 920 [1/2] (6.91ns)   --->   "%mul_ln57_84 = mul i32 %B_6_load_1, i32 %A_6_load_1" [../matmul_hls.cpp:57]   --->   Operation 920 'mul' 'mul_ln57_84' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 921 [1/2] (6.91ns)   --->   "%mul_ln57_85 = mul i32 %B_7_load_5, i32 %A_7_load_5" [../matmul_hls.cpp:57]   --->   Operation 921 'mul' 'mul_ln57_85' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 922 [2/2] (6.91ns)   --->   "%mul_ln57_87 = mul i32 %B_5_load_6, i32 %A_5_load_6" [../matmul_hls.cpp:57]   --->   Operation 922 'mul' 'mul_ln57_87' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 923 [1/2] (6.91ns)   --->   "%mul_ln57_90 = mul i32 %B_14_load_3, i32 %A_14_load_3" [../matmul_hls.cpp:57]   --->   Operation 923 'mul' 'mul_ln57_90' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 924 [1/2] (6.91ns)   --->   "%mul_ln57_91 = mul i32 %B_8_load_3, i32 %A_8_load_3" [../matmul_hls.cpp:57]   --->   Operation 924 'mul' 'mul_ln57_91' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 925 [1/2] (6.91ns)   --->   "%mul_ln57_94 = mul i32 %B_13_load_4, i32 %A_13_load_4" [../matmul_hls.cpp:57]   --->   Operation 925 'mul' 'mul_ln57_94' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 926 [1/2] (6.91ns)   --->   "%mul_ln57_95 = mul i32 %B_2_load, i32 %A_2_load" [../matmul_hls.cpp:57]   --->   Operation 926 'mul' 'mul_ln57_95' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 927 [1/2] (6.91ns)   --->   "%mul_ln57_96 = mul i32 %B_4_load, i32 %A_4_load" [../matmul_hls.cpp:57]   --->   Operation 927 'mul' 'mul_ln57_96' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 928 [1/2] (6.91ns)   --->   "%mul_ln57_99 = mul i32 %B_7_load_3, i32 %A_7_load_3" [../matmul_hls.cpp:57]   --->   Operation 928 'mul' 'mul_ln57_99' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 929 [1/2] (6.91ns)   --->   "%mul_ln57_100 = mul i32 %B_12_load, i32 %A_12_load" [../matmul_hls.cpp:57]   --->   Operation 929 'mul' 'mul_ln57_100' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 930 [1/2] (6.91ns)   --->   "%mul_ln57_103 = mul i32 %B_8_load_4, i32 %A_8_load_4" [../matmul_hls.cpp:57]   --->   Operation 930 'mul' 'mul_ln57_103' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 931 [2/2] (6.91ns)   --->   "%mul_ln57_106 = mul i32 %B_4_load_6, i32 %A_4_load_6" [../matmul_hls.cpp:57]   --->   Operation 931 'mul' 'mul_ln57_106' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 932 [2/2] (6.91ns)   --->   "%mul_ln57_108 = mul i32 %B_11_load_5, i32 %A_11_load_5" [../matmul_hls.cpp:57]   --->   Operation 932 'mul' 'mul_ln57_108' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 933 [2/2] (6.91ns)   --->   "%mul_ln57_109 = mul i32 %B_12_load_3, i32 %A_12_load_3" [../matmul_hls.cpp:57]   --->   Operation 933 'mul' 'mul_ln57_109' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 934 [2/2] (6.91ns)   --->   "%mul_ln57_112 = mul i32 %B_3_load_6, i32 %A_3_load_6" [../matmul_hls.cpp:57]   --->   Operation 934 'mul' 'mul_ln57_112' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 935 [1/2] (6.91ns)   --->   "%mul_ln57_114 = mul i32 %B_2_load_1, i32 %A_2_load_1" [../matmul_hls.cpp:57]   --->   Operation 935 'mul' 'mul_ln57_114' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 936 [1/2] (6.91ns)   --->   "%mul_ln57_116 = mul i32 %B_13_load_3, i32 %A_13_load_3" [../matmul_hls.cpp:57]   --->   Operation 936 'mul' 'mul_ln57_116' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 937 [2/2] (6.91ns)   --->   "%mul_ln57_120 = mul i32 %B_10_load_2, i32 %A_10_load_2" [../matmul_hls.cpp:57]   --->   Operation 937 'mul' 'mul_ln57_120' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 938 [1/2] (6.91ns)   --->   "%mul_ln57_121 = mul i32 %B_3_load_5, i32 %A_3_load_5" [../matmul_hls.cpp:57]   --->   Operation 938 'mul' 'mul_ln57_121' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 939 [2/2] (6.91ns)   --->   "%mul_ln57_122 = mul i32 %B_8_load_5, i32 %A_8_load_5" [../matmul_hls.cpp:57]   --->   Operation 939 'mul' 'mul_ln57_122' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 940 [2/2] (6.91ns)   --->   "%mul_ln57_123 = mul i32 %B_9_load_5, i32 %A_9_load_5" [../matmul_hls.cpp:57]   --->   Operation 940 'mul' 'mul_ln57_123' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 941 [1/2] (6.91ns)   --->   "%mul_ln57_124 = mul i32 %B_6_load, i32 %A_6_load" [../matmul_hls.cpp:57]   --->   Operation 941 'mul' 'mul_ln57_124' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 942 [1/2] (6.91ns)   --->   "%mul_ln57_125 = mul i32 %B_5_load_3, i32 %A_5_load_3" [../matmul_hls.cpp:57]   --->   Operation 942 'mul' 'mul_ln57_125' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 943 [2/2] (6.91ns)   --->   "%mul_ln57_127 = mul i32 %B_3_load, i32 %A_3_load" [../matmul_hls.cpp:57]   --->   Operation 943 'mul' 'mul_ln57_127' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 944 [1/2] (3.25ns)   --->   "%A_load_6 = load i10 %A_addr_6" [../matmul_hls.cpp:57]   --->   Operation 944 'load' 'A_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 945 [1/2] (3.25ns)   --->   "%A_load_7 = load i10 %A_addr_7" [../matmul_hls.cpp:57]   --->   Operation 945 'load' 'A_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 946 [1/2] (3.25ns)   --->   "%A_1_load_4 = load i10 %A_1_addr_4" [../matmul_hls.cpp:57]   --->   Operation 946 'load' 'A_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 947 [1/2] (3.25ns)   --->   "%A_1_load_7 = load i10 %A_1_addr_7" [../matmul_hls.cpp:57]   --->   Operation 947 'load' 'A_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 948 [1/2] (3.25ns)   --->   "%A_2_load_6 = load i10 %A_2_addr_6" [../matmul_hls.cpp:57]   --->   Operation 948 'load' 'A_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 949 [1/2] (3.25ns)   --->   "%A_2_load_7 = load i10 %A_2_addr_7" [../matmul_hls.cpp:57]   --->   Operation 949 'load' 'A_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 950 [1/2] (3.25ns)   --->   "%A_3_load_4 = load i10 %A_3_addr_4" [../matmul_hls.cpp:57]   --->   Operation 950 'load' 'A_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 951 [1/2] (3.25ns)   --->   "%A_3_load_7 = load i10 %A_3_addr_7" [../matmul_hls.cpp:57]   --->   Operation 951 'load' 'A_3_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 952 [1/2] (3.25ns)   --->   "%A_4_load_4 = load i10 %A_4_addr_4" [../matmul_hls.cpp:57]   --->   Operation 952 'load' 'A_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 953 [1/2] (3.25ns)   --->   "%A_4_load_7 = load i10 %A_4_addr_7" [../matmul_hls.cpp:57]   --->   Operation 953 'load' 'A_4_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 954 [1/2] (3.25ns)   --->   "%A_5_load_2 = load i10 %A_5_addr_2" [../matmul_hls.cpp:57]   --->   Operation 954 'load' 'A_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 955 [1/2] (3.25ns)   --->   "%A_5_load_4 = load i10 %A_5_addr_4" [../matmul_hls.cpp:57]   --->   Operation 955 'load' 'A_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 956 [1/2] (3.25ns)   --->   "%A_6_load_6 = load i10 %A_6_addr_6" [../matmul_hls.cpp:57]   --->   Operation 956 'load' 'A_6_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 957 [1/2] (3.25ns)   --->   "%A_6_load_7 = load i10 %A_6_addr_7" [../matmul_hls.cpp:57]   --->   Operation 957 'load' 'A_6_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 958 [1/2] (3.25ns)   --->   "%A_7_load_4 = load i10 %A_7_addr_4" [../matmul_hls.cpp:57]   --->   Operation 958 'load' 'A_7_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 959 [1/2] (3.25ns)   --->   "%A_7_load_7 = load i10 %A_7_addr_7" [../matmul_hls.cpp:57]   --->   Operation 959 'load' 'A_7_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 960 [1/2] (3.25ns)   --->   "%A_8_load_2 = load i10 %A_8_addr_2" [../matmul_hls.cpp:57]   --->   Operation 960 'load' 'A_8_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 961 [1/2] (3.25ns)   --->   "%A_8_load_7 = load i10 %A_8_addr_7" [../matmul_hls.cpp:57]   --->   Operation 961 'load' 'A_8_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 962 [1/2] (3.25ns)   --->   "%A_9_load_1 = load i10 %A_9_addr_1" [../matmul_hls.cpp:57]   --->   Operation 962 'load' 'A_9_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 963 [1/2] (3.25ns)   --->   "%A_9_load_2 = load i10 %A_9_addr_2" [../matmul_hls.cpp:57]   --->   Operation 963 'load' 'A_9_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 964 [1/2] (3.25ns)   --->   "%A_10_load_6 = load i10 %A_10_addr_6" [../matmul_hls.cpp:57]   --->   Operation 964 'load' 'A_10_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 965 [1/2] (3.25ns)   --->   "%A_10_load_7 = load i10 %A_10_addr_7" [../matmul_hls.cpp:57]   --->   Operation 965 'load' 'A_10_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 966 [1/2] (3.25ns)   --->   "%A_11_load_2 = load i10 %A_11_addr_2" [../matmul_hls.cpp:57]   --->   Operation 966 'load' 'A_11_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 967 [1/2] (3.25ns)   --->   "%A_11_load_7 = load i10 %A_11_addr_7" [../matmul_hls.cpp:57]   --->   Operation 967 'load' 'A_11_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 968 [1/2] (3.25ns)   --->   "%A_12_load_6 = load i10 %A_12_addr_6" [../matmul_hls.cpp:57]   --->   Operation 968 'load' 'A_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 969 [1/2] (3.25ns)   --->   "%A_12_load_7 = load i10 %A_12_addr_7" [../matmul_hls.cpp:57]   --->   Operation 969 'load' 'A_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 970 [1/2] (3.25ns)   --->   "%A_13_load_2 = load i10 %A_13_addr_2" [../matmul_hls.cpp:57]   --->   Operation 970 'load' 'A_13_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 971 [1/2] (3.25ns)   --->   "%A_13_load_7 = load i10 %A_13_addr_7" [../matmul_hls.cpp:57]   --->   Operation 971 'load' 'A_13_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 972 [1/2] (3.25ns)   --->   "%A_14_load_1 = load i10 %A_14_addr_1" [../matmul_hls.cpp:57]   --->   Operation 972 'load' 'A_14_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 973 [1/2] (3.25ns)   --->   "%A_14_load_2 = load i10 %A_14_addr_2" [../matmul_hls.cpp:57]   --->   Operation 973 'load' 'A_14_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 974 [1/2] (3.25ns)   --->   "%A_15_load_5 = load i10 %A_15_addr_5" [../matmul_hls.cpp:57]   --->   Operation 974 'load' 'A_15_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 975 [1/2] (3.25ns)   --->   "%A_15_load_6 = load i10 %A_15_addr_6" [../matmul_hls.cpp:57]   --->   Operation 975 'load' 'A_15_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 976 [1/2] (3.25ns)   --->   "%B_load_6 = load i10 %B_addr_6" [../matmul_hls.cpp:57]   --->   Operation 976 'load' 'B_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 977 [1/2] (3.25ns)   --->   "%B_load_7 = load i10 %B_addr_7" [../matmul_hls.cpp:57]   --->   Operation 977 'load' 'B_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 978 [1/2] (3.25ns)   --->   "%B_1_load_4 = load i10 %B_1_addr_4" [../matmul_hls.cpp:57]   --->   Operation 978 'load' 'B_1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 979 [1/2] (3.25ns)   --->   "%B_1_load_7 = load i10 %B_1_addr_7" [../matmul_hls.cpp:57]   --->   Operation 979 'load' 'B_1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 980 [1/2] (3.25ns)   --->   "%B_2_load_6 = load i10 %B_2_addr_6" [../matmul_hls.cpp:57]   --->   Operation 980 'load' 'B_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 981 [1/2] (3.25ns)   --->   "%B_2_load_7 = load i10 %B_2_addr_7" [../matmul_hls.cpp:57]   --->   Operation 981 'load' 'B_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 982 [1/2] (3.25ns)   --->   "%B_3_load_4 = load i10 %B_3_addr_4" [../matmul_hls.cpp:57]   --->   Operation 982 'load' 'B_3_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 983 [1/2] (3.25ns)   --->   "%B_3_load_7 = load i10 %B_3_addr_7" [../matmul_hls.cpp:57]   --->   Operation 983 'load' 'B_3_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 984 [1/2] (3.25ns)   --->   "%B_4_load_4 = load i10 %B_4_addr_4" [../matmul_hls.cpp:57]   --->   Operation 984 'load' 'B_4_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 985 [1/2] (3.25ns)   --->   "%B_4_load_7 = load i10 %B_4_addr_7" [../matmul_hls.cpp:57]   --->   Operation 985 'load' 'B_4_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 986 [1/2] (3.25ns)   --->   "%B_5_load_2 = load i10 %B_5_addr_2" [../matmul_hls.cpp:57]   --->   Operation 986 'load' 'B_5_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 987 [1/2] (3.25ns)   --->   "%B_5_load_4 = load i10 %B_5_addr_4" [../matmul_hls.cpp:57]   --->   Operation 987 'load' 'B_5_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 988 [1/2] (3.25ns)   --->   "%B_6_load_6 = load i10 %B_6_addr_6" [../matmul_hls.cpp:57]   --->   Operation 988 'load' 'B_6_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 989 [1/2] (3.25ns)   --->   "%B_6_load_7 = load i10 %B_6_addr_7" [../matmul_hls.cpp:57]   --->   Operation 989 'load' 'B_6_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 990 [1/2] (3.25ns)   --->   "%B_7_load_4 = load i10 %B_7_addr_4" [../matmul_hls.cpp:57]   --->   Operation 990 'load' 'B_7_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 991 [1/2] (3.25ns)   --->   "%B_7_load_7 = load i10 %B_7_addr_7" [../matmul_hls.cpp:57]   --->   Operation 991 'load' 'B_7_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 992 [1/2] (3.25ns)   --->   "%B_8_load_2 = load i10 %B_8_addr_2" [../matmul_hls.cpp:57]   --->   Operation 992 'load' 'B_8_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 993 [1/2] (3.25ns)   --->   "%B_8_load_7 = load i10 %B_8_addr_7" [../matmul_hls.cpp:57]   --->   Operation 993 'load' 'B_8_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 994 [1/2] (3.25ns)   --->   "%B_9_load_1 = load i10 %B_9_addr_1" [../matmul_hls.cpp:57]   --->   Operation 994 'load' 'B_9_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 995 [1/2] (3.25ns)   --->   "%B_9_load_2 = load i10 %B_9_addr_2" [../matmul_hls.cpp:57]   --->   Operation 995 'load' 'B_9_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 996 [1/2] (3.25ns)   --->   "%B_10_load_6 = load i10 %B_10_addr_6" [../matmul_hls.cpp:57]   --->   Operation 996 'load' 'B_10_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 997 [1/2] (3.25ns)   --->   "%B_10_load_7 = load i10 %B_10_addr_7" [../matmul_hls.cpp:57]   --->   Operation 997 'load' 'B_10_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 998 [1/2] (3.25ns)   --->   "%B_11_load_2 = load i10 %B_11_addr_2" [../matmul_hls.cpp:57]   --->   Operation 998 'load' 'B_11_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 999 [1/2] (3.25ns)   --->   "%B_11_load_7 = load i10 %B_11_addr_7" [../matmul_hls.cpp:57]   --->   Operation 999 'load' 'B_11_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 1000 [1/2] (3.25ns)   --->   "%B_12_load_6 = load i10 %B_12_addr_6" [../matmul_hls.cpp:57]   --->   Operation 1000 'load' 'B_12_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 1001 [1/2] (3.25ns)   --->   "%B_12_load_7 = load i10 %B_12_addr_7" [../matmul_hls.cpp:57]   --->   Operation 1001 'load' 'B_12_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 1002 [1/2] (3.25ns)   --->   "%B_13_load_2 = load i10 %B_13_addr_2" [../matmul_hls.cpp:57]   --->   Operation 1002 'load' 'B_13_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 1003 [1/2] (3.25ns)   --->   "%B_13_load_7 = load i10 %B_13_addr_7" [../matmul_hls.cpp:57]   --->   Operation 1003 'load' 'B_13_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 1004 [1/2] (3.25ns)   --->   "%B_14_load_1 = load i10 %B_14_addr_1" [../matmul_hls.cpp:57]   --->   Operation 1004 'load' 'B_14_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 1005 [1/2] (3.25ns)   --->   "%B_14_load_2 = load i10 %B_14_addr_2" [../matmul_hls.cpp:57]   --->   Operation 1005 'load' 'B_14_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 1006 [1/2] (3.25ns)   --->   "%B_15_load_5 = load i10 %B_15_addr_5" [../matmul_hls.cpp:57]   --->   Operation 1006 'load' 'B_15_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 1007 [1/2] (3.25ns)   --->   "%B_15_load_6 = load i10 %B_15_addr_6" [../matmul_hls.cpp:57]   --->   Operation 1007 'load' 'B_15_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 1008 [2/2] (6.91ns)   --->   "%mul_ln57_1 = mul i32 %B_5_load_1, i32 %A_5_load_1" [../matmul_hls.cpp:57]   --->   Operation 1008 'mul' 'mul_ln57_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1009 [1/2] (6.91ns)   --->   "%mul_ln57_7 = mul i32 %B_1_load_6, i32 %A_1_load_6" [../matmul_hls.cpp:57]   --->   Operation 1009 'mul' 'mul_ln57_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1010 [2/2] (6.91ns)   --->   "%mul_ln57_9 = mul i32 %B_15_load_4, i32 %A_15_load_4" [../matmul_hls.cpp:57]   --->   Operation 1010 'mul' 'mul_ln57_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1011 [1/2] (6.91ns)   --->   "%mul_ln57_10 = mul i32 %B_5_load_5, i32 %A_5_load_5" [../matmul_hls.cpp:57]   --->   Operation 1011 'mul' 'mul_ln57_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1012 [2/2] (6.91ns)   --->   "%mul_ln57_11 = mul i32 %B_14_load, i32 %A_14_load" [../matmul_hls.cpp:57]   --->   Operation 1012 'mul' 'mul_ln57_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1013 [1/2] (6.91ns)   --->   "%mul_ln57_13 = mul i32 %B_6_load_3, i32 %A_6_load_3" [../matmul_hls.cpp:57]   --->   Operation 1013 'mul' 'mul_ln57_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1014 [2/2] (6.91ns)   --->   "%mul_ln57_14 = mul i32 %B_15_load_3, i32 %A_15_load_3" [../matmul_hls.cpp:57]   --->   Operation 1014 'mul' 'mul_ln57_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1015 [1/2] (6.91ns)   --->   "%mul_ln57_16 = mul i32 %B_7_load, i32 %A_7_load" [../matmul_hls.cpp:57]   --->   Operation 1015 'mul' 'mul_ln57_16' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1016 [1/2] (6.91ns)   --->   "%mul_ln57_19 = mul i32 %B_8_load_6, i32 %A_8_load_6" [../matmul_hls.cpp:57]   --->   Operation 1016 'mul' 'mul_ln57_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1017 [1/2] (6.91ns)   --->   "%mul_ln57_20 = mul i32 %B_15_load_2, i32 %A_15_load_2" [../matmul_hls.cpp:57]   --->   Operation 1017 'mul' 'mul_ln57_20' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1018 [1/2] (6.91ns)   --->   "%mul_ln57_22 = mul i32 %B_12_load_2, i32 %A_12_load_2" [../matmul_hls.cpp:57]   --->   Operation 1018 'mul' 'mul_ln57_22' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1019 [1/2] (6.91ns)   --->   "%mul_ln57_23 = mul i32 %B_2_load_2, i32 %A_2_load_2" [../matmul_hls.cpp:57]   --->   Operation 1019 'mul' 'mul_ln57_23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1020 [1/2] (6.91ns)   --->   "%mul_ln57_27 = mul i32 %B_15_load_1, i32 %A_15_load_1" [../matmul_hls.cpp:57]   --->   Operation 1020 'mul' 'mul_ln57_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1021 [2/2] (6.91ns)   --->   "%mul_ln57_28 = mul i32 %B_2_load_5, i32 %A_2_load_5" [../matmul_hls.cpp:57]   --->   Operation 1021 'mul' 'mul_ln57_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1022 [2/2] (6.91ns)   --->   "%mul_ln57_30 = mul i32 %B_load_4, i32 %A_load_4" [../matmul_hls.cpp:57]   --->   Operation 1022 'mul' 'mul_ln57_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1023 [2/2] (6.91ns)   --->   "%mul_ln57_36 = mul i32 %B_5_load_7, i32 %A_5_load_7" [../matmul_hls.cpp:57]   --->   Operation 1023 'mul' 'mul_ln57_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1024 [2/2] (6.91ns)   --->   "%mul_ln57_37 = mul i32 %B_1_load_2, i32 %A_1_load_2" [../matmul_hls.cpp:57]   --->   Operation 1024 'mul' 'mul_ln57_37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1025 [2/2] (6.91ns)   --->   "%mul_ln57_40 = mul i32 %B_12_load_5, i32 %A_12_load_5" [../matmul_hls.cpp:57]   --->   Operation 1025 'mul' 'mul_ln57_40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1026 [1/2] (6.91ns)   --->   "%mul_ln57_41 = mul i32 %B_9_load_6, i32 %A_9_load_6" [../matmul_hls.cpp:57]   --->   Operation 1026 'mul' 'mul_ln57_41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1027 [1/2] (6.91ns)   --->   "%mul_ln57_43 = mul i32 %B_6_load_2, i32 %A_6_load_2" [../matmul_hls.cpp:57]   --->   Operation 1027 'mul' 'mul_ln57_43' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1028 [2/2] (6.91ns)   --->   "%mul_ln57_44 = mul i32 %B_14_load_7, i32 %A_14_load_7" [../matmul_hls.cpp:57]   --->   Operation 1028 'mul' 'mul_ln57_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1029 [2/2] (6.91ns)   --->   "%mul_ln57_45 = mul i32 %B_13_load_1, i32 %A_13_load_1" [../matmul_hls.cpp:57]   --->   Operation 1029 'mul' 'mul_ln57_45' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1030 [2/2] (6.91ns)   --->   "%mul_ln57_46 = mul i32 %B_10_load_5, i32 %A_10_load_5" [../matmul_hls.cpp:57]   --->   Operation 1030 'mul' 'mul_ln57_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1031 [1/2] (6.91ns)   --->   "%mul_ln57_47 = mul i32 %B_load_3, i32 %A_load_3" [../matmul_hls.cpp:57]   --->   Operation 1031 'mul' 'mul_ln57_47' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1032 [1/2] (6.91ns)   --->   "%mul_ln57_48 = mul i32 %B_2_load_3, i32 %A_2_load_3" [../matmul_hls.cpp:57]   --->   Operation 1032 'mul' 'mul_ln57_48' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1033 [2/2] (6.91ns)   --->   "%mul_ln57_50 = mul i32 %B_3_load_2, i32 %A_3_load_2" [../matmul_hls.cpp:57]   --->   Operation 1033 'mul' 'mul_ln57_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1034 [1/2] (6.91ns)   --->   "%mul_ln57_51 = mul i32 %B_13_load_6, i32 %A_13_load_6" [../matmul_hls.cpp:57]   --->   Operation 1034 'mul' 'mul_ln57_51' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1035 [1/2] (6.91ns)   --->   "%mul_ln57_52 = mul i32 %B_10_load_3, i32 %A_10_load_3" [../matmul_hls.cpp:57]   --->   Operation 1035 'mul' 'mul_ln57_52' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1036 [1/2] (6.91ns)   --->   "%mul_ln57_54 = mul i32 %B_14_load_6, i32 %A_14_load_6" [../matmul_hls.cpp:57]   --->   Operation 1036 'mul' 'mul_ln57_54' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1037 [2/2] (6.91ns)   --->   "%mul_ln57_56 = mul i32 %B_load_5, i32 %A_load_5" [../matmul_hls.cpp:57]   --->   Operation 1037 'mul' 'mul_ln57_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1038 [2/2] (6.91ns)   --->   "%mul_ln57_60 = mul i32 %B_11_load_1, i32 %A_11_load_1" [../matmul_hls.cpp:57]   --->   Operation 1038 'mul' 'mul_ln57_60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1039 [1/2] (6.91ns)   --->   "%mul_ln57_62 = mul i32 %B_load_2, i32 %A_load_2" [../matmul_hls.cpp:57]   --->   Operation 1039 'mul' 'mul_ln57_62' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1040 [1/2] (6.91ns)   --->   "%mul_ln57_63 = mul i32 %B_11_load_6, i32 %A_11_load_6" [../matmul_hls.cpp:57]   --->   Operation 1040 'mul' 'mul_ln57_63' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1041 [1/2] (6.91ns)   --->   "%mul_ln57_64 = mul i32 %B_4_load_5, i32 %A_4_load_5" [../matmul_hls.cpp:57]   --->   Operation 1041 'mul' 'mul_ln57_64' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1042 [1/2] (6.91ns)   --->   "%mul_ln57_65 = mul i32 %B_14_load_5, i32 %A_14_load_5" [../matmul_hls.cpp:57]   --->   Operation 1042 'mul' 'mul_ln57_65' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1043 [1/2] (6.91ns)   --->   "%mul_ln57_66 = mul i32 %B_1_load, i32 %A_1_load" [../matmul_hls.cpp:57]   --->   Operation 1043 'mul' 'mul_ln57_66' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1044 [2/2] (6.91ns)   --->   "%mul_ln57_70 = mul i32 %B_9_load, i32 %A_9_load" [../matmul_hls.cpp:57]   --->   Operation 1044 'mul' 'mul_ln57_70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1045 [2/2] (6.91ns)   --->   "%mul_ln57_71 = mul i32 %B_8_load, i32 %A_8_load" [../matmul_hls.cpp:57]   --->   Operation 1045 'mul' 'mul_ln57_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1046 [1/2] (6.91ns)   --->   "%mul_ln57_72 = mul i32 %B_13_load_5, i32 %A_13_load_5" [../matmul_hls.cpp:57]   --->   Operation 1046 'mul' 'mul_ln57_72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1047 [2/2] (6.91ns)   --->   "%mul_ln57_73 = mul i32 %B_13_load, i32 %A_13_load" [../matmul_hls.cpp:57]   --->   Operation 1047 'mul' 'mul_ln57_73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1048 [2/2] (6.91ns)   --->   "%mul_ln57_75 = mul i32 %B_12_load_4, i32 %A_12_load_4" [../matmul_hls.cpp:57]   --->   Operation 1048 'mul' 'mul_ln57_75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1049 [2/2] (6.91ns)   --->   "%mul_ln57_76 = mul i32 %B_8_load_1, i32 %A_8_load_1" [../matmul_hls.cpp:57]   --->   Operation 1049 'mul' 'mul_ln57_76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1050 [2/2] (6.91ns)   --->   "%mul_ln57_78 = mul i32 %B_3_load_1, i32 %A_3_load_1" [../matmul_hls.cpp:57]   --->   Operation 1050 'mul' 'mul_ln57_78' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1051 [1/2] (6.91ns)   --->   "%mul_ln57_79 = mul i32 %B_7_load_6, i32 %A_7_load_6" [../matmul_hls.cpp:57]   --->   Operation 1051 'mul' 'mul_ln57_79' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1052 [2/2] (6.91ns)   --->   "%mul_ln57_80 = mul i32 %B_6_load_5, i32 %A_6_load_5" [../matmul_hls.cpp:57]   --->   Operation 1052 'mul' 'mul_ln57_80' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1053 [1/2] (6.91ns)   --->   "%mul_ln57_87 = mul i32 %B_5_load_6, i32 %A_5_load_6" [../matmul_hls.cpp:57]   --->   Operation 1053 'mul' 'mul_ln57_87' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1054 [2/2] (6.91ns)   --->   "%mul_ln57_88 = mul i32 %B_9_load_7, i32 %A_9_load_7" [../matmul_hls.cpp:57]   --->   Operation 1054 'mul' 'mul_ln57_88' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1055 [2/2] (6.91ns)   --->   "%mul_ln57_93 = mul i32 %B_2_load_4, i32 %A_2_load_4" [../matmul_hls.cpp:57]   --->   Operation 1055 'mul' 'mul_ln57_93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1056 [2/2] (6.91ns)   --->   "%mul_ln57_102 = mul i32 %B_4_load_1, i32 %A_4_load_1" [../matmul_hls.cpp:57]   --->   Operation 1056 'mul' 'mul_ln57_102' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1057 [1/2] (6.91ns)   --->   "%mul_ln57_106 = mul i32 %B_4_load_6, i32 %A_4_load_6" [../matmul_hls.cpp:57]   --->   Operation 1057 'mul' 'mul_ln57_106' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1058 [1/2] (6.91ns)   --->   "%mul_ln57_108 = mul i32 %B_11_load_5, i32 %A_11_load_5" [../matmul_hls.cpp:57]   --->   Operation 1058 'mul' 'mul_ln57_108' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1059 [1/2] (6.91ns)   --->   "%mul_ln57_109 = mul i32 %B_12_load_3, i32 %A_12_load_3" [../matmul_hls.cpp:57]   --->   Operation 1059 'mul' 'mul_ln57_109' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1060 [2/2] (6.91ns)   --->   "%mul_ln57_110 = mul i32 %B_10_load_4, i32 %A_10_load_4" [../matmul_hls.cpp:57]   --->   Operation 1060 'mul' 'mul_ln57_110' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1061 [2/2] (6.91ns)   --->   "%mul_ln57_111 = mul i32 %B_6_load_4, i32 %A_6_load_4" [../matmul_hls.cpp:57]   --->   Operation 1061 'mul' 'mul_ln57_111' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1062 [1/2] (6.91ns)   --->   "%mul_ln57_112 = mul i32 %B_3_load_6, i32 %A_3_load_6" [../matmul_hls.cpp:57]   --->   Operation 1062 'mul' 'mul_ln57_112' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1063 [2/2] (6.91ns)   --->   "%mul_ln57_113 = mul i32 %B_7_load_2, i32 %A_7_load_2" [../matmul_hls.cpp:57]   --->   Operation 1063 'mul' 'mul_ln57_113' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1064 [2/2] (6.91ns)   --->   "%mul_ln57_115 = mul i32 %B_11_load, i32 %A_11_load" [../matmul_hls.cpp:57]   --->   Operation 1064 'mul' 'mul_ln57_115' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1065 [2/2] (6.91ns)   --->   "%mul_ln57_117 = mul i32 %B_4_load_2, i32 %A_4_load_2" [../matmul_hls.cpp:57]   --->   Operation 1065 'mul' 'mul_ln57_117' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1066 [2/2] (6.91ns)   --->   "%mul_ln57_118 = mul i32 %B_1_load_1, i32 %A_1_load_1" [../matmul_hls.cpp:57]   --->   Operation 1066 'mul' 'mul_ln57_118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1067 [1/2] (6.91ns)   --->   "%mul_ln57_120 = mul i32 %B_10_load_2, i32 %A_10_load_2" [../matmul_hls.cpp:57]   --->   Operation 1067 'mul' 'mul_ln57_120' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1068 [1/2] (6.91ns)   --->   "%mul_ln57_122 = mul i32 %B_8_load_5, i32 %A_8_load_5" [../matmul_hls.cpp:57]   --->   Operation 1068 'mul' 'mul_ln57_122' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1069 [1/2] (6.91ns)   --->   "%mul_ln57_123 = mul i32 %B_9_load_5, i32 %A_9_load_5" [../matmul_hls.cpp:57]   --->   Operation 1069 'mul' 'mul_ln57_123' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1070 [2/2] (6.91ns)   --->   "%mul_ln57_126 = mul i32 %B_7_load_1, i32 %A_7_load_1" [../matmul_hls.cpp:57]   --->   Operation 1070 'mul' 'mul_ln57_126' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1071 [1/2] (6.91ns)   --->   "%mul_ln57_127 = mul i32 %B_3_load, i32 %A_3_load" [../matmul_hls.cpp:57]   --->   Operation 1071 'mul' 'mul_ln57_127' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1072 [1/1] (2.55ns)   --->   "%add_ln57_74 = add i32 %mul_ln57_25, i32 %mul_ln57_95" [../matmul_hls.cpp:57]   --->   Operation 1072 'add' 'add_ln57_74' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1073 [1/1] (2.55ns)   --->   "%add_ln57_89 = add i32 %mul_ln57_121, i32 %mul_ln57_96" [../matmul_hls.cpp:57]   --->   Operation 1073 'add' 'add_ln57_89' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1074 [1/1] (2.55ns)   --->   "%add_ln57_120 = add i32 %mul_ln57_85, i32 %mul_ln57" [../matmul_hls.cpp:57]   --->   Operation 1074 'add' 'add_ln57_120' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 1075 [1/2] (6.91ns)   --->   "%mul_ln57_1 = mul i32 %B_5_load_1, i32 %A_5_load_1" [../matmul_hls.cpp:57]   --->   Operation 1075 'mul' 'mul_ln57_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1076 [2/2] (6.91ns)   --->   "%mul_ln57_2 = mul i32 %B_15_load_6, i32 %A_15_load_6" [../matmul_hls.cpp:57]   --->   Operation 1076 'mul' 'mul_ln57_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1077 [2/2] (6.91ns)   --->   "%mul_ln57_3 = mul i32 %B_11_load_2, i32 %A_11_load_2" [../matmul_hls.cpp:57]   --->   Operation 1077 'mul' 'mul_ln57_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1078 [2/2] (6.91ns)   --->   "%mul_ln57_4 = mul i32 %B_12_load_6, i32 %A_12_load_6" [../matmul_hls.cpp:57]   --->   Operation 1078 'mul' 'mul_ln57_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1079 [2/2] (6.91ns)   --->   "%mul_ln57_5 = mul i32 %B_15_load_5, i32 %A_15_load_5" [../matmul_hls.cpp:57]   --->   Operation 1079 'mul' 'mul_ln57_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1080 [2/2] (6.91ns)   --->   "%mul_ln57_6 = mul i32 %B_9_load_2, i32 %A_9_load_2" [../matmul_hls.cpp:57]   --->   Operation 1080 'mul' 'mul_ln57_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1081 [1/2] (6.91ns)   --->   "%mul_ln57_9 = mul i32 %B_15_load_4, i32 %A_15_load_4" [../matmul_hls.cpp:57]   --->   Operation 1081 'mul' 'mul_ln57_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1082 [1/2] (6.91ns)   --->   "%mul_ln57_11 = mul i32 %B_14_load, i32 %A_14_load" [../matmul_hls.cpp:57]   --->   Operation 1082 'mul' 'mul_ln57_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1083 [1/2] (6.91ns)   --->   "%mul_ln57_14 = mul i32 %B_15_load_3, i32 %A_15_load_3" [../matmul_hls.cpp:57]   --->   Operation 1083 'mul' 'mul_ln57_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1084 [2/2] (6.91ns)   --->   "%mul_ln57_17 = mul i32 %B_13_load_2, i32 %A_13_load_2" [../matmul_hls.cpp:57]   --->   Operation 1084 'mul' 'mul_ln57_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1085 [2/2] (6.91ns)   --->   "%mul_ln57_18 = mul i32 %B_11_load_7, i32 %A_11_load_7" [../matmul_hls.cpp:57]   --->   Operation 1085 'mul' 'mul_ln57_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1086 [2/2] (6.91ns)   --->   "%mul_ln57_21 = mul i32 %B_3_load_4, i32 %A_3_load_4" [../matmul_hls.cpp:57]   --->   Operation 1086 'mul' 'mul_ln57_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1087 [2/2] (6.91ns)   --->   "%mul_ln57_24 = mul i32 %B_load_6, i32 %A_load_6" [../matmul_hls.cpp:57]   --->   Operation 1087 'mul' 'mul_ln57_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1088 [2/2] (6.91ns)   --->   "%mul_ln57_26 = mul i32 %B_4_load_7, i32 %A_4_load_7" [../matmul_hls.cpp:57]   --->   Operation 1088 'mul' 'mul_ln57_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1089 [1/2] (6.91ns)   --->   "%mul_ln57_28 = mul i32 %B_2_load_5, i32 %A_2_load_5" [../matmul_hls.cpp:57]   --->   Operation 1089 'mul' 'mul_ln57_28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1090 [1/2] (6.91ns)   --->   "%mul_ln57_30 = mul i32 %B_load_4, i32 %A_load_4" [../matmul_hls.cpp:57]   --->   Operation 1090 'mul' 'mul_ln57_30' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1091 [2/2] (6.91ns)   --->   "%mul_ln57_31 = mul i32 %B_13_load_7, i32 %A_13_load_7" [../matmul_hls.cpp:57]   --->   Operation 1091 'mul' 'mul_ln57_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1092 [2/2] (6.91ns)   --->   "%mul_ln57_33 = mul i32 %B_6_load_7, i32 %A_6_load_7" [../matmul_hls.cpp:57]   --->   Operation 1092 'mul' 'mul_ln57_33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1093 [2/2] (6.91ns)   --->   "%mul_ln57_34 = mul i32 %B_4_load_4, i32 %A_4_load_4" [../matmul_hls.cpp:57]   --->   Operation 1093 'mul' 'mul_ln57_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1094 [1/2] (6.91ns)   --->   "%mul_ln57_36 = mul i32 %B_5_load_7, i32 %A_5_load_7" [../matmul_hls.cpp:57]   --->   Operation 1094 'mul' 'mul_ln57_36' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1095 [1/2] (6.91ns)   --->   "%mul_ln57_37 = mul i32 %B_1_load_2, i32 %A_1_load_2" [../matmul_hls.cpp:57]   --->   Operation 1095 'mul' 'mul_ln57_37' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1096 [2/2] (6.91ns)   --->   "%mul_ln57_38 = mul i32 %B_2_load_7, i32 %A_2_load_7" [../matmul_hls.cpp:57]   --->   Operation 1096 'mul' 'mul_ln57_38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1097 [2/2] (6.91ns)   --->   "%mul_ln57_39 = mul i32 %B_8_load_7, i32 %A_8_load_7" [../matmul_hls.cpp:57]   --->   Operation 1097 'mul' 'mul_ln57_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1098 [1/2] (6.91ns)   --->   "%mul_ln57_40 = mul i32 %B_12_load_5, i32 %A_12_load_5" [../matmul_hls.cpp:57]   --->   Operation 1098 'mul' 'mul_ln57_40' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1099 [1/2] (6.91ns)   --->   "%mul_ln57_44 = mul i32 %B_14_load_7, i32 %A_14_load_7" [../matmul_hls.cpp:57]   --->   Operation 1099 'mul' 'mul_ln57_44' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1100 [1/2] (6.91ns)   --->   "%mul_ln57_45 = mul i32 %B_13_load_1, i32 %A_13_load_1" [../matmul_hls.cpp:57]   --->   Operation 1100 'mul' 'mul_ln57_45' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1101 [1/2] (6.91ns)   --->   "%mul_ln57_46 = mul i32 %B_10_load_5, i32 %A_10_load_5" [../matmul_hls.cpp:57]   --->   Operation 1101 'mul' 'mul_ln57_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1102 [2/2] (6.91ns)   --->   "%mul_ln57_49 = mul i32 %B_10_load_7, i32 %A_10_load_7" [../matmul_hls.cpp:57]   --->   Operation 1102 'mul' 'mul_ln57_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1103 [1/2] (6.91ns)   --->   "%mul_ln57_50 = mul i32 %B_3_load_2, i32 %A_3_load_2" [../matmul_hls.cpp:57]   --->   Operation 1103 'mul' 'mul_ln57_50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1104 [2/2] (6.91ns)   --->   "%mul_ln57_53 = mul i32 %B_1_load_4, i32 %A_1_load_4" [../matmul_hls.cpp:57]   --->   Operation 1104 'mul' 'mul_ln57_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1105 [2/2] (6.91ns)   --->   "%mul_ln57_55 = mul i32 %B_6_load_6, i32 %A_6_load_6" [../matmul_hls.cpp:57]   --->   Operation 1105 'mul' 'mul_ln57_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1106 [1/2] (6.91ns)   --->   "%mul_ln57_56 = mul i32 %B_load_5, i32 %A_load_5" [../matmul_hls.cpp:57]   --->   Operation 1106 'mul' 'mul_ln57_56' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1107 [2/2] (6.91ns)   --->   "%mul_ln57_57 = mul i32 %B_5_load_2, i32 %A_5_load_2" [../matmul_hls.cpp:57]   --->   Operation 1107 'mul' 'mul_ln57_57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1108 [2/2] (6.91ns)   --->   "%mul_ln57_59 = mul i32 %B_5_load_4, i32 %A_5_load_4" [../matmul_hls.cpp:57]   --->   Operation 1108 'mul' 'mul_ln57_59' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1109 [1/2] (6.91ns)   --->   "%mul_ln57_60 = mul i32 %B_11_load_1, i32 %A_11_load_1" [../matmul_hls.cpp:57]   --->   Operation 1109 'mul' 'mul_ln57_60' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1110 [1/2] (6.91ns)   --->   "%mul_ln57_70 = mul i32 %B_9_load, i32 %A_9_load" [../matmul_hls.cpp:57]   --->   Operation 1110 'mul' 'mul_ln57_70' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1111 [1/2] (6.91ns)   --->   "%mul_ln57_71 = mul i32 %B_8_load, i32 %A_8_load" [../matmul_hls.cpp:57]   --->   Operation 1111 'mul' 'mul_ln57_71' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1112 [1/2] (6.91ns)   --->   "%mul_ln57_73 = mul i32 %B_13_load, i32 %A_13_load" [../matmul_hls.cpp:57]   --->   Operation 1112 'mul' 'mul_ln57_73' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1113 [2/2] (6.91ns)   --->   "%mul_ln57_74 = mul i32 %B_7_load_7, i32 %A_7_load_7" [../matmul_hls.cpp:57]   --->   Operation 1113 'mul' 'mul_ln57_74' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1114 [1/2] (6.91ns)   --->   "%mul_ln57_75 = mul i32 %B_12_load_4, i32 %A_12_load_4" [../matmul_hls.cpp:57]   --->   Operation 1114 'mul' 'mul_ln57_75' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1115 [1/2] (6.91ns)   --->   "%mul_ln57_76 = mul i32 %B_8_load_1, i32 %A_8_load_1" [../matmul_hls.cpp:57]   --->   Operation 1115 'mul' 'mul_ln57_76' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1116 [1/2] (6.91ns)   --->   "%mul_ln57_78 = mul i32 %B_3_load_1, i32 %A_3_load_1" [../matmul_hls.cpp:57]   --->   Operation 1116 'mul' 'mul_ln57_78' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1117 [1/2] (6.91ns)   --->   "%mul_ln57_80 = mul i32 %B_6_load_5, i32 %A_6_load_5" [../matmul_hls.cpp:57]   --->   Operation 1117 'mul' 'mul_ln57_80' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1118 [2/2] (6.91ns)   --->   "%mul_ln57_81 = mul i32 %B_8_load_2, i32 %A_8_load_2" [../matmul_hls.cpp:57]   --->   Operation 1118 'mul' 'mul_ln57_81' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1119 [2/2] (6.91ns)   --->   "%mul_ln57_86 = mul i32 %B_load_7, i32 %A_load_7" [../matmul_hls.cpp:57]   --->   Operation 1119 'mul' 'mul_ln57_86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1120 [1/2] (6.91ns)   --->   "%mul_ln57_88 = mul i32 %B_9_load_7, i32 %A_9_load_7" [../matmul_hls.cpp:57]   --->   Operation 1120 'mul' 'mul_ln57_88' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1121 [2/2] (6.91ns)   --->   "%mul_ln57_89 = mul i32 %B_2_load_6, i32 %A_2_load_6" [../matmul_hls.cpp:57]   --->   Operation 1121 'mul' 'mul_ln57_89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1122 [2/2] (6.91ns)   --->   "%mul_ln57_92 = mul i32 %B_7_load_4, i32 %A_7_load_4" [../matmul_hls.cpp:57]   --->   Operation 1122 'mul' 'mul_ln57_92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1123 [1/2] (6.91ns)   --->   "%mul_ln57_93 = mul i32 %B_2_load_4, i32 %A_2_load_4" [../matmul_hls.cpp:57]   --->   Operation 1123 'mul' 'mul_ln57_93' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1124 [2/2] (6.91ns)   --->   "%mul_ln57_97 = mul i32 %B_9_load_1, i32 %A_9_load_1" [../matmul_hls.cpp:57]   --->   Operation 1124 'mul' 'mul_ln57_97' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1125 [2/2] (6.91ns)   --->   "%mul_ln57_98 = mul i32 %B_3_load_7, i32 %A_3_load_7" [../matmul_hls.cpp:57]   --->   Operation 1125 'mul' 'mul_ln57_98' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1126 [2/2] (6.91ns)   --->   "%mul_ln57_101 = mul i32 %B_12_load_7, i32 %A_12_load_7" [../matmul_hls.cpp:57]   --->   Operation 1126 'mul' 'mul_ln57_101' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1127 [1/2] (6.91ns)   --->   "%mul_ln57_102 = mul i32 %B_4_load_1, i32 %A_4_load_1" [../matmul_hls.cpp:57]   --->   Operation 1127 'mul' 'mul_ln57_102' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1128 [2/2] (6.91ns)   --->   "%mul_ln57_104 = mul i32 %B_14_load_2, i32 %A_14_load_2" [../matmul_hls.cpp:57]   --->   Operation 1128 'mul' 'mul_ln57_104' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1129 [2/2] (6.91ns)   --->   "%mul_ln57_105 = mul i32 %B_1_load_7, i32 %A_1_load_7" [../matmul_hls.cpp:57]   --->   Operation 1129 'mul' 'mul_ln57_105' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1130 [2/2] (6.91ns)   --->   "%mul_ln57_107 = mul i32 %B_10_load_6, i32 %A_10_load_6" [../matmul_hls.cpp:57]   --->   Operation 1130 'mul' 'mul_ln57_107' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1131 [1/2] (6.91ns)   --->   "%mul_ln57_110 = mul i32 %B_10_load_4, i32 %A_10_load_4" [../matmul_hls.cpp:57]   --->   Operation 1131 'mul' 'mul_ln57_110' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1132 [1/2] (6.91ns)   --->   "%mul_ln57_111 = mul i32 %B_6_load_4, i32 %A_6_load_4" [../matmul_hls.cpp:57]   --->   Operation 1132 'mul' 'mul_ln57_111' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1133 [1/2] (6.91ns)   --->   "%mul_ln57_113 = mul i32 %B_7_load_2, i32 %A_7_load_2" [../matmul_hls.cpp:57]   --->   Operation 1133 'mul' 'mul_ln57_113' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1134 [1/2] (6.91ns)   --->   "%mul_ln57_115 = mul i32 %B_11_load, i32 %A_11_load" [../matmul_hls.cpp:57]   --->   Operation 1134 'mul' 'mul_ln57_115' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1135 [1/2] (6.91ns)   --->   "%mul_ln57_117 = mul i32 %B_4_load_2, i32 %A_4_load_2" [../matmul_hls.cpp:57]   --->   Operation 1135 'mul' 'mul_ln57_117' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1136 [1/2] (6.91ns)   --->   "%mul_ln57_118 = mul i32 %B_1_load_1, i32 %A_1_load_1" [../matmul_hls.cpp:57]   --->   Operation 1136 'mul' 'mul_ln57_118' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1137 [2/2] (6.91ns)   --->   "%mul_ln57_119 = mul i32 %B_14_load_1, i32 %A_14_load_1" [../matmul_hls.cpp:57]   --->   Operation 1137 'mul' 'mul_ln57_119' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1138 [1/2] (6.91ns)   --->   "%mul_ln57_126 = mul i32 %B_7_load_1, i32 %A_7_load_1" [../matmul_hls.cpp:57]   --->   Operation 1138 'mul' 'mul_ln57_126' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1139 [1/1] (2.55ns)   --->   "%add_ln57_4 = add i32 %mul_ln57_20, i32 %mul_ln57_27" [../matmul_hls.cpp:57]   --->   Operation 1139 'add' 'add_ln57_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_10 = add i32 %mul_ln57_77, i32 %mul_ln57_90" [../matmul_hls.cpp:57]   --->   Operation 1140 'add' 'add_ln57_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1141 [1/1] (2.55ns)   --->   "%add_ln57_11 = add i32 %mul_ln57_54, i32 %mul_ln57_65" [../matmul_hls.cpp:57]   --->   Operation 1141 'add' 'add_ln57_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1142 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_12 = add i32 %add_ln57_11, i32 %add_ln57_10" [../matmul_hls.cpp:57]   --->   Operation 1142 'add' 'add_ln57_12' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1143 [1/1] (2.55ns)   --->   "%add_ln57_16 = add i32 %mul_ln57_22, i32 %mul_ln57_61" [../matmul_hls.cpp:57]   --->   Operation 1143 'add' 'add_ln57_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_25 = add i32 %mul_ln57_94, i32 %mul_ln57_116" [../matmul_hls.cpp:57]   --->   Operation 1144 'add' 'add_ln57_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1145 [1/1] (2.55ns)   --->   "%add_ln57_26 = add i32 %mul_ln57_51, i32 %mul_ln57_72" [../matmul_hls.cpp:57]   --->   Operation 1145 'add' 'add_ln57_26' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1146 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_27 = add i32 %add_ln57_26, i32 %add_ln57_25" [../matmul_hls.cpp:57]   --->   Operation 1146 'add' 'add_ln57_27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_34 = add i32 %mul_ln57_103, i32 %mul_ln57_91" [../matmul_hls.cpp:57]   --->   Operation 1147 'add' 'add_ln57_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1148 [1/1] (2.55ns)   --->   "%add_ln57_35 = add i32 %mul_ln57_19, i32 %mul_ln57_122" [../matmul_hls.cpp:57]   --->   Operation 1148 'add' 'add_ln57_35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1149 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_36 = add i32 %add_ln57_35, i32 %add_ln57_34" [../matmul_hls.cpp:57]   --->   Operation 1149 'add' 'add_ln57_36' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_41 = add i32 %mul_ln57_83, i32 %mul_ln57_42" [../matmul_hls.cpp:57]   --->   Operation 1150 'add' 'add_ln57_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1151 [1/1] (2.55ns)   --->   "%add_ln57_42 = add i32 %mul_ln57_41, i32 %mul_ln57_123" [../matmul_hls.cpp:57]   --->   Operation 1151 'add' 'add_ln57_42' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1152 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_43 = add i32 %add_ln57_42, i32 %add_ln57_41" [../matmul_hls.cpp:57]   --->   Operation 1152 'add' 'add_ln57_43' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1153 [1/1] (2.55ns)   --->   "%add_ln57_47 = add i32 %mul_ln57_120, i32 %mul_ln57_67" [../matmul_hls.cpp:57]   --->   Operation 1153 'add' 'add_ln57_47' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_56 = add i32 %mul_ln57_32, i32 %mul_ln57_82" [../matmul_hls.cpp:57]   --->   Operation 1154 'add' 'add_ln57_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1155 [1/1] (2.55ns)   --->   "%add_ln57_57 = add i32 %mul_ln57_63, i32 %mul_ln57_108" [../matmul_hls.cpp:57]   --->   Operation 1155 'add' 'add_ln57_57' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1156 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_58 = add i32 %add_ln57_57, i32 %add_ln57_56" [../matmul_hls.cpp:57]   --->   Operation 1156 'add' 'add_ln57_58' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_73 = add i32 %mul_ln57_69, i32 %mul_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 1157 'add' 'add_ln57_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1158 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_75 = add i32 %add_ln57_74, i32 %add_ln57_73" [../matmul_hls.cpp:57]   --->   Operation 1158 'add' 'add_ln57_75' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_88 = add i32 %mul_ln57_29, i32 %mul_ln57_112" [../matmul_hls.cpp:57]   --->   Operation 1159 'add' 'add_ln57_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1160 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_90 = add i32 %add_ln57_89, i32 %add_ln57_88" [../matmul_hls.cpp:57]   --->   Operation 1160 'add' 'add_ln57_90' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_97 = add i32 %mul_ln57_15, i32 %mul_ln57_106" [../matmul_hls.cpp:57]   --->   Operation 1161 'add' 'add_ln57_97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1162 [1/1] (2.55ns)   --->   "%add_ln57_98 = add i32 %mul_ln57_64, i32 %mul_ln57_68" [../matmul_hls.cpp:57]   --->   Operation 1162 'add' 'add_ln57_98' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1163 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_99 = add i32 %add_ln57_98, i32 %add_ln57_97" [../matmul_hls.cpp:57]   --->   Operation 1163 'add' 'add_ln57_99' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_104 = add i32 %mul_ln57_125, i32 %mul_ln57_87" [../matmul_hls.cpp:57]   --->   Operation 1164 'add' 'add_ln57_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1165 [1/1] (2.55ns)   --->   "%add_ln57_105 = add i32 %mul_ln57_10, i32 %mul_ln57_124" [../matmul_hls.cpp:57]   --->   Operation 1165 'add' 'add_ln57_105' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1166 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_106 = add i32 %add_ln57_105, i32 %add_ln57_104" [../matmul_hls.cpp:57]   --->   Operation 1166 'add' 'add_ln57_106' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_119 = add i32 %mul_ln57_99, i32 %mul_ln57_79" [../matmul_hls.cpp:57]   --->   Operation 1167 'add' 'add_ln57_119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 1168 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_121 = add i32 %add_ln57_120, i32 %add_ln57_119" [../matmul_hls.cpp:57]   --->   Operation 1168 'add' 'add_ln57_121' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.92>
ST_8 : Operation 1169 [1/2] (6.91ns)   --->   "%mul_ln57_2 = mul i32 %B_15_load_6, i32 %A_15_load_6" [../matmul_hls.cpp:57]   --->   Operation 1169 'mul' 'mul_ln57_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1170 [1/2] (6.91ns)   --->   "%mul_ln57_3 = mul i32 %B_11_load_2, i32 %A_11_load_2" [../matmul_hls.cpp:57]   --->   Operation 1170 'mul' 'mul_ln57_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1171 [1/2] (6.91ns)   --->   "%mul_ln57_4 = mul i32 %B_12_load_6, i32 %A_12_load_6" [../matmul_hls.cpp:57]   --->   Operation 1171 'mul' 'mul_ln57_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1172 [1/2] (6.91ns)   --->   "%mul_ln57_5 = mul i32 %B_15_load_5, i32 %A_15_load_5" [../matmul_hls.cpp:57]   --->   Operation 1172 'mul' 'mul_ln57_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1173 [1/2] (6.91ns)   --->   "%mul_ln57_6 = mul i32 %B_9_load_2, i32 %A_9_load_2" [../matmul_hls.cpp:57]   --->   Operation 1173 'mul' 'mul_ln57_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1174 [1/2] (6.91ns)   --->   "%mul_ln57_17 = mul i32 %B_13_load_2, i32 %A_13_load_2" [../matmul_hls.cpp:57]   --->   Operation 1174 'mul' 'mul_ln57_17' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1175 [1/2] (6.91ns)   --->   "%mul_ln57_18 = mul i32 %B_11_load_7, i32 %A_11_load_7" [../matmul_hls.cpp:57]   --->   Operation 1175 'mul' 'mul_ln57_18' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1176 [1/2] (6.91ns)   --->   "%mul_ln57_21 = mul i32 %B_3_load_4, i32 %A_3_load_4" [../matmul_hls.cpp:57]   --->   Operation 1176 'mul' 'mul_ln57_21' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1177 [1/2] (6.91ns)   --->   "%mul_ln57_24 = mul i32 %B_load_6, i32 %A_load_6" [../matmul_hls.cpp:57]   --->   Operation 1177 'mul' 'mul_ln57_24' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1178 [1/2] (6.91ns)   --->   "%mul_ln57_26 = mul i32 %B_4_load_7, i32 %A_4_load_7" [../matmul_hls.cpp:57]   --->   Operation 1178 'mul' 'mul_ln57_26' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1179 [1/2] (6.91ns)   --->   "%mul_ln57_31 = mul i32 %B_13_load_7, i32 %A_13_load_7" [../matmul_hls.cpp:57]   --->   Operation 1179 'mul' 'mul_ln57_31' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1180 [1/2] (6.91ns)   --->   "%mul_ln57_33 = mul i32 %B_6_load_7, i32 %A_6_load_7" [../matmul_hls.cpp:57]   --->   Operation 1180 'mul' 'mul_ln57_33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1181 [1/2] (6.91ns)   --->   "%mul_ln57_34 = mul i32 %B_4_load_4, i32 %A_4_load_4" [../matmul_hls.cpp:57]   --->   Operation 1181 'mul' 'mul_ln57_34' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1182 [1/2] (6.91ns)   --->   "%mul_ln57_38 = mul i32 %B_2_load_7, i32 %A_2_load_7" [../matmul_hls.cpp:57]   --->   Operation 1182 'mul' 'mul_ln57_38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1183 [1/2] (6.91ns)   --->   "%mul_ln57_39 = mul i32 %B_8_load_7, i32 %A_8_load_7" [../matmul_hls.cpp:57]   --->   Operation 1183 'mul' 'mul_ln57_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1184 [1/2] (6.91ns)   --->   "%mul_ln57_49 = mul i32 %B_10_load_7, i32 %A_10_load_7" [../matmul_hls.cpp:57]   --->   Operation 1184 'mul' 'mul_ln57_49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1185 [1/2] (6.91ns)   --->   "%mul_ln57_53 = mul i32 %B_1_load_4, i32 %A_1_load_4" [../matmul_hls.cpp:57]   --->   Operation 1185 'mul' 'mul_ln57_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1186 [1/2] (6.91ns)   --->   "%mul_ln57_55 = mul i32 %B_6_load_6, i32 %A_6_load_6" [../matmul_hls.cpp:57]   --->   Operation 1186 'mul' 'mul_ln57_55' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1187 [1/2] (6.91ns)   --->   "%mul_ln57_57 = mul i32 %B_5_load_2, i32 %A_5_load_2" [../matmul_hls.cpp:57]   --->   Operation 1187 'mul' 'mul_ln57_57' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1188 [1/2] (6.91ns)   --->   "%mul_ln57_59 = mul i32 %B_5_load_4, i32 %A_5_load_4" [../matmul_hls.cpp:57]   --->   Operation 1188 'mul' 'mul_ln57_59' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1189 [1/2] (6.91ns)   --->   "%mul_ln57_74 = mul i32 %B_7_load_7, i32 %A_7_load_7" [../matmul_hls.cpp:57]   --->   Operation 1189 'mul' 'mul_ln57_74' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1190 [1/2] (6.91ns)   --->   "%mul_ln57_81 = mul i32 %B_8_load_2, i32 %A_8_load_2" [../matmul_hls.cpp:57]   --->   Operation 1190 'mul' 'mul_ln57_81' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1191 [1/2] (6.91ns)   --->   "%mul_ln57_86 = mul i32 %B_load_7, i32 %A_load_7" [../matmul_hls.cpp:57]   --->   Operation 1191 'mul' 'mul_ln57_86' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1192 [1/2] (6.91ns)   --->   "%mul_ln57_89 = mul i32 %B_2_load_6, i32 %A_2_load_6" [../matmul_hls.cpp:57]   --->   Operation 1192 'mul' 'mul_ln57_89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1193 [1/2] (6.91ns)   --->   "%mul_ln57_92 = mul i32 %B_7_load_4, i32 %A_7_load_4" [../matmul_hls.cpp:57]   --->   Operation 1193 'mul' 'mul_ln57_92' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1194 [1/2] (6.91ns)   --->   "%mul_ln57_97 = mul i32 %B_9_load_1, i32 %A_9_load_1" [../matmul_hls.cpp:57]   --->   Operation 1194 'mul' 'mul_ln57_97' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1195 [1/2] (6.91ns)   --->   "%mul_ln57_98 = mul i32 %B_3_load_7, i32 %A_3_load_7" [../matmul_hls.cpp:57]   --->   Operation 1195 'mul' 'mul_ln57_98' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1196 [1/2] (6.91ns)   --->   "%mul_ln57_101 = mul i32 %B_12_load_7, i32 %A_12_load_7" [../matmul_hls.cpp:57]   --->   Operation 1196 'mul' 'mul_ln57_101' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1197 [1/2] (6.91ns)   --->   "%mul_ln57_104 = mul i32 %B_14_load_2, i32 %A_14_load_2" [../matmul_hls.cpp:57]   --->   Operation 1197 'mul' 'mul_ln57_104' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1198 [1/2] (6.91ns)   --->   "%mul_ln57_105 = mul i32 %B_1_load_7, i32 %A_1_load_7" [../matmul_hls.cpp:57]   --->   Operation 1198 'mul' 'mul_ln57_105' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1199 [1/2] (6.91ns)   --->   "%mul_ln57_107 = mul i32 %B_10_load_6, i32 %A_10_load_6" [../matmul_hls.cpp:57]   --->   Operation 1199 'mul' 'mul_ln57_107' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1200 [1/2] (6.91ns)   --->   "%mul_ln57_119 = mul i32 %B_14_load_1, i32 %A_14_load_1" [../matmul_hls.cpp:57]   --->   Operation 1200 'mul' 'mul_ln57_119' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1201 [1/1] (2.55ns)   --->   "%add_ln57_1 = add i32 %mul_ln57_9, i32 %mul_ln57_14" [../matmul_hls.cpp:57]   --->   Operation 1201 'add' 'add_ln57_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_3 = add i32 %mul_ln57_35, i32 %mul_ln57_44" [../matmul_hls.cpp:57]   --->   Operation 1202 'add' 'add_ln57_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1203 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_5 = add i32 %add_ln57_4, i32 %add_ln57_3" [../matmul_hls.cpp:57]   --->   Operation 1203 'add' 'add_ln57_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_46 = add i32 %mul_ln57_12, i32 %mul_ln57_88" [../matmul_hls.cpp:57]   --->   Operation 1204 'add' 'add_ln57_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1205 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_48 = add i32 %add_ln57_47, i32 %add_ln57_46" [../matmul_hls.cpp:57]   --->   Operation 1205 'add' 'add_ln57_48' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_63 = add i32 %mul_ln57_58, i32 %mul_ln57_62" [../matmul_hls.cpp:57]   --->   Operation 1206 'add' 'add_ln57_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1207 [1/1] (2.55ns)   --->   "%add_ln57_64 = add i32 %mul_ln57_8, i32 %mul_ln57_30" [../matmul_hls.cpp:57]   --->   Operation 1207 'add' 'add_ln57_64' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1208 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_65 = add i32 %add_ln57_64, i32 %add_ln57_63" [../matmul_hls.cpp:57]   --->   Operation 1208 'add' 'add_ln57_65' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1209 [1/1] (2.55ns)   --->   "%add_ln57_67 = add i32 %mul_ln57_56, i32 %mul_ln57_66" [../matmul_hls.cpp:57]   --->   Operation 1209 'add' 'add_ln57_67' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1210 [1/1] (2.55ns)   --->   "%add_ln57_79 = add i32 %mul_ln57_114, i32 %mul_ln57_93" [../matmul_hls.cpp:57]   --->   Operation 1210 'add' 'add_ln57_79' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1211 [1/1] (2.55ns)   --->   "%add_ln57_82 = add i32 %mul_ln57_28, i32 %mul_ln57_127" [../matmul_hls.cpp:57]   --->   Operation 1211 'add' 'add_ln57_82' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_109 = add i32 %mul_ln57_36, i32 %mul_ln57_43" [../matmul_hls.cpp:57]   --->   Operation 1212 'add' 'add_ln57_109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1213 [1/1] (2.55ns)   --->   "%add_ln57_110 = add i32 %mul_ln57_84, i32 %mul_ln57_111" [../matmul_hls.cpp:57]   --->   Operation 1213 'add' 'add_ln57_110' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1214 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_111 = add i32 %add_ln57_110, i32 %add_ln57_109" [../matmul_hls.cpp:57]   --->   Operation 1214 'add' 'add_ln57_111' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 1215 [1/1] (2.55ns)   --->   "%add_ln57_113 = add i32 %mul_ln57_80, i32 %mul_ln57_16" [../matmul_hls.cpp:57]   --->   Operation 1215 'add' 'add_ln57_113' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.92>
ST_9 : Operation 1216 [1/1] (2.55ns)   --->   "%add_ln57 = add i32 %mul_ln57_5, i32 %mul_ln57_2" [../matmul_hls.cpp:57]   --->   Operation 1216 'add' 'add_ln57' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_2 = add i32 %add_ln57_1, i32 %add_ln57" [../matmul_hls.cpp:57]   --->   Operation 1217 'add' 'add_ln57_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1218 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_6 = add i32 %add_ln57_5, i32 %add_ln57_2" [../matmul_hls.cpp:57]   --->   Operation 1218 'add' 'add_ln57_6' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1219 [1/1] (2.55ns)   --->   "%add_ln57_7 = add i32 %mul_ln57_11, i32 %mul_ln57_31" [../matmul_hls.cpp:57]   --->   Operation 1219 'add' 'add_ln57_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1220 [1/1] (2.55ns)   --->   "%add_ln57_8 = add i32 %mul_ln57_104, i32 %mul_ln57_119" [../matmul_hls.cpp:57]   --->   Operation 1220 'add' 'add_ln57_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_9 = add i32 %add_ln57_8, i32 %add_ln57_7" [../matmul_hls.cpp:57]   --->   Operation 1221 'add' 'add_ln57_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1222 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_13 = add i32 %add_ln57_12, i32 %add_ln57_9" [../matmul_hls.cpp:57]   --->   Operation 1222 'add' 'add_ln57_13' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_15 = add i32 %mul_ln57_100, i32 %mul_ln57_18" [../matmul_hls.cpp:57]   --->   Operation 1223 'add' 'add_ln57_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1224 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_17 = add i32 %add_ln57_16, i32 %add_ln57_15" [../matmul_hls.cpp:57]   --->   Operation 1224 'add' 'add_ln57_17' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_18 = add i32 %mul_ln57_75, i32 %mul_ln57_109" [../matmul_hls.cpp:57]   --->   Operation 1225 'add' 'add_ln57_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1226 [1/1] (2.55ns)   --->   "%add_ln57_19 = add i32 %mul_ln57_4, i32 %mul_ln57_40" [../matmul_hls.cpp:57]   --->   Operation 1226 'add' 'add_ln57_19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1227 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_20 = add i32 %add_ln57_19, i32 %add_ln57_18" [../matmul_hls.cpp:57]   --->   Operation 1227 'add' 'add_ln57_20' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1228 [1/1] (2.55ns)   --->   "%add_ln57_22 = add i32 %mul_ln57_73, i32 %mul_ln57_101" [../matmul_hls.cpp:57]   --->   Operation 1228 'add' 'add_ln57_22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1229 [1/1] (2.55ns)   --->   "%add_ln57_23 = add i32 %mul_ln57_17, i32 %mul_ln57_45" [../matmul_hls.cpp:57]   --->   Operation 1229 'add' 'add_ln57_23' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_24 = add i32 %add_ln57_23, i32 %add_ln57_22" [../matmul_hls.cpp:57]   --->   Operation 1230 'add' 'add_ln57_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1231 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_28 = add i32 %add_ln57_27, i32 %add_ln57_24" [../matmul_hls.cpp:57]   --->   Operation 1231 'add' 'add_ln57_28' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1232 [1/1] (2.55ns)   --->   "%add_ln57_31 = add i32 %mul_ln57_71, i32 %mul_ln57_74" [../matmul_hls.cpp:57]   --->   Operation 1232 'add' 'add_ln57_31' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1233 [1/1] (2.55ns)   --->   "%add_ln57_32 = add i32 %mul_ln57_81, i32 %mul_ln57_76" [../matmul_hls.cpp:57]   --->   Operation 1233 'add' 'add_ln57_32' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_33 = add i32 %add_ln57_32, i32 %add_ln57_31" [../matmul_hls.cpp:57]   --->   Operation 1234 'add' 'add_ln57_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1235 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_37 = add i32 %add_ln57_36, i32 %add_ln57_33" [../matmul_hls.cpp:57]   --->   Operation 1235 'add' 'add_ln57_37' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1236 [1/1] (2.55ns)   --->   "%add_ln57_38 = add i32 %mul_ln57_70, i32 %mul_ln57_39" [../matmul_hls.cpp:57]   --->   Operation 1236 'add' 'add_ln57_38' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1237 [1/1] (2.55ns)   --->   "%add_ln57_39 = add i32 %mul_ln57_6, i32 %mul_ln57_97" [../matmul_hls.cpp:57]   --->   Operation 1237 'add' 'add_ln57_39' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_40 = add i32 %add_ln57_39, i32 %add_ln57_38" [../matmul_hls.cpp:57]   --->   Operation 1238 'add' 'add_ln57_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1239 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_44 = add i32 %add_ln57_43, i32 %add_ln57_40" [../matmul_hls.cpp:57]   --->   Operation 1239 'add' 'add_ln57_44' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_49 = add i32 %mul_ln57_110, i32 %mul_ln57_52" [../matmul_hls.cpp:57]   --->   Operation 1240 'add' 'add_ln57_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1241 [1/1] (2.55ns)   --->   "%add_ln57_50 = add i32 %mul_ln57_107, i32 %mul_ln57_46" [../matmul_hls.cpp:57]   --->   Operation 1241 'add' 'add_ln57_50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1242 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_51 = add i32 %add_ln57_50, i32 %add_ln57_49" [../matmul_hls.cpp:57]   --->   Operation 1242 'add' 'add_ln57_51' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1243 [1/1] (2.55ns)   --->   "%add_ln57_53 = add i32 %mul_ln57_115, i32 %mul_ln57_49" [../matmul_hls.cpp:57]   --->   Operation 1243 'add' 'add_ln57_53' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1244 [1/1] (2.55ns)   --->   "%add_ln57_54 = add i32 %mul_ln57_3, i32 %mul_ln57_60" [../matmul_hls.cpp:57]   --->   Operation 1244 'add' 'add_ln57_54' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_55 = add i32 %add_ln57_54, i32 %add_ln57_53" [../matmul_hls.cpp:57]   --->   Operation 1245 'add' 'add_ln57_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1246 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_59 = add i32 %add_ln57_58, i32 %add_ln57_55" [../matmul_hls.cpp:57]   --->   Operation 1246 'add' 'add_ln57_59' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_66 = add i32 %mul_ln57_47, i32 %mul_ln57_24" [../matmul_hls.cpp:57]   --->   Operation 1247 'add' 'add_ln57_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1248 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_68 = add i32 %add_ln57_67, i32 %add_ln57_66" [../matmul_hls.cpp:57]   --->   Operation 1248 'add' 'add_ln57_68' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1249 [1/1] (2.55ns)   --->   "%add_ln57_70 = add i32 %mul_ln57_86, i32 %mul_ln57_37" [../matmul_hls.cpp:57]   --->   Operation 1249 'add' 'add_ln57_70' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1250 [1/1] (2.55ns)   --->   "%add_ln57_71 = add i32 %mul_ln57_118, i32 %mul_ln57_53" [../matmul_hls.cpp:57]   --->   Operation 1250 'add' 'add_ln57_71' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_72 = add i32 %add_ln57_71, i32 %add_ln57_70" [../matmul_hls.cpp:57]   --->   Operation 1251 'add' 'add_ln57_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1252 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_76 = add i32 %add_ln57_75, i32 %add_ln57_72" [../matmul_hls.cpp:57]   --->   Operation 1252 'add' 'add_ln57_76' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_78 = add i32 %mul_ln57_105, i32 %mul_ln57_23" [../matmul_hls.cpp:57]   --->   Operation 1253 'add' 'add_ln57_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1254 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_80 = add i32 %add_ln57_79, i32 %add_ln57_78" [../matmul_hls.cpp:57]   --->   Operation 1254 'add' 'add_ln57_80' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_81 = add i32 %mul_ln57_48, i32 %mul_ln57_89" [../matmul_hls.cpp:57]   --->   Operation 1255 'add' 'add_ln57_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1256 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_83 = add i32 %add_ln57_82, i32 %add_ln57_81" [../matmul_hls.cpp:57]   --->   Operation 1256 'add' 'add_ln57_83' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1257 [1/1] (2.55ns)   --->   "%add_ln57_85 = add i32 %mul_ln57_38, i32 %mul_ln57_50" [../matmul_hls.cpp:57]   --->   Operation 1257 'add' 'add_ln57_85' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1258 [1/1] (2.55ns)   --->   "%add_ln57_86 = add i32 %mul_ln57_78, i32 %mul_ln57_21" [../matmul_hls.cpp:57]   --->   Operation 1258 'add' 'add_ln57_86' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1259 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_87 = add i32 %add_ln57_86, i32 %add_ln57_85" [../matmul_hls.cpp:57]   --->   Operation 1259 'add' 'add_ln57_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1260 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_91 = add i32 %add_ln57_90, i32 %add_ln57_87" [../matmul_hls.cpp:57]   --->   Operation 1260 'add' 'add_ln57_91' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1261 [1/1] (2.55ns)   --->   "%add_ln57_94 = add i32 %mul_ln57_98, i32 %mul_ln57_117" [../matmul_hls.cpp:57]   --->   Operation 1261 'add' 'add_ln57_94' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1262 [1/1] (2.55ns)   --->   "%add_ln57_95 = add i32 %mul_ln57_102, i32 %mul_ln57_34" [../matmul_hls.cpp:57]   --->   Operation 1262 'add' 'add_ln57_95' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_96 = add i32 %add_ln57_95, i32 %add_ln57_94" [../matmul_hls.cpp:57]   --->   Operation 1263 'add' 'add_ln57_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1264 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_100 = add i32 %add_ln57_99, i32 %add_ln57_96" [../matmul_hls.cpp:57]   --->   Operation 1264 'add' 'add_ln57_100' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1265 [1/1] (2.55ns)   --->   "%add_ln57_101 = add i32 %mul_ln57_26, i32 %mul_ln57_57" [../matmul_hls.cpp:57]   --->   Operation 1265 'add' 'add_ln57_101' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1266 [1/1] (2.55ns)   --->   "%add_ln57_102 = add i32 %mul_ln57_1, i32 %mul_ln57_59" [../matmul_hls.cpp:57]   --->   Operation 1266 'add' 'add_ln57_102' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_103 = add i32 %add_ln57_102, i32 %add_ln57_101" [../matmul_hls.cpp:57]   --->   Operation 1267 'add' 'add_ln57_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1268 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_107 = add i32 %add_ln57_106, i32 %add_ln57_103" [../matmul_hls.cpp:57]   --->   Operation 1268 'add' 'add_ln57_107' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_112 = add i32 %mul_ln57_13, i32 %mul_ln57_55" [../matmul_hls.cpp:57]   --->   Operation 1269 'add' 'add_ln57_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1270 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_114 = add i32 %add_ln57_113, i32 %add_ln57_112" [../matmul_hls.cpp:57]   --->   Operation 1270 'add' 'add_ln57_114' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1271 [1/1] (2.55ns)   --->   "%add_ln57_116 = add i32 %mul_ln57_33, i32 %mul_ln57_113" [../matmul_hls.cpp:57]   --->   Operation 1271 'add' 'add_ln57_116' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1272 [1/1] (2.55ns)   --->   "%add_ln57_117 = add i32 %mul_ln57_126, i32 %mul_ln57_92" [../matmul_hls.cpp:57]   --->   Operation 1272 'add' 'add_ln57_117' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_118 = add i32 %add_ln57_117, i32 %add_ln57_116" [../matmul_hls.cpp:57]   --->   Operation 1273 'add' 'add_ln57_118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 1274 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_122 = add i32 %add_ln57_121, i32 %add_ln57_118" [../matmul_hls.cpp:57]   --->   Operation 1274 'add' 'add_ln57_122' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 1275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_21 = add i32 %add_ln57_20, i32 %add_ln57_17" [../matmul_hls.cpp:57]   --->   Operation 1275 'add' 'add_ln57_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1276 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_29 = add i32 %add_ln57_28, i32 %add_ln57_21" [../matmul_hls.cpp:57]   --->   Operation 1276 'add' 'add_ln57_29' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_52 = add i32 %add_ln57_51, i32 %add_ln57_48" [../matmul_hls.cpp:57]   --->   Operation 1277 'add' 'add_ln57_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1278 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_60 = add i32 %add_ln57_59, i32 %add_ln57_52" [../matmul_hls.cpp:57]   --->   Operation 1278 'add' 'add_ln57_60' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_69 = add i32 %add_ln57_68, i32 %add_ln57_65" [../matmul_hls.cpp:57]   --->   Operation 1279 'add' 'add_ln57_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1280 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_77 = add i32 %add_ln57_76, i32 %add_ln57_69" [../matmul_hls.cpp:57]   --->   Operation 1280 'add' 'add_ln57_77' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_84 = add i32 %add_ln57_83, i32 %add_ln57_80" [../matmul_hls.cpp:57]   --->   Operation 1281 'add' 'add_ln57_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1282 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_92 = add i32 %add_ln57_91, i32 %add_ln57_84" [../matmul_hls.cpp:57]   --->   Operation 1282 'add' 'add_ln57_92' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_115 = add i32 %add_ln57_114, i32 %add_ln57_111" [../matmul_hls.cpp:57]   --->   Operation 1283 'add' 'add_ln57_115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1284 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_123 = add i32 %add_ln57_122, i32 %add_ln57_115" [../matmul_hls.cpp:57]   --->   Operation 1284 'add' 'add_ln57_123' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 1332 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 1332 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 4.37>
ST_11 : Operation 1285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_14 = add i32 %add_ln57_13, i32 %add_ln57_6" [../matmul_hls.cpp:57]   --->   Operation 1285 'add' 'add_ln57_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1286 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_30 = add i32 %add_ln57_29, i32 %add_ln57_14" [../matmul_hls.cpp:57]   --->   Operation 1286 'add' 'add_ln57_30' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1287 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_45 = add i32 %add_ln57_44, i32 %add_ln57_37" [../matmul_hls.cpp:57]   --->   Operation 1287 'add' 'add_ln57_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1288 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_61 = add i32 %add_ln57_60, i32 %add_ln57_45" [../matmul_hls.cpp:57]   --->   Operation 1288 'add' 'add_ln57_61' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_108 = add i32 %add_ln57_107, i32 %add_ln57_100" [../matmul_hls.cpp:57]   --->   Operation 1289 'add' 'add_ln57_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1290 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_124 = add i32 %add_ln57_123, i32 %add_ln57_108" [../matmul_hls.cpp:57]   --->   Operation 1290 'add' 'add_ln57_124' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 4.37>
ST_12 : Operation 1291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_93 = add i32 %add_ln57_92, i32 %add_ln57_77" [../matmul_hls.cpp:57]   --->   Operation 1291 'add' 'add_ln57_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 1292 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln57_125 = add i32 %add_ln57_124, i32 %add_ln57_93" [../matmul_hls.cpp:57]   --->   Operation 1292 'add' 'add_ln57_125' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 1293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_62 = add i32 %add_ln57_61, i32 %add_ln57_30" [../matmul_hls.cpp:57]   --->   Operation 1293 'add' 'add_ln57_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1294 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum = add i32 %add_ln57_125, i32 %add_ln57_62" [../matmul_hls.cpp:57]   --->   Operation 1294 'add' 'sum' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 1295 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_51_5_VITIS_LOOP_52_6_str"   --->   Operation 1295 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1296 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 1296 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1297 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [../matmul_hls.cpp:53]   --->   Operation 1297 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1298 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %trunc_ln57, i3 %trunc_ln52" [../matmul_hls.cpp:59]   --->   Operation 1298 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i10 %tmp_3" [../matmul_hls.cpp:59]   --->   Operation 1299 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1300 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1300 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1301 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i32 %C_1, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1301 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1302 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i32 %C_2, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1302 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1303 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i32 %C_3, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1303 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1304 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i32 %C_4, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1304 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1305 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i32 %C_5, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1305 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1306 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i32 %C_6, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1306 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1307 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i32 %C_7, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1307 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1308 [1/1] (0.00ns)   --->   "%C_8_addr = getelementptr i32 %C_8, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1308 'getelementptr' 'C_8_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1309 [1/1] (0.00ns)   --->   "%C_9_addr = getelementptr i32 %C_9, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1309 'getelementptr' 'C_9_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1310 [1/1] (0.00ns)   --->   "%C_10_addr = getelementptr i32 %C_10, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1310 'getelementptr' 'C_10_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1311 [1/1] (0.00ns)   --->   "%C_11_addr = getelementptr i32 %C_11, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1311 'getelementptr' 'C_11_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1312 [1/1] (0.00ns)   --->   "%C_12_addr = getelementptr i32 %C_12, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1312 'getelementptr' 'C_12_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1313 [1/1] (0.00ns)   --->   "%C_13_addr = getelementptr i32 %C_13, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1313 'getelementptr' 'C_13_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1314 [1/1] (0.00ns)   --->   "%C_14_addr = getelementptr i32 %C_14, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1314 'getelementptr' 'C_14_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1315 [1/1] (0.00ns)   --->   "%C_15_addr = getelementptr i32 %C_15, i64 0, i64 %zext_ln59" [../matmul_hls.cpp:59]   --->   Operation 1315 'getelementptr' 'C_15_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1316 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_14_addr" [../matmul_hls.cpp:59]   --->   Operation 1316 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 14)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1317 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_13_addr" [../matmul_hls.cpp:59]   --->   Operation 1317 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 13)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1318 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_12_addr" [../matmul_hls.cpp:59]   --->   Operation 1318 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 12)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1319 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_11_addr" [../matmul_hls.cpp:59]   --->   Operation 1319 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 11)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1320 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_10_addr" [../matmul_hls.cpp:59]   --->   Operation 1320 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 10)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1321 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_9_addr" [../matmul_hls.cpp:59]   --->   Operation 1321 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 9)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1322 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_8_addr" [../matmul_hls.cpp:59]   --->   Operation 1322 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 8)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1323 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_7_addr" [../matmul_hls.cpp:59]   --->   Operation 1323 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 7)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1324 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_6_addr" [../matmul_hls.cpp:59]   --->   Operation 1324 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 6)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1325 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_5_addr" [../matmul_hls.cpp:59]   --->   Operation 1325 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 5)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1326 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_4_addr" [../matmul_hls.cpp:59]   --->   Operation 1326 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1327 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_3_addr" [../matmul_hls.cpp:59]   --->   Operation 1327 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1328 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_2_addr" [../matmul_hls.cpp:59]   --->   Operation 1328 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1329 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_1_addr" [../matmul_hls.cpp:59]   --->   Operation 1329 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1330 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_addr" [../matmul_hls.cpp:59]   --->   Operation 1330 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 1331 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %sum, i10 %C_15_addr" [../matmul_hls.cpp:59]   --->   Operation 1331 'store' 'store_ln59' <Predicate = (trunc_ln52_3 == 15)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.636ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln52', ../matmul_hls.cpp:52) of constant 0 on local variable 'j', ../matmul_hls.cpp:52 [102]  (1.588 ns)
	'load' operation 8 bit ('j_load', ../matmul_hls.cpp:52) on local variable 'j', ../matmul_hls.cpp:52 [110]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln52', ../matmul_hls.cpp:52) [115]  (1.915 ns)
	'select' operation 8 bit ('select_ln51', ../matmul_hls.cpp:51) [116]  (1.248 ns)
	blocking operation 1.88519 ns on control path)

 <State 2>: 6.417ns
The critical path consists of the following:
	'load' operation 8 bit ('i_load', ../matmul_hls.cpp:51) on local variable 'i', ../matmul_hls.cpp:51 [111]  (0.000 ns)
	'add' operation 8 bit ('add_ln51', ../matmul_hls.cpp:51) [112]  (1.915 ns)
	'select' operation 8 bit ('select_ln51_1', ../matmul_hls.cpp:51) [117]  (1.248 ns)
	'getelementptr' operation 10 bit ('A_addr', ../matmul_hls.cpp:57) [121]  (0.000 ns)
	'load' operation 32 bit ('A_load', ../matmul_hls.cpp:57) on array 'A' [263]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('A_load', ../matmul_hls.cpp:57) on array 'A' [263]  (3.254 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln57', ../matmul_hls.cpp:57) [689]  (6.912 ns)

 <State 5>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln57', ../matmul_hls.cpp:57) [689]  (6.912 ns)

 <State 6>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln57_1', ../matmul_hls.cpp:57) [690]  (6.912 ns)

 <State 7>: 6.923ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln57_11', ../matmul_hls.cpp:57) [828]  (2.552 ns)
	'add' operation 32 bit ('add_ln57_12', ../matmul_hls.cpp:57) [829]  (4.371 ns)

 <State 8>: 6.923ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln57_64', ../matmul_hls.cpp:57) [881]  (2.552 ns)
	'add' operation 32 bit ('add_ln57_65', ../matmul_hls.cpp:57) [882]  (4.371 ns)

 <State 9>: 6.923ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln57', ../matmul_hls.cpp:57) [817]  (2.552 ns)
	'add' operation 32 bit ('add_ln57_2', ../matmul_hls.cpp:57) [819]  (0.000 ns)
	'add' operation 32 bit ('add_ln57_6', ../matmul_hls.cpp:57) [823]  (4.371 ns)

 <State 10>: 4.371ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln57_21', ../matmul_hls.cpp:57) [838]  (0.000 ns)
	'add' operation 32 bit ('add_ln57_29', ../matmul_hls.cpp:57) [846]  (4.371 ns)

 <State 11>: 4.371ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln57_14', ../matmul_hls.cpp:57) [831]  (0.000 ns)
	'add' operation 32 bit ('add_ln57_30', ../matmul_hls.cpp:57) [847]  (4.371 ns)

 <State 12>: 4.371ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln57_93', ../matmul_hls.cpp:57) [910]  (0.000 ns)
	'add' operation 32 bit ('add_ln57_125', ../matmul_hls.cpp:57) [942]  (4.371 ns)

 <State 13>: 4.371ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln57_62', ../matmul_hls.cpp:57) [879]  (0.000 ns)
	'add' operation 32 bit ('sum', ../matmul_hls.cpp:57) [943]  (4.371 ns)

 <State 14>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('C_14_addr', ../matmul_hls.cpp:59) [558]  (0.000 ns)
	'store' operation 0 bit ('store_ln59', ../matmul_hls.cpp:59) of variable 'sum', ../matmul_hls.cpp:57 on array 'C_14' [946]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
