
;; Function generateMap (generateMap, funcdef_no=4, decl_uid=5634, cgraph_uid=5, symbol_order=4)

Doloop: Processing loop 4.
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 13, 14, 15, 16, 17, 18, 19, 20, 23
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 17 ( 0.65)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 19 ( 0.73)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 21 ( 0.81)


starting region dump


generateMap

Dataflow summary:
def_info->table_size = 13, use_info->table_size = 254
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={6d,2u} r2={6d,2u} r3={4d} r7={1d,25u} r12={6d} r13={4d,38u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,25u} r103={1d,24u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r118={1d,1u} r121={2d,9u} r124={3d,9u} r126={3d,3u} r127={2d,8u} r128={1d,2u} r129={1d,1u} r130={2d,6u,2e} r131={1d,2u} r132={2d,7u} r135={2d,6u} r136={2d,2u} r137={2d,1u} r139={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d} r165={2d,2u} r166={2d,2u} r167={1d,1u} r168={1d,1u} r171={1d,1u} r172={1d} r174={1d,4u} r176={1d,4u} r178={1d,5u,1e} r179={1d,5u} r180={1d} r181={1d,3u} r182={1d,1u} r183={1d,2u} r184={1d,2u} r185={1d,2u} 
;;    total ref usage 582{343d,236u,3e} in 201{198 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3
;;  reg->defs[] map:	100[0,3] 124[4,5] 126[6,7] 127[8,9] 171[10,10] 172[11,11] 180[12,12] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 127
;; live  in  	 124 126 127
;; live  gen 	 127
;; live  kill	
;; rd  in  	(7) 100[1],124[4,5],126[6,7],127[8,9]
;; rd  gen 	(1) 127[8]
;; rd  kill	(2) 127[8,9]
;;  UD chains for artificial uses at top

(code_label 202 321 183 13 10 (nil) [1 uses])
(note 183 202 184 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 184
(debug_insn 184 183 185 13 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 185
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(insn 185 184 287 13 (set (reg:SI 127 [ ivtmp.17 ])
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; live  out 	 124 126 127
;; rd  out 	(5) 124[4,5],126[6,7],127[8]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u161(7){ }u162(13){ }u163(102){ }u164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 127 180
;; live  in  	 124 126
;; live  gen 	 127 180
;; live  kill	
;; rd  in  	(5) 100[3],124[4,5],126[6,7]
;; rd  gen 	(2) 127[9],180[12]
;; rd  kill	(3) 127[8,9],180[12]
;;  UD chains for artificial uses at top

(code_label 287 185 286 14 17 (nil) [1 uses])
(note 286 287 6 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 6
(insn 6 286 324 14 (set (reg:SI 127 [ ivtmp.17 ])
        (const_int 2 [0x2])) "../System/map.c":17:10 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 1 uid 324
;;      reg 181 { }
(insn 324 6 234 14 (set (reg:SI 180)
        (reg:SI 181)) "../System/map.c":78:14 -1
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_UNUSED (reg:SI 180)
            (nil))))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; live  out 	 124 126 127
;; rd  out 	(5) 124[4,5],126[6,7],127[9]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u165(7){ }u166(13){ }u167(102){ }u168(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 171
;; live  in  	 124 126 127
;; live  gen 	 100 [cc] 171
;; live  kill	
;; rd  in  	(6) 124[4,5],126[6,7],127[8,9]
;; rd  gen 	(2) 100[0],171[10]
;; rd  kill	(5) 100[0,1,2,3],171[10]
;;  UD chains for artificial uses at top

(code_label 234 324 186 15 13 (nil) [0 uses])
(note 186 234 187 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 187
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(debug_insn 187 186 188 15 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 188
(debug_insn 188 187 189 15 (debug_marker) "../System/map.c":77:4 -1
     (nil))
;;   UD chains for insn luid 2 uid 189
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(insn 189 188 192 15 (set (reg:SI 171)
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int -19 [0xffffffffffffffed]))) "../System/map.c":77:6 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 3 uid 192
;;      reg 171 { d10(bb 15 insn 189) }
(insn 192 189 193 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 171)
            (const_int 6 [0x6]))) "../System/map.c":77:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
;;   UD chains for insn luid 4 uid 193
;;      reg 100 { d0(bb 15 insn 192) }
(jump_insn 193 192 194 15 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 205)
            (pc))) "../System/map.c":77:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 205)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; live  out 	 124 126 127
;; rd  out 	(6) 124[4,5],126[6,7],127[8,9]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u173(7){ }u174(13){ }u175(102){ }u176(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; lr  def 	 172
;; live  in  	 124 126 127
;; live  gen 	 172
;; live  kill	
;; rd  in  	(8) 100[0],124[4,5],126[6,7],127[8,9],171[10]
;; rd  gen 	(1) 172[11]
;; rd  kill	(1) 172[11]
;;  UD chains for artificial uses at top

(note 194 193 195 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 195
(debug_insn 195 194 325 16 (debug_marker) "../System/map.c":78:4 -1
     (nil))
;;   UD chains for insn luid 1 uid 325
;;      reg 182 { }
(insn 325 195 198 16 (set (reg:SI 172)
        (reg:SI 182)) "../System/map.c":78:14 -1
     (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_UNUSED (reg:SI 172)
            (nil))))
;;   UD chains for insn luid 2 uid 198
;;      reg 126 { d7(bb 23 insn 278) d6(bb 18 insn 223) }
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
;;      reg 181 { }
(insn 198 325 199 16 (set (mem:QI (plus:SI (reg:SI 126 [ ivtmp.28 ])
                (reg:SI 127 [ ivtmp.17 ])) [0 MEM[base: _106, index: ivtmp.17_86, offset: 0B]+0 S1 A8])
        (subreg:QI (reg:SI 181) 0)) "../System/map.c":78:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 181)
        (nil)))
;;   UD chains for insn luid 3 uid 199
(debug_insn 199 198 200 16 (debug_marker) "../System/map.c":76:20 -1
     (nil))
;;   UD chains for insn luid 4 uid 200
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(debug_insn 200 199 201 16 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
;;   UD chains for insn luid 5 uid 201
(debug_insn 201 200 205 16 (debug_marker) "../System/map.c":76:15 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; live  out 	 124 126 127
;; rd  out 	(6) 124[4,5],126[6,7],127[8,9]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u182(7){ }u183(13){ }u184(102){ }u185(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc]
;; live  in  	 124 126 127
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 124[4,5],126[6,7],127[8,9]
;; rd  gen 	(1) 100[1]
;; rd  kill	(4) 100[0,1,2,3]
;;  UD chains for artificial uses at top

(code_label 205 201 206 17 9 (nil) [1 uses])
(note 206 205 207 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 207
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(debug_insn 207 206 208 17 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 208
(debug_insn 208 207 209 17 (debug_marker) "../System/map.c":76:20 -1
     (nil))
;;   UD chains for insn luid 2 uid 209
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(debug_insn 209 208 210 17 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
;;   UD chains for insn luid 3 uid 210
(debug_insn 210 209 211 17 (debug_marker) "../System/map.c":76:15 -1
     (nil))
;;   UD chains for insn luid 4 uid 211
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(insn 211 210 212 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ ivtmp.17 ])
            (const_int 26 [0x1a]))) "../System/map.c":76:3 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 5 uid 212
;;      reg 100 { d1(bb 17 insn 211) }
(jump_insn 212 211 216 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 202)
            (pc))) "../System/map.c":76:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1030747484 (nil)))
 -> 202)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; live  out 	 124 126 127
;; rd  out 	(6) 124[4,5],126[6,7],127[8,9]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u190(7){ }u191(13){ }u192(102){ }u193(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126
;; lr  def 	 100 [cc] 124 126
;; live  in  	 124 126
;; live  gen 	 100 [cc] 124 126
;; live  kill	
;; rd  in  	(5) 100[3],124[4,5],126[6,7]
;; rd  gen 	(3) 100[2],124[4],126[6]
;; rd  kill	(8) 100[0,1,2,3],124[4,5],126[6,7]
;;  UD chains for artificial uses at top

(note 216 212 217 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 217
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(debug_insn 217 216 218 18 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 7 [0x7]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 218
(debug_insn 218 217 219 18 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 2 uid 219
(debug_insn 219 218 220 18 (debug_marker) "../System/map.c":75:19 -1
     (nil))
;;   UD chains for insn luid 3 uid 220
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(debug_insn 220 219 221 18 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
;;   UD chains for insn luid 4 uid 221
(debug_insn 221 220 222 18 (debug_marker) "../System/map.c":75:14 -1
     (nil))
;;   UD chains for insn luid 5 uid 222
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(insn 222 221 223 18 (set (reg:SI 124 [ ivtmp.27 ])
        (plus:SI (reg:SI 124 [ ivtmp.27 ])
            (const_int 1 [0x1]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 6 uid 223
;;      reg 126 { d7(bb 23 insn 278) d6(bb 18 insn 223) }
(insn 223 222 224 18 (set (reg:SI 126 [ ivtmp.28 ])
        (plus:SI (reg:SI 126 [ ivtmp.28 ])
            (const_int 50 [0x32]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 7 uid 224
;;      reg 124 { d4(bb 18 insn 222) }
(insn 224 223 225 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ ivtmp.27 ])
            (const_int 19 [0x13]))) "../System/map.c":75:2 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 8 uid 225
;;      reg 100 { d2(bb 18 insn 224) }
(jump_insn 225 224 279 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) "../System/map.c":75:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 214971636 (nil)))
 -> 243)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; live  out 	 124 126
;; rd  out 	(2) 124[4],126[6]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u200(7){ }u201(13){ }u202(102){ }u203(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 124 126
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 124[4,5],126[6,7]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 279 225 226 19 16 (nil) [0 uses])
(note 226 279 227 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 227
(debug_insn 227 226 228 19 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 228
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(debug_insn 228 227 229 19 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; live  out 	 124 126
;; rd  out 	(4) 124[4,5],126[6,7]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u205(7){ }u206(13){ }u207(102){ }u208(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 124 126
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(4) 124[4,5],126[6,7]
;; rd  gen 	(1) 100[3]
;; rd  kill	(4) 100[0,1,2,3]
;;  UD chains for artificial uses at top

(code_label 229 228 230 20 6 (nil) [0 uses])
(note 230 229 231 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 231
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(debug_insn 231 230 232 20 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 7 [0x7]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 232
(debug_insn 232 231 233 20 (var_location:SI x (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 2 uid 233
(debug_insn 233 232 237 20 (debug_marker) "../System/map.c":76:15 -1
     (nil))
;;   UD chains for insn luid 3 uid 237
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(insn 237 233 238 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ ivtmp.27 ])
            (const_int 10 [0xa]))) 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 4 uid 238
;;      reg 100 { d3(bb 20 insn 237) }
(jump_insn 238 237 243 20 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 287)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 858993460 (nil)))
 -> 287)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; live  out 	 124 126
;; rd  out 	(4) 124[4,5],126[6,7]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u236(7){ }u237(13){ }u238(102){ }u239(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126
;; lr  def 	 124 126
;; live  in  	 124 126
;; live  gen 	 124 126
;; live  kill	
;; rd  in  	(6) 124[4,5],126[6,7],127[8,9]
;; rd  gen 	(2) 124[5],126[7]
;; rd  kill	(4) 124[4,5],126[6,7]
;;  UD chains for artificial uses at top

(note 272 266 273 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 273
(debug_insn 273 272 274 23 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 274
(debug_insn 274 273 275 23 (debug_marker) "../System/map.c":75:19 -1
     (nil))
;;   UD chains for insn luid 2 uid 275
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(debug_insn 275 274 276 23 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
;;   UD chains for insn luid 3 uid 276
(debug_insn 276 275 277 23 (debug_marker) "../System/map.c":75:14 -1
     (nil))
;;   UD chains for insn luid 4 uid 277
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(insn 277 276 278 23 (set (reg:SI 124 [ ivtmp.27 ])
        (plus:SI (reg:SI 124 [ ivtmp.27 ])
            (const_int 1 [0x1]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 5 uid 278
;;      reg 126 { d7(bb 23 insn 278) d6(bb 18 insn 223) }
(insn 278 277 282 23 (set (reg:SI 126 [ ivtmp.28 ])
        (plus:SI (reg:SI 126 [ ivtmp.28 ])
            (const_int 50 [0x32]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; live  out 	 124 126
;; rd  out 	(2) 124[5],126[7]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 13, 14, 15, 16, 17, 18, 19, 20, 23
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 17 ( 0.65)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 19 ( 0.73)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 21 ( 0.81)


starting region dump


generateMap

Dataflow summary:
def_info->table_size = 13, use_info->table_size = 254
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={6d,2u} r2={6d,2u} r3={4d} r7={1d,25u} r12={6d} r13={4d,38u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,25u} r103={1d,24u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r118={1d,1u} r121={2d,9u} r124={3d,9u} r126={3d,3u} r127={2d,8u} r128={1d,2u} r129={1d,1u} r130={2d,6u,2e} r131={1d,2u} r132={2d,7u} r135={2d,6u} r136={2d,2u} r137={2d,1u} r139={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d} r165={2d,2u} r166={2d,2u} r167={1d,1u} r168={1d,1u} r171={1d,1u} r172={1d} r174={1d,4u} r176={1d,4u} r178={1d,5u,1e} r179={1d,5u} r180={1d} r181={1d,3u} r182={1d,1u} r183={1d,2u} r184={1d,2u} r185={1d,2u} 
;;    total ref usage 582{343d,236u,3e} in 201{198 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3
;;  reg->defs[] map:	100[0,3] 124[4,5] 126[6,7] 127[8,9] 171[10,10] 172[11,11] 180[12,12] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 127
;; live  in  	 124 126 127
;; live  gen 	 127
;; live  kill	
;; rd  in  	(7) 100[1],124[4,5],126[6,7],127[8,9]
;; rd  gen 	(1) 127[8]
;; rd  kill	(2) 127[8,9]
;;  UD chains for artificial uses at top

(code_label 202 321 183 13 10 (nil) [1 uses])
(note 183 202 184 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 184
(debug_insn 184 183 185 13 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 185
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(insn 185 184 287 13 (set (reg:SI 127 [ ivtmp.17 ])
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; live  out 	 124 126 127
;; rd  out 	(5) 124[4,5],126[6,7],127[8]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u161(7){ }u162(13){ }u163(102){ }u164(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 181
;; lr  def 	 127 180
;; live  in  	 124 126
;; live  gen 	 127 180
;; live  kill	
;; rd  in  	(5) 100[3],124[4,5],126[6,7]
;; rd  gen 	(2) 127[9],180[12]
;; rd  kill	(3) 127[8,9],180[12]
;;  UD chains for artificial uses at top

(code_label 287 185 286 14 17 (nil) [1 uses])
(note 286 287 6 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 6
(insn 6 286 324 14 (set (reg:SI 127 [ ivtmp.17 ])
        (const_int 2 [0x2])) "../System/map.c":17:10 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 1 uid 324
;;      reg 181 { }
(insn 324 6 234 14 (set (reg:SI 180)
        (reg:SI 181)) "../System/map.c":78:14 -1
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_UNUSED (reg:SI 180)
            (nil))))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; live  out 	 124 126 127
;; rd  out 	(5) 124[4,5],126[6,7],127[9]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u165(7){ }u166(13){ }u167(102){ }u168(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 171
;; live  in  	 124 126 127
;; live  gen 	 100 [cc] 171
;; live  kill	
;; rd  in  	(6) 124[4,5],126[6,7],127[8,9]
;; rd  gen 	(2) 100[0],171[10]
;; rd  kill	(5) 100[0,1,2,3],171[10]
;;  UD chains for artificial uses at top

(code_label 234 324 186 15 13 (nil) [0 uses])
(note 186 234 187 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 187
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(debug_insn 187 186 188 15 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 188
(debug_insn 188 187 189 15 (debug_marker) "../System/map.c":77:4 -1
     (nil))
;;   UD chains for insn luid 2 uid 189
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(insn 189 188 192 15 (set (reg:SI 171)
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int -19 [0xffffffffffffffed]))) "../System/map.c":77:6 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 3 uid 192
;;      reg 171 { d10(bb 15 insn 189) }
(insn 192 189 193 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 171)
            (const_int 6 [0x6]))) "../System/map.c":77:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
;;   UD chains for insn luid 4 uid 193
;;      reg 100 { d0(bb 15 insn 192) }
(jump_insn 193 192 194 15 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 205)
            (pc))) "../System/map.c":77:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 205)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; live  out 	 124 126 127
;; rd  out 	(6) 124[4,5],126[6,7],127[8,9]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u173(7){ }u174(13){ }u175(102){ }u176(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; lr  def 	 172
;; live  in  	 124 126 127
;; live  gen 	 172
;; live  kill	
;; rd  in  	(8) 100[0],124[4,5],126[6,7],127[8,9],171[10]
;; rd  gen 	(1) 172[11]
;; rd  kill	(1) 172[11]
;;  UD chains for artificial uses at top

(note 194 193 195 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 195
(debug_insn 195 194 325 16 (debug_marker) "../System/map.c":78:4 -1
     (nil))
;;   UD chains for insn luid 1 uid 325
;;      reg 182 { }
(insn 325 195 198 16 (set (reg:SI 172)
        (reg:SI 182)) "../System/map.c":78:14 -1
     (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_UNUSED (reg:SI 172)
            (nil))))
;;   UD chains for insn luid 2 uid 198
;;      reg 126 { d7(bb 23 insn 278) d6(bb 18 insn 223) }
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
;;      reg 181 { }
(insn 198 325 199 16 (set (mem:QI (plus:SI (reg:SI 126 [ ivtmp.28 ])
                (reg:SI 127 [ ivtmp.17 ])) [0 MEM[base: _106, index: ivtmp.17_86, offset: 0B]+0 S1 A8])
        (subreg:QI (reg:SI 181) 0)) "../System/map.c":78:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 181)
        (nil)))
;;   UD chains for insn luid 3 uid 199
(debug_insn 199 198 200 16 (debug_marker) "../System/map.c":76:20 -1
     (nil))
;;   UD chains for insn luid 4 uid 200
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(debug_insn 200 199 201 16 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
;;   UD chains for insn luid 5 uid 201
(debug_insn 201 200 205 16 (debug_marker) "../System/map.c":76:15 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; live  out 	 124 126 127
;; rd  out 	(6) 124[4,5],126[6,7],127[8,9]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u182(7){ }u183(13){ }u184(102){ }u185(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc]
;; live  in  	 124 126 127
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(6) 124[4,5],126[6,7],127[8,9]
;; rd  gen 	(1) 100[1]
;; rd  kill	(4) 100[0,1,2,3]
;;  UD chains for artificial uses at top

(code_label 205 201 206 17 9 (nil) [1 uses])
(note 206 205 207 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 207
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(debug_insn 207 206 208 17 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 208
(debug_insn 208 207 209 17 (debug_marker) "../System/map.c":76:20 -1
     (nil))
;;   UD chains for insn luid 2 uid 209
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(debug_insn 209 208 210 17 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
;;   UD chains for insn luid 3 uid 210
(debug_insn 210 209 211 17 (debug_marker) "../System/map.c":76:15 -1
     (nil))
;;   UD chains for insn luid 4 uid 211
;;      reg 127 { d9(bb 14 insn 6) d8(bb 13 insn 185) }
(insn 211 210 212 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ ivtmp.17 ])
            (const_int 26 [0x1a]))) "../System/map.c":76:3 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 5 uid 212
;;      reg 100 { d1(bb 17 insn 211) }
(jump_insn 212 211 216 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 202)
            (pc))) "../System/map.c":76:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1030747484 (nil)))
 -> 202)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 127 181 182
;; live  out 	 124 126 127
;; rd  out 	(6) 124[4,5],126[6,7],127[8,9]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u190(7){ }u191(13){ }u192(102){ }u193(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126
;; lr  def 	 100 [cc] 124 126
;; live  in  	 124 126
;; live  gen 	 100 [cc] 124 126
;; live  kill	
;; rd  in  	(5) 100[3],124[4,5],126[6,7]
;; rd  gen 	(3) 100[2],124[4],126[6]
;; rd  kill	(8) 100[0,1,2,3],124[4,5],126[6,7]
;;  UD chains for artificial uses at top

(note 216 212 217 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 217
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(debug_insn 217 216 218 18 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 7 [0x7]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 218
(debug_insn 218 217 219 18 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 2 uid 219
(debug_insn 219 218 220 18 (debug_marker) "../System/map.c":75:19 -1
     (nil))
;;   UD chains for insn luid 3 uid 220
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(debug_insn 220 219 221 18 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
;;   UD chains for insn luid 4 uid 221
(debug_insn 221 220 222 18 (debug_marker) "../System/map.c":75:14 -1
     (nil))
;;   UD chains for insn luid 5 uid 222
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(insn 222 221 223 18 (set (reg:SI 124 [ ivtmp.27 ])
        (plus:SI (reg:SI 124 [ ivtmp.27 ])
            (const_int 1 [0x1]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 6 uid 223
;;      reg 126 { d7(bb 23 insn 278) d6(bb 18 insn 223) }
(insn 223 222 224 18 (set (reg:SI 126 [ ivtmp.28 ])
        (plus:SI (reg:SI 126 [ ivtmp.28 ])
            (const_int 50 [0x32]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 7 uid 224
;;      reg 124 { d4(bb 18 insn 222) }
(insn 224 223 225 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ ivtmp.27 ])
            (const_int 19 [0x13]))) "../System/map.c":75:2 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 8 uid 225
;;      reg 100 { d2(bb 18 insn 224) }
(jump_insn 225 224 279 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) "../System/map.c":75:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 214971636 (nil)))
 -> 243)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; live  out 	 124 126
;; rd  out 	(2) 124[4],126[6]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u200(7){ }u201(13){ }u202(102){ }u203(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 124 126
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 124[4,5],126[6,7]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 279 225 226 19 16 (nil) [0 uses])
(note 226 279 227 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 227
(debug_insn 227 226 228 19 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 228
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(debug_insn 228 227 229 19 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; live  out 	 124 126
;; rd  out 	(4) 124[4,5],126[6,7]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u205(7){ }u206(13){ }u207(102){ }u208(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124
;; lr  def 	 100 [cc]
;; live  in  	 124 126
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(4) 124[4,5],126[6,7]
;; rd  gen 	(1) 100[3]
;; rd  kill	(4) 100[0,1,2,3]
;;  UD chains for artificial uses at top

(code_label 229 228 230 20 6 (nil) [0 uses])
(note 230 229 231 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 231
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(debug_insn 231 230 232 20 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 7 [0x7]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 232
(debug_insn 232 231 233 20 (var_location:SI x (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 2 uid 233
(debug_insn 233 232 237 20 (debug_marker) "../System/map.c":76:15 -1
     (nil))
;;   UD chains for insn luid 3 uid 237
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(insn 237 233 238 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ ivtmp.27 ])
            (const_int 10 [0xa]))) 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 4 uid 238
;;      reg 100 { d3(bb 20 insn 237) }
(jump_insn 238 237 243 20 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 287)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 858993460 (nil)))
 -> 287)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; live  out 	 124 126
;; rd  out 	(4) 124[4,5],126[6,7]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u236(7){ }u237(13){ }u238(102){ }u239(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126
;; lr  def 	 124 126
;; live  in  	 124 126
;; live  gen 	 124 126
;; live  kill	
;; rd  in  	(6) 124[4,5],126[6,7],127[8,9]
;; rd  gen 	(2) 124[5],126[7]
;; rd  kill	(4) 124[4,5],126[6,7]
;;  UD chains for artificial uses at top

(note 272 266 273 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 273
(debug_insn 273 272 274 23 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 274
(debug_insn 274 273 275 23 (debug_marker) "../System/map.c":75:19 -1
     (nil))
;;   UD chains for insn luid 2 uid 275
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(debug_insn 275 274 276 23 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
;;   UD chains for insn luid 3 uid 276
(debug_insn 276 275 277 23 (debug_marker) "../System/map.c":75:14 -1
     (nil))
;;   UD chains for insn luid 4 uid 277
;;      reg 124 { d5(bb 23 insn 277) d4(bb 18 insn 222) }
(insn 277 276 278 23 (set (reg:SI 124 [ ivtmp.27 ])
        (plus:SI (reg:SI 124 [ ivtmp.27 ])
            (const_int 1 [0x1]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 5 uid 278
;;      reg 126 { d7(bb 23 insn 278) d6(bb 18 insn 223) }
(insn 278 277 282 23 (set (reg:SI 126 [ ivtmp.28 ])
        (plus:SI (reg:SI 126 [ ivtmp.28 ])
            (const_int 50 [0x32]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126 181 182
;; live  out 	 124 126
;; rd  out 	(2) 124[5],126[7]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



Loop 4 is not simple.
Doloop: Possible infinite iteration case.
Doloop: The loop is not suitable.
Doloop: Processing loop 6.
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 13, 15, 16, 17
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 8 ( 0.31)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 7 ( 0.27)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 7 ( 0.27)


starting region dump


generateMap

Dataflow summary:
def_info->table_size = 5, use_info->table_size = 254
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={6d,2u} r2={6d,2u} r3={4d} r7={1d,25u} r12={6d} r13={4d,38u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,25u} r103={1d,24u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r118={1d,1u} r121={2d,9u} r124={3d,9u} r126={3d,3u} r127={2d,8u} r128={1d,2u} r129={1d,1u} r130={2d,6u,2e} r131={1d,2u} r132={2d,7u} r135={2d,6u} r136={2d,2u} r137={2d,1u} r139={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d} r165={2d,2u} r166={2d,2u} r167={1d,1u} r168={1d,1u} r171={1d,1u} r172={1d} r174={1d,4u} r176={1d,4u} r178={1d,5u,1e} r179={1d,5u} r180={1d} r181={1d,3u} r182={1d,1u} r183={1d,2u} r184={1d,2u} r185={1d,2u} 
;;    total ref usage 582{343d,236u,3e} in 201{198 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1
;;  reg->defs[] map:	100[0,1] 127[2,2] 171[3,3] 172[4,4] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 127
;; live  in  	 127
;; live  gen 	 127
;; live  kill	
;; rd  in  	(1) 127[2]
;; rd  gen 	(1) 127[2]
;; rd  kill	(1) 127[2]
;;  UD chains for artificial uses at top

(code_label 202 321 183 13 10 (nil) [1 uses])
(note 183 202 184 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 184
(debug_insn 184 183 185 13 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 185
;;      reg 127 { d2(bb 13 insn 185) }
(insn 185 184 287 13 (set (reg:SI 127 [ ivtmp.17 ])
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; live  out 	 127
;; rd  out 	(1) 127[2]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u165(7){ }u166(13){ }u167(102){ }u168(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 171
;; live  in  	 127
;; live  gen 	 100 [cc] 171
;; live  kill	
;; rd  in  	(1) 127[2]
;; rd  gen 	(2) 100[0],171[3]
;; rd  kill	(3) 100[0,1],171[3]
;;  UD chains for artificial uses at top

(code_label 234 324 186 15 13 (nil) [0 uses])
(note 186 234 187 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 187
;;      reg 127 { d2(bb 13 insn 185) }
(debug_insn 187 186 188 15 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 188
(debug_insn 188 187 189 15 (debug_marker) "../System/map.c":77:4 -1
     (nil))
;;   UD chains for insn luid 2 uid 189
;;      reg 127 { d2(bb 13 insn 185) }
(insn 189 188 192 15 (set (reg:SI 171)
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int -19 [0xffffffffffffffed]))) "../System/map.c":77:6 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 3 uid 192
;;      reg 171 { d3(bb 15 insn 189) }
(insn 192 189 193 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 171)
            (const_int 6 [0x6]))) "../System/map.c":77:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
;;   UD chains for insn luid 4 uid 193
;;      reg 100 { d0(bb 15 insn 192) }
(jump_insn 193 192 194 15 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 205)
            (pc))) "../System/map.c":77:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 205)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; live  out 	 127
;; rd  out 	(1) 127[2]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u173(7){ }u174(13){ }u175(102){ }u176(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; lr  def 	 172
;; live  in  	 127
;; live  gen 	 172
;; live  kill	
;; rd  in  	(3) 100[0],127[2],171[3]
;; rd  gen 	(1) 172[4]
;; rd  kill	(1) 172[4]
;;  UD chains for artificial uses at top

(note 194 193 195 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 195
(debug_insn 195 194 325 16 (debug_marker) "../System/map.c":78:4 -1
     (nil))
;;   UD chains for insn luid 1 uid 325
;;      reg 182 { }
(insn 325 195 198 16 (set (reg:SI 172)
        (reg:SI 182)) "../System/map.c":78:14 -1
     (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_UNUSED (reg:SI 172)
            (nil))))
;;   UD chains for insn luid 2 uid 198
;;      reg 126 { }
;;      reg 127 { d2(bb 13 insn 185) }
;;      reg 181 { }
(insn 198 325 199 16 (set (mem:QI (plus:SI (reg:SI 126 [ ivtmp.28 ])
                (reg:SI 127 [ ivtmp.17 ])) [0 MEM[base: _106, index: ivtmp.17_86, offset: 0B]+0 S1 A8])
        (subreg:QI (reg:SI 181) 0)) "../System/map.c":78:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg:SI 126 [ ivtmp.28 ])
            (nil))))
;;   UD chains for insn luid 3 uid 199
(debug_insn 199 198 200 16 (debug_marker) "../System/map.c":76:20 -1
     (nil))
;;   UD chains for insn luid 4 uid 200
;;      reg 127 { d2(bb 13 insn 185) }
(debug_insn 200 199 201 16 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
;;   UD chains for insn luid 5 uid 201
(debug_insn 201 200 205 16 (debug_marker) "../System/map.c":76:15 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; live  out 	 127
;; rd  out 	(1) 127[2]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u182(7){ }u183(13){ }u184(102){ }u185(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc]
;; live  in  	 127
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(3) 100[0],127[2],171[3]
;; rd  gen 	(1) 100[1]
;; rd  kill	(2) 100[0,1]
;;  UD chains for artificial uses at top

(code_label 205 201 206 17 9 (nil) [1 uses])
(note 206 205 207 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 207
;;      reg 127 { d2(bb 13 insn 185) }
(debug_insn 207 206 208 17 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 208
(debug_insn 208 207 209 17 (debug_marker) "../System/map.c":76:20 -1
     (nil))
;;   UD chains for insn luid 2 uid 209
;;      reg 127 { d2(bb 13 insn 185) }
(debug_insn 209 208 210 17 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
;;   UD chains for insn luid 3 uid 210
(debug_insn 210 209 211 17 (debug_marker) "../System/map.c":76:15 -1
     (nil))
;;   UD chains for insn luid 4 uid 211
;;      reg 127 { d2(bb 13 insn 185) }
(insn 211 210 212 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ ivtmp.17 ])
            (const_int 26 [0x1a]))) "../System/map.c":76:3 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 5 uid 212
;;      reg 100 { d1(bb 17 insn 211) }
(jump_insn 212 211 216 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 202)
            (pc))) "../System/map.c":76:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1030747484 (nil)))
 -> 202)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; live  out 	 127
;; rd  out 	(1) 127[2]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 13, 15, 16, 17
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 8 ( 0.31)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 7 ( 0.27)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 7 ( 0.27)


starting region dump


generateMap

Dataflow summary:
def_info->table_size = 5, use_info->table_size = 254
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={6d,2u} r2={6d,2u} r3={4d} r7={1d,25u} r12={6d} r13={4d,38u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,25u} r103={1d,24u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r118={1d,1u} r121={2d,9u} r124={3d,9u} r126={3d,3u} r127={2d,8u} r128={1d,2u} r129={1d,1u} r130={2d,6u,2e} r131={1d,2u} r132={2d,7u} r135={2d,6u} r136={2d,2u} r137={2d,1u} r139={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d} r165={2d,2u} r166={2d,2u} r167={1d,1u} r168={1d,1u} r171={1d,1u} r172={1d} r174={1d,4u} r176={1d,4u} r178={1d,5u,1e} r179={1d,5u} r180={1d} r181={1d,3u} r182={1d,1u} r183={1d,2u} r184={1d,2u} r185={1d,2u} 
;;    total ref usage 582{343d,236u,3e} in 201{198 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1
;;  reg->defs[] map:	100[0,1] 127[2,2] 171[3,3] 172[4,4] 
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 127
;; live  in  	 127
;; live  gen 	 127
;; live  kill	
;; rd  in  	(1) 127[2]
;; rd  gen 	(1) 127[2]
;; rd  kill	(1) 127[2]
;;  UD chains for artificial uses at top

(code_label 202 321 183 13 10 (nil) [1 uses])
(note 183 202 184 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 184
(debug_insn 184 183 185 13 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 185
;;      reg 127 { d2(bb 13 insn 185) }
(insn 185 184 287 13 (set (reg:SI 127 [ ivtmp.17 ])
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; live  out 	 127
;; rd  out 	(1) 127[2]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u165(7){ }u166(13){ }u167(102){ }u168(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc] 171
;; live  in  	 127
;; live  gen 	 100 [cc] 171
;; live  kill	
;; rd  in  	(1) 127[2]
;; rd  gen 	(2) 100[0],171[3]
;; rd  kill	(3) 100[0,1],171[3]
;;  UD chains for artificial uses at top

(code_label 234 324 186 15 13 (nil) [0 uses])
(note 186 234 187 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 187
;;      reg 127 { d2(bb 13 insn 185) }
(debug_insn 187 186 188 15 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 188
(debug_insn 188 187 189 15 (debug_marker) "../System/map.c":77:4 -1
     (nil))
;;   UD chains for insn luid 2 uid 189
;;      reg 127 { d2(bb 13 insn 185) }
(insn 189 188 192 15 (set (reg:SI 171)
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int -19 [0xffffffffffffffed]))) "../System/map.c":77:6 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 3 uid 192
;;      reg 171 { d3(bb 15 insn 189) }
(insn 192 189 193 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 171)
            (const_int 6 [0x6]))) "../System/map.c":77:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
;;   UD chains for insn luid 4 uid 193
;;      reg 100 { d0(bb 15 insn 192) }
(jump_insn 193 192 194 15 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 205)
            (pc))) "../System/map.c":77:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 205)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; live  out 	 127
;; rd  out 	(1) 127[2]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u173(7){ }u174(13){ }u175(102){ }u176(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; lr  def 	 172
;; live  in  	 127
;; live  gen 	 172
;; live  kill	
;; rd  in  	(3) 100[0],127[2],171[3]
;; rd  gen 	(1) 172[4]
;; rd  kill	(1) 172[4]
;;  UD chains for artificial uses at top

(note 194 193 195 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 195
(debug_insn 195 194 325 16 (debug_marker) "../System/map.c":78:4 -1
     (nil))
;;   UD chains for insn luid 1 uid 325
;;      reg 182 { }
(insn 325 195 198 16 (set (reg:SI 172)
        (reg:SI 182)) "../System/map.c":78:14 -1
     (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_UNUSED (reg:SI 172)
            (nil))))
;;   UD chains for insn luid 2 uid 198
;;      reg 126 { }
;;      reg 127 { d2(bb 13 insn 185) }
;;      reg 181 { }
(insn 198 325 199 16 (set (mem:QI (plus:SI (reg:SI 126 [ ivtmp.28 ])
                (reg:SI 127 [ ivtmp.17 ])) [0 MEM[base: _106, index: ivtmp.17_86, offset: 0B]+0 S1 A8])
        (subreg:QI (reg:SI 181) 0)) "../System/map.c":78:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg:SI 126 [ ivtmp.28 ])
            (nil))))
;;   UD chains for insn luid 3 uid 199
(debug_insn 199 198 200 16 (debug_marker) "../System/map.c":76:20 -1
     (nil))
;;   UD chains for insn luid 4 uid 200
;;      reg 127 { d2(bb 13 insn 185) }
(debug_insn 200 199 201 16 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
;;   UD chains for insn luid 5 uid 201
(debug_insn 201 200 205 16 (debug_marker) "../System/map.c":76:15 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; live  out 	 127
;; rd  out 	(1) 127[2]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u182(7){ }u183(13){ }u184(102){ }u185(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 127
;; lr  def 	 100 [cc]
;; live  in  	 127
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(3) 100[0],127[2],171[3]
;; rd  gen 	(1) 100[1]
;; rd  kill	(2) 100[0,1]
;;  UD chains for artificial uses at top

(code_label 205 201 206 17 9 (nil) [1 uses])
(note 206 205 207 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 207
;;      reg 127 { d2(bb 13 insn 185) }
(debug_insn 207 206 208 17 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 208
(debug_insn 208 207 209 17 (debug_marker) "../System/map.c":76:20 -1
     (nil))
;;   UD chains for insn luid 2 uid 209
;;      reg 127 { d2(bb 13 insn 185) }
(debug_insn 209 208 210 17 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
;;   UD chains for insn luid 3 uid 210
(debug_insn 210 209 211 17 (debug_marker) "../System/map.c":76:15 -1
     (nil))
;;   UD chains for insn luid 4 uid 211
;;      reg 127 { d2(bb 13 insn 185) }
(insn 211 210 212 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ ivtmp.17 ])
            (const_int 26 [0x1a]))) "../System/map.c":76:3 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 5 uid 212
;;      reg 100 { d1(bb 17 insn 211) }
(jump_insn 212 211 216 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 202)
            (pc))) "../System/map.c":76:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1030747484 (nil)))
 -> 202)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 181 182
;; live  out 	 127
;; rd  out 	(1) 127[2]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



Loop 6 is not simple.
Doloop: Possible infinite iteration case.
Doloop: The loop is not suitable.
Doloop: Processing loop 3.
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 12, 25
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 2 (0.077)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 2 (0.077)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 3 ( 0.12)


starting region dump


generateMap

Dataflow summary:
def_info->table_size = 9, use_info->table_size = 254
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={6d,2u} r2={6d,2u} r3={4d} r7={1d,25u} r12={6d} r13={4d,38u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,25u} r103={1d,24u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r118={1d,1u} r121={2d,9u} r124={3d,9u} r126={3d,3u} r127={2d,8u} r128={1d,2u} r129={1d,1u} r130={2d,6u,2e} r131={1d,2u} r132={2d,7u} r135={2d,6u} r136={2d,2u} r137={2d,1u} r139={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d} r165={2d,2u} r166={2d,2u} r167={1d,1u} r168={1d,1u} r171={1d,1u} r172={1d} r174={1d,4u} r176={1d,4u} r178={1d,5u,1e} r179={1d,5u} r180={1d} r181={1d,3u} r182={1d,1u} r183={1d,2u} r184={1d,2u} r185={1d,2u} 
;;    total ref usage 582{343d,236u,3e} in 201{198 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 121[1,1] 132[2,2] 165[3,4] 166[5,6] 167[7,7] 168[8,8] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u127(7){ }u128(13){ }u129(102){ }u130(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 139
;; lr  def 	 100 [cc] 121 132 165 166 167 168
;; live  in  	 121 132
;; live  gen 	 100 [cc] 121 132 165 166 167 168
;; live  kill	
;; rd  in  	(2) 121[1],132[2]
;; rd  gen 	(7) 100[0],121[1],132[2],165[4],166[6],167[7],168[8]
;; rd  kill	(9) 100[0],121[1],132[2],165[3,4],166[5,6],167[7],168[8]
;;  UD chains for artificial uses at top

(code_label 176 151 152 12 7 (nil) [0 uses])
(note 152 176 153 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 153
(debug_insn 153 152 154 12 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 154
(debug_insn 154 153 155 12 (var_location:SI x (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 2 uid 155
(debug_insn 155 154 158 12 (debug_marker) "../System/map.c":70:15 -1
     (nil))
;;   UD chains for insn luid 3 uid 158
;;      reg 132 { d2(bb 12 insn 175) }
(insn 158 155 159 12 (set (reg:SI 165)
        (unspec:SI [
                (mem:SI (reg:SI 132 [ ivtmp.38 ]) [0 MEM <char[1:24]> [(void *)_30]+0 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
;;   UD chains for insn luid 4 uid 159
;;      reg 132 { d2(bb 12 insn 175) }
(insn 159 158 160 12 (set (reg:SI 166)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 4 [0x4])) [0 MEM <char[1:24]> [(void *)_30]+4 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
;;   UD chains for insn luid 5 uid 160
;;      reg 132 { d2(bb 12 insn 175) }
(insn 160 159 161 12 (set (reg:SI 167)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 8 [0x8])) [0 MEM <char[1:24]> [(void *)_30]+8 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
;;   UD chains for insn luid 6 uid 161
;;      reg 132 { d2(bb 12 insn 175) }
(insn 161 160 162 12 (set (reg:SI 168)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 12 [0xc])) [0 MEM <char[1:24]> [(void *)_30]+12 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
;;   UD chains for insn luid 7 uid 162
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 165 { d3(bb 12 insn 158) }
(insn 162 161 163 12 (set (mem:SI (reg:SI 121 [ ivtmp.36 ]) [0 MEM <char[1:24]> [(void *)_24]+0 S4 A8])
        (unspec:SI [
                (reg:SI 165)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
;;   UD chains for insn luid 8 uid 163
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 166 { d5(bb 12 insn 159) }
(insn 163 162 164 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 4 [0x4])) [0 MEM <char[1:24]> [(void *)_24]+4 S4 A8])
        (unspec:SI [
                (reg:SI 166)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
;;   UD chains for insn luid 9 uid 164
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 167 { d7(bb 12 insn 160) }
(insn 164 163 165 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 8 [0x8])) [0 MEM <char[1:24]> [(void *)_24]+8 S4 A8])
        (unspec:SI [
                (reg:SI 167)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
;;   UD chains for insn luid 10 uid 165
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 168 { d8(bb 12 insn 161) }
(insn 165 164 166 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 12 [0xc])) [0 MEM <char[1:24]> [(void *)_24]+12 S4 A8])
        (unspec:SI [
                (reg:SI 168)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
;;   UD chains for insn luid 11 uid 166
;;      reg 132 { d2(bb 12 insn 175) }
(insn 166 165 167 12 (set (reg:SI 165)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 16 [0x10])) [0 MEM <char[1:24]> [(void *)_30]+16 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
;;   UD chains for insn luid 12 uid 167
;;      reg 132 { d2(bb 12 insn 175) }
(insn 167 166 168 12 (set (reg:SI 166)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 20 [0x14])) [0 MEM <char[1:24]> [(void *)_30]+20 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
;;   UD chains for insn luid 13 uid 168
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 165 { d4(bb 12 insn 166) }
(insn 168 167 169 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 16 [0x10])) [0 MEM <char[1:24]> [(void *)_24]+16 S4 A8])
        (unspec:SI [
                (reg:SI 165)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
;;   UD chains for insn luid 14 uid 169
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 166 { d6(bb 12 insn 167) }
(insn 169 168 170 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 20 [0x14])) [0 MEM <char[1:24]> [(void *)_24]+20 S4 A8])
        (unspec:SI [
                (reg:SI 166)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
;;   UD chains for insn luid 15 uid 170
(debug_insn 170 169 171 12 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 16 uid 171
(debug_insn 171 170 172 12 (debug_marker) "../System/map.c":69:19 -1
     (nil))
;;   UD chains for insn luid 17 uid 172
(debug_insn 172 171 173 12 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 18 uid 173
(debug_insn 173 172 174 12 (debug_marker) "../System/map.c":69:14 -1
     (nil))
;;   UD chains for insn luid 19 uid 174
;;      reg 121 { d1(bb 12 insn 174) }
(insn 174 173 175 12 (set (reg:SI 121 [ ivtmp.36 ])
        (plus:SI (reg:SI 121 [ ivtmp.36 ])
            (const_int 50 [0x32]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 20 uid 175
;;      reg 132 { d2(bb 12 insn 175) }
(insn 175 174 177 12 (set (reg:SI 132 [ ivtmp.38 ])
        (plus:SI (reg:SI 132 [ ivtmp.38 ])
            (const_int 24 [0x18]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 21 uid 177
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 139 { }
(insn 177 175 178 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ ivtmp.36 ])
            (reg/f:SI 139 [ _113 ]))) "../System/map.c":69:2 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 139 [ _113 ])
        (nil)))
;;   UD chains for insn luid 22 uid 178
;;      reg 100 { d0(bb 12 insn 177) }
(jump_insn 178 177 322 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 322)
            (pc))) "../System/map.c":69:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1029002596 (nil)))
 -> 322)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 139
;; live  out 	 121 132
;; rd  out 	(2) 121[1],132[2]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 121 132
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 100[0],121[1],132[2],165[4],166[6],167[7],168[8]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 322 178 321 25 18 (nil) [1 uses])
(note 321 322 202 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 139
;; live  out 	 121 132
;; rd  out 	(2) 121[1],132[2]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 12, 25
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 2 (0.077)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 2 (0.077)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 3 ( 0.12)


starting region dump


generateMap

Dataflow summary:
def_info->table_size = 9, use_info->table_size = 254
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={6d,2u} r2={6d,2u} r3={4d} r7={1d,25u} r12={6d} r13={4d,38u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,25u} r103={1d,24u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r118={1d,1u} r121={2d,9u} r124={3d,9u} r126={3d,3u} r127={2d,8u} r128={1d,2u} r129={1d,1u} r130={2d,6u,2e} r131={1d,2u} r132={2d,7u} r135={2d,6u} r136={2d,2u} r137={2d,1u} r139={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d} r165={2d,2u} r166={2d,2u} r167={1d,1u} r168={1d,1u} r171={1d,1u} r172={1d} r174={1d,4u} r176={1d,4u} r178={1d,5u,1e} r179={1d,5u} r180={1d} r181={1d,3u} r182={1d,1u} r183={1d,2u} r184={1d,2u} r185={1d,2u} 
;;    total ref usage 582{343d,236u,3e} in 201{198 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0
;;  reg->defs[] map:	100[0,0] 121[1,1] 132[2,2] 165[3,4] 166[5,6] 167[7,7] 168[8,8] 
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u127(7){ }u128(13){ }u129(102){ }u130(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 139
;; lr  def 	 100 [cc] 121 132 165 166 167 168
;; live  in  	 121 132
;; live  gen 	 100 [cc] 121 132 165 166 167 168
;; live  kill	
;; rd  in  	(2) 121[1],132[2]
;; rd  gen 	(7) 100[0],121[1],132[2],165[4],166[6],167[7],168[8]
;; rd  kill	(9) 100[0],121[1],132[2],165[3,4],166[5,6],167[7],168[8]
;;  UD chains for artificial uses at top

(code_label 176 151 152 12 7 (nil) [0 uses])
(note 152 176 153 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 153
(debug_insn 153 152 154 12 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 154
(debug_insn 154 153 155 12 (var_location:SI x (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 2 uid 155
(debug_insn 155 154 158 12 (debug_marker) "../System/map.c":70:15 -1
     (nil))
;;   UD chains for insn luid 3 uid 158
;;      reg 132 { d2(bb 12 insn 175) }
(insn 158 155 159 12 (set (reg:SI 165)
        (unspec:SI [
                (mem:SI (reg:SI 132 [ ivtmp.38 ]) [0 MEM <char[1:24]> [(void *)_30]+0 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
;;   UD chains for insn luid 4 uid 159
;;      reg 132 { d2(bb 12 insn 175) }
(insn 159 158 160 12 (set (reg:SI 166)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 4 [0x4])) [0 MEM <char[1:24]> [(void *)_30]+4 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
;;   UD chains for insn luid 5 uid 160
;;      reg 132 { d2(bb 12 insn 175) }
(insn 160 159 161 12 (set (reg:SI 167)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 8 [0x8])) [0 MEM <char[1:24]> [(void *)_30]+8 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
;;   UD chains for insn luid 6 uid 161
;;      reg 132 { d2(bb 12 insn 175) }
(insn 161 160 162 12 (set (reg:SI 168)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 12 [0xc])) [0 MEM <char[1:24]> [(void *)_30]+12 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
;;   UD chains for insn luid 7 uid 162
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 165 { d3(bb 12 insn 158) }
(insn 162 161 163 12 (set (mem:SI (reg:SI 121 [ ivtmp.36 ]) [0 MEM <char[1:24]> [(void *)_24]+0 S4 A8])
        (unspec:SI [
                (reg:SI 165)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
;;   UD chains for insn luid 8 uid 163
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 166 { d5(bb 12 insn 159) }
(insn 163 162 164 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 4 [0x4])) [0 MEM <char[1:24]> [(void *)_24]+4 S4 A8])
        (unspec:SI [
                (reg:SI 166)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
;;   UD chains for insn luid 9 uid 164
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 167 { d7(bb 12 insn 160) }
(insn 164 163 165 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 8 [0x8])) [0 MEM <char[1:24]> [(void *)_24]+8 S4 A8])
        (unspec:SI [
                (reg:SI 167)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
;;   UD chains for insn luid 10 uid 165
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 168 { d8(bb 12 insn 161) }
(insn 165 164 166 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 12 [0xc])) [0 MEM <char[1:24]> [(void *)_24]+12 S4 A8])
        (unspec:SI [
                (reg:SI 168)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
;;   UD chains for insn luid 11 uid 166
;;      reg 132 { d2(bb 12 insn 175) }
(insn 166 165 167 12 (set (reg:SI 165)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 16 [0x10])) [0 MEM <char[1:24]> [(void *)_30]+16 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
;;   UD chains for insn luid 12 uid 167
;;      reg 132 { d2(bb 12 insn 175) }
(insn 167 166 168 12 (set (reg:SI 166)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 20 [0x14])) [0 MEM <char[1:24]> [(void *)_30]+20 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
;;   UD chains for insn luid 13 uid 168
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 165 { d4(bb 12 insn 166) }
(insn 168 167 169 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 16 [0x10])) [0 MEM <char[1:24]> [(void *)_24]+16 S4 A8])
        (unspec:SI [
                (reg:SI 165)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
;;   UD chains for insn luid 14 uid 169
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 166 { d6(bb 12 insn 167) }
(insn 169 168 170 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 20 [0x14])) [0 MEM <char[1:24]> [(void *)_24]+20 S4 A8])
        (unspec:SI [
                (reg:SI 166)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
;;   UD chains for insn luid 15 uid 170
(debug_insn 170 169 171 12 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 16 uid 171
(debug_insn 171 170 172 12 (debug_marker) "../System/map.c":69:19 -1
     (nil))
;;   UD chains for insn luid 17 uid 172
(debug_insn 172 171 173 12 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 18 uid 173
(debug_insn 173 172 174 12 (debug_marker) "../System/map.c":69:14 -1
     (nil))
;;   UD chains for insn luid 19 uid 174
;;      reg 121 { d1(bb 12 insn 174) }
(insn 174 173 175 12 (set (reg:SI 121 [ ivtmp.36 ])
        (plus:SI (reg:SI 121 [ ivtmp.36 ])
            (const_int 50 [0x32]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 20 uid 175
;;      reg 132 { d2(bb 12 insn 175) }
(insn 175 174 177 12 (set (reg:SI 132 [ ivtmp.38 ])
        (plus:SI (reg:SI 132 [ ivtmp.38 ])
            (const_int 24 [0x18]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 21 uid 177
;;      reg 121 { d1(bb 12 insn 174) }
;;      reg 139 { }
(insn 177 175 178 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ ivtmp.36 ])
            (reg/f:SI 139 [ _113 ]))) "../System/map.c":69:2 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 139 [ _113 ])
        (nil)))
;;   UD chains for insn luid 22 uid 178
;;      reg 100 { d0(bb 12 insn 177) }
(jump_insn 178 177 322 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 322)
            (pc))) "../System/map.c":69:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1029002596 (nil)))
 -> 322)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 139
;; live  out 	 121 132
;; rd  out 	(2) 121[1],132[2]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 139
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 121 132
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 100[0],121[1],132[2],165[4],166[6],167[7],168[8]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 322 178 321 25 18 (nil) [1 uses])
(note 321 322 202 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 121 132 139
;; live  out 	 121 132
;; rd  out 	(2) 121[1],132[2]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



Analyzing operand (reg:SI 121 [ ivtmp.36 ]) of insn (insn 177 175 178 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ ivtmp.36 ])
            (reg/f:SI 139 [ _113 ]))) "../System/map.c":69:2 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 139 [ _113 ])
        (nil)))
Analyzing def of (reg:SI 121 [ ivtmp.36 ]) in insn (insn 174 173 175 12 (set (reg:SI 121 [ ivtmp.36 ])
        (plus:SI (reg:SI 121 [ ivtmp.36 ])
            (const_int 50 [0x32]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
Analyzing operand (reg:SI 121 [ ivtmp.36 ]) of insn (insn 174 173 175 12 (set (reg:SI 121 [ ivtmp.36 ])
        (plus:SI (reg:SI 121 [ ivtmp.36 ])
            (const_int 50 [0x32]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
Analyzing (reg:SI 121 [ ivtmp.36 ]) for bivness.
  (reg:SI 121 [ ivtmp.36 ]) + (const_int 50 [0x32]) * iteration (in SI)
Analyzing operand (const_int 50 [0x32]) of insn (insn 174 173 175 12 (set (reg:SI 121 [ ivtmp.36 ])
        (plus:SI (reg:SI 121 [ ivtmp.36 ])
            (const_int 50 [0x32]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
  invariant (const_int 50 [0x32]) (in SI)
(reg:SI 121 [ ivtmp.36 ]) in insn (insn 174 173 175 12 (set (reg:SI 121 [ ivtmp.36 ])
        (plus:SI (reg:SI 121 [ ivtmp.36 ])
            (const_int 50 [0x32]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
  is (plus:SI (reg:SI 121 [ ivtmp.36 ])
    (const_int 50 [0x32])) + (const_int 50 [0x32]) * iteration (in SI)
Analyzing operand (reg/f:SI 139 [ _113 ]) of insn (insn 177 175 178 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ ivtmp.36 ])
            (reg/f:SI 139 [ _113 ]))) "../System/map.c":69:2 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 139 [ _113 ])
        (nil)))
  invariant (reg/f:SI 139 [ _113 ]) (in SI)
Loop 3 is simple:
  simple exit 12 -> 10
  number of iterations: (const_int 23 [0x17])
  upper bound: 23
  likely upper bound: 23
  realistic bound: 23
Doloop: Target unwilling to use doloop pattern!
Doloop: Processing loop 2.
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 3, 4, 5, 6, 7, 8, 9
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 14 ( 0.54)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 13 (  0.5)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 14 ( 0.54)
deferring rescan insn with uid = 329.
deferring rescan insn with uid = 316.
deferring rescan insn with uid = 329.


starting region dump


generateMap

Dataflow summary:
def_info->table_size = 108, use_info->table_size = 254
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={6d,2u} r2={6d,2u} r3={4d} r7={1d,25u} r12={6d} r13={4d,38u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,25u} r103={1d,24u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r118={1d,1u} r121={2d,9u} r124={3d,9u} r126={3d,3u} r127={2d,8u} r128={1d,2u} r129={1d,1u} r130={2d,6u,2e} r131={1d,2u} r132={2d,7u} r135={2d,6u} r136={2d,2u} r137={2d,1u} r139={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d} r165={2d,2u} r166={2d,2u} r167={1d,1u} r168={1d,1u} r171={1d,1u} r172={1d} r174={1d,4u} r176={1d,4u} r178={1d,5u,1e} r179={1d,5u} r180={1d} r181={1d,3u} r182={1d,1u} r183={1d,2u} r184={1d,2u} r185={1d,2u} 
;;    total ref usage 582{343d,236u,3e} in 202{199 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 12[4,5] 14[6,6] 15[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 48[24,24] 49[25,25] 50[26,26] 51[27,27] 52[28,28] 53[29,29] 54[30,30] 55[31,31] 56[32,32] 57[33,33] 58[34,34] 59[35,35] 60[36,36] 61[37,37] 62[38,38] 63[39,39] 64[40,40] 65[41,41] 66[42,42] 67[43,43] 68[44,44] 69[45,45] 70[46,46] 71[47,47] 72[48,48] 73[49,49] 74[50,50] 75[51,51] 76[52,52] 77[53,53] 78[54,54] 79[55,55] 80[56,56] 81[57,57] 82[58,58] 83[59,59] 84[60,60] 85[61,61] 86[62,62] 87[63,63] 88[64,64] 89[65,65] 90[66,66] 91[67,67] 92[68,68] 93[69,69] 94[70,70] 95[71,71] 96[72,72] 97[73,73] 98[74,74] 99[75,75] 100[76,82] 101[83,83] 104[84,84] 105[85,85] 106[86,86] 113[87,87] 118[88,88] 129[89,89] 130[90,91] 135[92,92] 136[93,93] 137[94,94] 147[95,95] 148[96,96] 149[97,97] 150[98,98] 151[99,99] 153[100,100] 154[101,101] 155[102,102] 156[103,103] 157[104,104] 158[105,105] 178[106,106] 179[107,107] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 130 147 148
;; live  in  	 135 136 137
;; live  gen 	 0 [r0] 100 [cc] 113 130 147 148
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(3) 135[92],136[93],137[94]
;; rd  gen 	(6) 0[0],100[78],113[87],130[91],147[95],148[96]
;; rd  kill	(14) 0[0],14[6],100[76,77,78,79,80,81,82],113[87],130[90,91],147[95],148[96]
;;  UD chains for artificial uses at top

(code_label 139 113 53 3 5 (nil) [0 uses])
(note 53 139 54 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 54
;;      reg 135 { d92(bb 7 insn 120) }
(debug_insn 54 53 55 3 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 55
(debug_insn 55 54 56 3 (var_location:QI walky (subreg:QI (debug_expr:SI D#8) 0)) -1
     (nil))
;;   UD chains for insn luid 2 uid 56
(debug_insn 56 55 57 3 (var_location:QI walkx (subreg:QI (debug_expr:SI D#7) 0)) -1
     (nil))
;;   UD chains for insn luid 3 uid 57
(debug_insn 57 56 58 3 (debug_marker) "../System/map.c":32:3 -1
     (nil))
;;   UD chains for insn luid 4 uid 58
;;      reg 13 { }
(call_insn 58 57 59 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000005ed0600 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":32:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000005ed0600 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
;;   UD chains for insn luid 5 uid 59
;;      reg 0 { d0(bb 3 insn 58) }
(insn 59 58 60 3 (set (reg:SI 113 [ _1 ])
        (reg:SI 0 r0)) "../System/map.c":32:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 60
;;      reg 113 { d87(bb 3 insn 59) }
(debug_insn 60 59 61 3 (var_location:SI dir (mod:SI (reg:SI 113 [ _1 ])
        (const_int 4 [0x4]))) "../System/map.c":32:7 -1
     (nil))
;;   UD chains for insn luid 7 uid 61
(debug_insn 61 60 62 3 (debug_marker) "../System/map.c":34:3 -1
     (nil))
;;   UD chains for insn luid 8 uid 62
;;      reg 113 { d87(bb 3 insn 59) }
;;      reg 113 { d87(bb 3 insn 59) }
(insn 62 61 63 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (minus:SI (const_int 0 [0])
                        (reg:SI 113 [ _1 ]))
                    (const_int 0 [0])))
            (set (reg:SI 147)
                (minus:SI (const_int 0 [0])
                    (reg:SI 113 [ _1 ])))
        ]) "../System/map.c":32:7 46 {subsi3_compare0}
     (nil))
;;   UD chains for insn luid 9 uid 63
;;      reg 113 { d87(bb 3 insn 59) }
(insn 63 62 64 3 (set (reg:SI 130 [ _42 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../System/map.c":32:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
;;   UD chains for insn luid 10 uid 64
;;      reg 147 { d95(bb 3 insn 62) }
(insn 64 63 65 3 (set (reg:SI 148)
        (and:SI (reg:SI 147)
            (const_int 3 [0x3]))) "../System/map.c":32:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
;;   UD chains for insn luid 11 uid 65
;;      reg 100 { d77(bb 3 insn 62) }
;;      reg 130 { d90(bb 3 insn 63) }
;;      reg 148 { d96(bb 3 insn 64) }
(insn 65 64 68 3 (set (reg:SI 130 [ _42 ])
        (if_then_else:SI (ge:SI (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (neg:SI (reg:SI 148))
            (reg:SI 130 [ _42 ]))) "../System/map.c":32:7 371 {*if_neg_move}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
            (nil))))
;;   UD chains for insn luid 12 uid 68
;;      reg 130 { d91(bb 3 insn 65) }
(insn 68 65 69 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ _42 ])
            (const_int 3 [0x3]))) 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 13 uid 69
;;      reg 100 { d78(bb 3 insn 68) }
(jump_insn 69 68 70 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 261)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 261)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 135 136 137 183 184 185
;; live  out 	 130 135 136 137
;; rd  out 	(4) 130[91],135[92],136[93],137[94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 135 136 137 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 183
;; lr  def 	 100 [cc] 129 149 179
;; live  in  	 130 135 136 137
;; live  gen 	 100 [cc] 129 149 179
;; live  kill	
;; rd  in  	(9) 0[0],100[78],113[87],130[91],135[92],136[93],137[94],147[95],148[96]
;; rd  gen 	(4) 100[79],129[89],149[97],179[107]
;; rd  kill	(10) 100[76,77,78,79,80,81,82],129[89],149[97],179[107]
;;  UD chains for artificial uses at top

(note 70 69 326 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 326
;;      reg 183 { }
(insn 326 70 329 4 (set (reg/f:SI 149)
        (reg/f:SI 183)) -1
     (expr_list:REG_UNUSED (reg/f:SI 149)
        (nil)))
;;   UD chains for insn luid 0 uid 329
(debug_insn 329 326 316 4 (var_location:SI D#9 (reg/f:SI 149)) -1
     (nil))
;;   UD chains for insn luid 1 uid 316
;;      reg 130 { d91(bb 3 insn 65) }
;;      reg 149 { d97(bb 4 insn 326) }
(debug_insn 316 329 72 4 (var_location:SI D#6 (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                (const_int 4 [0x4]))
            (debug_expr:SI D#9)) [2 CSWTCH.10[_42]+0 S4 A32])) -1
     (nil))
;;   UD chains for insn luid 2 uid 72
;;      reg 130 { d91(bb 3 insn 65) }
;;      reg 183 { }
;;   eq_note reg 130 { d91(bb 3 insn 65) }
(insn 72 316 73 4 (set (reg/v:SI 129 [ dirx ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 183)) [2 CSWTCH.10[_42]+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 183)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 CSWTCH.10[_42]+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 3 uid 73
;;      reg 130 { d91(bb 3 insn 65) }
(debug_insn 73 72 74 4 (var_location:SI D#5 (mem/u:SI (plus:SI (ashift:SI (reg:SI 130 [ _42 ])
                (const_int 2 [0x2]))
            (symbol_ref/v:SI ("CSWTCH.11") [flags 0x82]  <var_decl 0000000005fd1ea0 CSWTCH.11>)) [2 CSWTCH.11[_42]+0 S4 A32])) -1
     (nil))
;;   UD chains for insn luid 4 uid 74
(debug_insn 74 73 75 4 (var_location:SI diry (debug_expr:SI D#5)) -1
     (nil))
;;   UD chains for insn luid 5 uid 75
(debug_insn 75 74 76 4 (var_location:SI dirx (debug_expr:SI D#6)) -1
     (nil))
;;   UD chains for insn luid 6 uid 76
(debug_insn 76 75 77 4 (debug_marker) "../System/map.c":57:3 -1
     (nil))
;;   UD chains for insn luid 7 uid 77
;;      reg 129 { d89(bb 4 insn 72) }
;;      reg 137 { d94(bb 8 insn 130) }
(insn 77 76 80 4 (set (reg:SI 179)
        (plus:SI (reg/v:SI 137 [ walkx ])
            (reg/v:SI 129 [ dirx ]))) "../System/map.c":57:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 129 [ dirx ])
        (nil)))
;;   UD chains for insn luid 8 uid 80
;;      reg 179 { d107(bb 4 insn 77) }
(insn 80 77 81 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0]))) "../System/map.c":57:5 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 9 uid 81
;;      reg 100 { d79(bb 4 insn 80) }
(jump_insn 81 80 82 4 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) "../System/map.c":57:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 134)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 135 136 137 179 183 184 185
;; live  out 	 130 135 136 137 179
;; rd  out 	(5) 130[91],135[92],136[93],137[94],179[107]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 135 136 137 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 136 184
;; lr  def 	 100 [cc] 118 150 151 178
;; live  in  	 130 135 136 137 179
;; live  gen 	 100 [cc] 118 150 151 178
;; live  kill	
;; rd  in  	(5) 130[91],135[92],136[93],137[94],179[107]
;; rd  gen 	(5) 100[80],118[88],150[98],151[99],178[106]
;; rd  kill	(11) 100[76,77,78,79,80,81,82],118[88],150[98],151[99],178[106]
;;  UD chains for artificial uses at top

(note 82 81 327 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 327
;;      reg 184 { }
(insn 327 82 84 5 (set (reg/f:SI 150)
        (reg/f:SI 184)) -1
     (expr_list:REG_UNUSED (reg/f:SI 150)
        (nil)))
;;   UD chains for insn luid 1 uid 84
;;      reg 130 { d91(bb 3 insn 65) }
;;      reg 184 { }
;;   eq_note reg 130 { d91(bb 3 insn 65) }
(insn 84 327 85 5 (set (reg/v:SI 118 [ diry ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 184)) [2 CSWTCH.11[_42]+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 184)
        (expr_list:REG_DEAD (reg:SI 130 [ _42 ])
            (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) [2 CSWTCH.11[_42]+0 S4 A32])
                (nil)))))
;;   UD chains for insn luid 2 uid 85
;;      reg 118 { d88(bb 5 insn 84) }
;;      reg 136 { d93(bb 8 insn 133) }
(insn 85 84 86 5 (set (reg:SI 178)
        (plus:SI (reg/v:SI 136 [ walky ])
            (reg/v:SI 118 [ diry ]))) "../System/map.c":57:29 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 118 [ diry ])
        (nil)))
;;   UD chains for insn luid 3 uid 86
;;      reg 178 { d106(bb 5 insn 85) }
(insn 86 85 89 5 (set (reg:SI 151)
        (plus:SI (reg:SI 178)
            (const_int -1 [0xffffffffffffffff]))) "../System/map.c":57:21 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 4 uid 89
;;      reg 151 { d99(bb 5 insn 86) }
(insn 89 86 90 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 22 [0x16]))) "../System/map.c":57:21 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
;;   UD chains for insn luid 5 uid 90
;;      reg 100 { d80(bb 5 insn 89) }
(jump_insn 90 89 91 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) "../System/map.c":57:21 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 134)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 178 179 183 184 185
;; live  out 	 135 136 137 178 179
;; rd  out 	(5) 135[92],136[93],137[94],178[106],179[107]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 178 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179
;; lr  def 	 100 [cc]
;; live  in  	 135 136 137 178 179
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 135[92],136[93],137[94],178[106],179[107]
;; rd  gen 	(1) 100[81]
;; rd  kill	(7) 100[76,77,78,79,80,81,82]
;;  UD chains for artificial uses at top

(note 91 90 94 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 94
;;      reg 179 { d107(bb 4 insn 77) }
(insn 94 91 95 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 23 [0x17]))) "../System/map.c":57:39 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 1 uid 95
;;      reg 100 { d81(bb 6 insn 94) }
(jump_insn 95 94 96 6 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) "../System/map.c":57:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 134)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 178 179 183 184 185
;; live  out 	 135 136 137 178 179
;; rd  out 	(5) 135[92],136[93],137[94],178[106],179[107]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 178 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 178 179 185
;; lr  def 	 100 [cc] 135 153 154 155 156 157 158
;; live  in  	 135 178 179
;; live  gen 	 100 [cc] 135 153 154 155 156 157 158
;; live  kill	
;; rd  in  	(5) 135[92],136[93],137[94],178[106],179[107]
;; rd  gen 	(8) 100[82],135[92],153[100],154[101],155[102],156[103],157[104],158[105]
;; rd  kill	(14) 100[76,77,78,79,80,81,82],135[92],153[100],154[101],155[102],156[103],157[104],158[105]
;;  UD chains for artificial uses at top

(note 96 95 97 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 97
(debug_insn 97 96 98 7 (debug_marker) "../System/map.c":59:4 -1
     (nil))
;;   UD chains for insn luid 1 uid 98
(debug_insn 98 97 99 7 (var_location:QI D#4 (subreg:QI (debug_expr:SI D#6) 0)) "../System/map.c":59:10 -1
     (nil))
;;   UD chains for insn luid 2 uid 99
(debug_insn 99 98 100 7 (var_location:QI D#3 (plus:QI (debug_expr:QI D#4)
        (subreg:QI (debug_expr:SI D#7) 0))) "../System/map.c":59:10 -1
     (nil))
;;   UD chains for insn luid 3 uid 100
(debug_insn 100 99 101 7 (var_location:QI walkx (debug_expr:QI D#3)) "../System/map.c":59:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 101
(debug_insn 101 100 102 7 (debug_marker) "../System/map.c":60:4 -1
     (nil))
;;   UD chains for insn luid 5 uid 102
(debug_insn 102 101 103 7 (var_location:QI D#2 (subreg:QI (debug_expr:SI D#5) 0)) "../System/map.c":60:10 -1
     (nil))
;;   UD chains for insn luid 6 uid 103
(debug_insn 103 102 104 7 (var_location:QI D#1 (plus:QI (debug_expr:QI D#2)
        (subreg:QI (debug_expr:SI D#8) 0))) "../System/map.c":60:10 -1
     (nil))
;;   UD chains for insn luid 7 uid 104
(debug_insn 104 103 105 7 (var_location:QI walky (debug_expr:QI D#1)) "../System/map.c":60:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 105
(debug_insn 105 104 107 7 (debug_marker) "../System/map.c":61:4 -1
     (nil))
;;   UD chains for insn luid 9 uid 107
;;      reg 178 { d106(bb 5 insn 85) }
(insn 107 105 108 7 (set (reg:SI 153)
        (ashift:SI (reg:SI 178)
            (const_int 1 [0x1]))) "../System/map.c":61:23 147 {*arm_shiftsi3}
     (nil))
;;   UD chains for insn luid 10 uid 108
;;      reg 153 { d100(bb 7 insn 107) }
;;      reg 178 { d106(bb 5 insn 85) }
;;   eq_note reg 178 { d106(bb 5 insn 85) }
(insn 108 107 109 7 (set (reg:SI 154)
        (plus:SI (reg:SI 153)
            (reg:SI 178))) "../System/map.c":61:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (mult:SI (reg:SI 178)
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 11 uid 109
;;      reg 154 { d101(bb 7 insn 108) }
(insn 109 108 111 7 (set (reg:SI 155)
        (ashift:SI (reg:SI 154)
            (const_int 3 [0x3]))) "../System/map.c":61:23 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
;;   UD chains for insn luid 12 uid 111
;;      reg 131 { }
;;      reg 155 { d102(bb 7 insn 109) }
(insn 111 109 112 7 (set (reg:SI 156)
        (plus:SI (reg/f:SI 131 [ part.0 ])
            (reg:SI 155))) "../System/map.c":61:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg/f:SI 131 [ part.0 ])
            (nil))))
;;   UD chains for insn luid 13 uid 112
;;      reg 156 { d103(bb 7 insn 111) }
;;      reg 179 { d107(bb 4 insn 77) }
(insn 112 111 328 7 (set (reg/f:SI 157)
        (plus:SI (reg:SI 156)
            (reg:SI 179))) "../System/map.c":61:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
;;   UD chains for insn luid 14 uid 328
;;      reg 185 { }
(insn 328 112 115 7 (set (reg:SI 158)
        (reg:SI 185)) "../System/map.c":61:23 -1
     (expr_list:REG_UNUSED (reg:SI 158)
        (nil)))
;;   UD chains for insn luid 15 uid 115
;;      reg 157 { d104(bb 7 insn 112) }
;;      reg 185 { }
(insn 115 328 116 7 (set (mem:QI (reg/f:SI 157) [0 (*part.0_46)[_5]{lb: 0 sz: 24}[_3]+0 S1 A8])
        (subreg:QI (reg:SI 185) 0)) "../System/map.c":61:23 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_DEAD (reg/f:SI 157)
            (nil))))
;;   UD chains for insn luid 16 uid 116
;;      reg 135 { d92(bb 7 insn 120) }
(debug_insn 116 115 117 7 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
;;   UD chains for insn luid 17 uid 117
(debug_insn 117 116 118 7 (var_location:QI walky (debug_expr:QI D#1)) -1
     (nil))
;;   UD chains for insn luid 18 uid 118
(debug_insn 118 117 119 7 (var_location:QI walkx (debug_expr:QI D#3)) -1
     (nil))
;;   UD chains for insn luid 19 uid 119
(debug_insn 119 118 120 7 (debug_marker) "../System/map.c":31:22 -1
     (nil))
;;   UD chains for insn luid 20 uid 120
;;      reg 135 { d92(bb 7 insn 120) }
(insn 120 119 121 7 (set (reg/v:SI 135 [ i ])
        (plus:SI (reg/v:SI 135 [ i ])
            (const_int 1 [0x1]))) "../System/map.c":31:23 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 21 uid 121
;;      reg 135 { d92(bb 7 insn 120) }
(debug_insn 121 120 122 7 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
;;   UD chains for insn luid 22 uid 122
(debug_insn 122 121 123 7 (var_location:QI walky (debug_expr:QI D#1)) -1
     (nil))
;;   UD chains for insn luid 23 uid 123
(debug_insn 123 122 124 7 (var_location:QI walkx (debug_expr:QI D#3)) -1
     (nil))
;;   UD chains for insn luid 24 uid 124
(debug_insn 124 123 125 7 (debug_marker) "../System/map.c":31:14 -1
     (nil))
;;   UD chains for insn luid 25 uid 125
;;      reg 135 { d92(bb 7 insn 120) }
(insn 125 124 126 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ i ])
            (const_int 250 [0xfa]))) "../System/map.c":31:2 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 26 uid 126
;;      reg 100 { d82(bb 7 insn 125) }
(jump_insn 126 125 127 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) "../System/map.c":31:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 759896892 (nil)))
 -> 146)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 178 179 183 184 185
;; live  out 	 135 178 179
;; rd  out 	(3) 135[92],178[106],179[107]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u97(7){ }u98(13){ }u99(102){ }u100(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 178 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
;; lr  def 	 136 137
;; live  in  	 135 178 179
;; live  gen 	 136 137
;; live  kill	
;; rd  in  	(3) 135[92],178[106],179[107]
;; rd  gen 	(2) 136[93],137[94]
;; rd  kill	(2) 136[93],137[94]
;;  UD chains for artificial uses at top

(note 127 126 318 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 318
;;      reg 179 { d107(bb 4 insn 77) }
(debug_insn 318 127 130 8 (var_location:SI D#7 (zero_extend:SI (subreg:QI (reg:SI 179) 0))) -1
     (nil))
;;   UD chains for insn luid 1 uid 130
;;      reg 179 { d107(bb 4 insn 77) }
(insn 130 318 319 8 (set (reg/v:SI 137 [ walkx ])
        (zero_extend:SI (subreg:QI (reg:SI 179) 0))) "../System/map.c":59:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
;;   UD chains for insn luid 2 uid 319
;;      reg 178 { d106(bb 5 insn 85) }
(debug_insn 319 130 133 8 (var_location:SI D#8 (zero_extend:SI (subreg:QI (reg:SI 178) 0))) -1
     (nil))
;;   UD chains for insn luid 3 uid 133
;;      reg 178 { d106(bb 5 insn 85) }
(insn 133 319 134 8 (set (reg/v:SI 136 [ walky ])
        (zero_extend:SI (subreg:QI (reg:SI 178) 0))) "../System/map.c":60:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 183 184 185
;; live  out 	 135 136 137
;; rd  out 	(3) 135[92],136[93],137[94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }u112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 135 136 137
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 130[91],135[92],136[93],137[94],178[106],179[107]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 134 133 135 9 3 (nil) [3 uses])
(note 135 134 136 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 136
;;      reg 135 { d92(bb 7 insn 120) }
(debug_insn 136 135 137 9 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 137
(debug_insn 137 136 138 9 (var_location:QI walky (subreg:QI (debug_expr:SI D#8) 0)) -1
     (nil))
;;   UD chains for insn luid 2 uid 138
(debug_insn 138 137 142 9 (var_location:QI walkx (subreg:QI (debug_expr:SI D#7) 0)) -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 183 184 185
;; live  out 	 135 136 137
;; rd  out 	(3) 135[92],136[93],137[94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



starting the processing of deferred insns
rescanning insn with uid = 316.
rescanning insn with uid = 329.
ending the processing of deferred insns
setting blocks to analyze 3, 4, 5, 6, 7, 8, 9
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 14 ( 0.54)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 13 (  0.5)
df_worklist_dataflow_doublequeue: n_basic_blocks 26 n_edges 35 count 14 ( 0.54)


starting region dump


generateMap

Dataflow summary:
def_info->table_size = 108, use_info->table_size = 254
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={6d,2u} r2={6d,2u} r3={4d} r7={1d,25u} r12={6d} r13={4d,38u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,25u} r103={1d,24u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r118={1d,1u} r121={2d,9u} r124={3d,9u} r126={3d,3u} r127={2d,8u} r128={1d,2u} r129={1d,1u} r130={2d,6u,2e} r131={1d,2u} r132={2d,7u} r135={2d,6u} r136={2d,2u} r137={2d,1u} r139={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d} r165={2d,2u} r166={2d,2u} r167={1d,1u} r168={1d,1u} r171={1d,1u} r172={1d} r174={1d,4u} r176={1d,4u} r178={1d,5u,1e} r179={1d,5u} r180={1d} r181={1d,3u} r182={1d,1u} r183={1d,2u} r184={1d,2u} r185={1d,2u} 
;;    total ref usage 582{343d,236u,3e} in 202{199 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 12[4,5] 14[6,6] 15[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 48[24,24] 49[25,25] 50[26,26] 51[27,27] 52[28,28] 53[29,29] 54[30,30] 55[31,31] 56[32,32] 57[33,33] 58[34,34] 59[35,35] 60[36,36] 61[37,37] 62[38,38] 63[39,39] 64[40,40] 65[41,41] 66[42,42] 67[43,43] 68[44,44] 69[45,45] 70[46,46] 71[47,47] 72[48,48] 73[49,49] 74[50,50] 75[51,51] 76[52,52] 77[53,53] 78[54,54] 79[55,55] 80[56,56] 81[57,57] 82[58,58] 83[59,59] 84[60,60] 85[61,61] 86[62,62] 87[63,63] 88[64,64] 89[65,65] 90[66,66] 91[67,67] 92[68,68] 93[69,69] 94[70,70] 95[71,71] 96[72,72] 97[73,73] 98[74,74] 99[75,75] 100[76,82] 101[83,83] 104[84,84] 105[85,85] 106[86,86] 113[87,87] 118[88,88] 129[89,89] 130[90,91] 135[92,92] 136[93,93] 137[94,94] 147[95,95] 148[96,96] 149[97,97] 150[98,98] 151[99,99] 153[100,100] 154[101,101] 155[102,102] 156[103,103] 157[104,104] 158[105,105] 178[106,106] 179[107,107] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u23(7){ }u24(13){ }u25(102){ }u26(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 130 147 148
;; live  in  	 135 136 137
;; live  gen 	 0 [r0] 100 [cc] 113 130 147 148
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(3) 135[92],136[93],137[94]
;; rd  gen 	(6) 0[0],100[78],113[87],130[91],147[95],148[96]
;; rd  kill	(14) 0[0],14[6],100[76,77,78,79,80,81,82],113[87],130[90,91],147[95],148[96]
;;  UD chains for artificial uses at top

(code_label 139 113 53 3 5 (nil) [0 uses])
(note 53 139 54 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 54
;;      reg 135 { d92(bb 7 insn 120) }
(debug_insn 54 53 55 3 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 55
(debug_insn 55 54 56 3 (var_location:QI walky (subreg:QI (debug_expr:SI D#8) 0)) -1
     (nil))
;;   UD chains for insn luid 2 uid 56
(debug_insn 56 55 57 3 (var_location:QI walkx (subreg:QI (debug_expr:SI D#7) 0)) -1
     (nil))
;;   UD chains for insn luid 3 uid 57
(debug_insn 57 56 58 3 (debug_marker) "../System/map.c":32:3 -1
     (nil))
;;   UD chains for insn luid 4 uid 58
;;      reg 13 { }
(call_insn 58 57 59 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000005ed0600 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":32:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000005ed0600 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
;;   UD chains for insn luid 5 uid 59
;;      reg 0 { d0(bb 3 insn 58) }
(insn 59 58 60 3 (set (reg:SI 113 [ _1 ])
        (reg:SI 0 r0)) "../System/map.c":32:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 60
;;      reg 113 { d87(bb 3 insn 59) }
(debug_insn 60 59 61 3 (var_location:SI dir (mod:SI (reg:SI 113 [ _1 ])
        (const_int 4 [0x4]))) "../System/map.c":32:7 -1
     (nil))
;;   UD chains for insn luid 7 uid 61
(debug_insn 61 60 62 3 (debug_marker) "../System/map.c":34:3 -1
     (nil))
;;   UD chains for insn luid 8 uid 62
;;      reg 113 { d87(bb 3 insn 59) }
;;      reg 113 { d87(bb 3 insn 59) }
(insn 62 61 63 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (minus:SI (const_int 0 [0])
                        (reg:SI 113 [ _1 ]))
                    (const_int 0 [0])))
            (set (reg:SI 147)
                (minus:SI (const_int 0 [0])
                    (reg:SI 113 [ _1 ])))
        ]) "../System/map.c":32:7 46 {subsi3_compare0}
     (nil))
;;   UD chains for insn luid 9 uid 63
;;      reg 113 { d87(bb 3 insn 59) }
(insn 63 62 64 3 (set (reg:SI 130 [ _42 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../System/map.c":32:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
;;   UD chains for insn luid 10 uid 64
;;      reg 147 { d95(bb 3 insn 62) }
(insn 64 63 65 3 (set (reg:SI 148)
        (and:SI (reg:SI 147)
            (const_int 3 [0x3]))) "../System/map.c":32:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
;;   UD chains for insn luid 11 uid 65
;;      reg 100 { d77(bb 3 insn 62) }
;;      reg 130 { d90(bb 3 insn 63) }
;;      reg 148 { d96(bb 3 insn 64) }
(insn 65 64 68 3 (set (reg:SI 130 [ _42 ])
        (if_then_else:SI (ge:SI (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (neg:SI (reg:SI 148))
            (reg:SI 130 [ _42 ]))) "../System/map.c":32:7 371 {*if_neg_move}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
            (nil))))
;;   UD chains for insn luid 12 uid 68
;;      reg 130 { d91(bb 3 insn 65) }
(insn 68 65 69 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ _42 ])
            (const_int 3 [0x3]))) 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 13 uid 69
;;      reg 100 { d78(bb 3 insn 68) }
(jump_insn 69 68 70 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 261)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 261)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 135 136 137 183 184 185
;; live  out 	 130 135 136 137
;; rd  out 	(4) 130[91],135[92],136[93],137[94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u42(7){ }u43(13){ }u44(102){ }u45(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 135 136 137 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 137 183
;; lr  def 	 100 [cc] 129 149 179
;; live  in  	 130 135 136 137
;; live  gen 	 100 [cc] 129 149 179
;; live  kill	
;; rd  in  	(9) 0[0],100[78],113[87],130[91],135[92],136[93],137[94],147[95],148[96]
;; rd  gen 	(4) 100[79],129[89],149[97],179[107]
;; rd  kill	(10) 100[76,77,78,79,80,81,82],129[89],149[97],179[107]
;;  UD chains for artificial uses at top

(note 70 69 326 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 326
;;      reg 183 { }
(insn 326 70 329 4 (set (reg/f:SI 149)
        (reg/f:SI 183)) -1
     (expr_list:REG_UNUSED (reg/f:SI 149)
        (nil)))
;;   UD chains for insn luid 0 uid 329
;;      reg 149 { d97(bb 4 insn 326) }
(debug_insn 329 326 316 4 (var_location:SI D#9 (reg/f:SI 149)) -1
     (nil))
;;   UD chains for insn luid 1 uid 316
;;      reg 130 { d91(bb 3 insn 65) }
(debug_insn 316 329 72 4 (var_location:SI D#6 (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                (const_int 4 [0x4]))
            (debug_expr:SI D#9)) [2 CSWTCH.10[_42]+0 S4 A32])) -1
     (nil))
;;   UD chains for insn luid 2 uid 72
;;      reg 130 { d91(bb 3 insn 65) }
;;      reg 183 { }
;;   eq_note reg 130 { d91(bb 3 insn 65) }
(insn 72 316 73 4 (set (reg/v:SI 129 [ dirx ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 183)) [2 CSWTCH.10[_42]+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 183)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 CSWTCH.10[_42]+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 3 uid 73
;;      reg 130 { d91(bb 3 insn 65) }
(debug_insn 73 72 74 4 (var_location:SI D#5 (mem/u:SI (plus:SI (ashift:SI (reg:SI 130 [ _42 ])
                (const_int 2 [0x2]))
            (symbol_ref/v:SI ("CSWTCH.11") [flags 0x82]  <var_decl 0000000005fd1ea0 CSWTCH.11>)) [2 CSWTCH.11[_42]+0 S4 A32])) -1
     (nil))
;;   UD chains for insn luid 4 uid 74
(debug_insn 74 73 75 4 (var_location:SI diry (debug_expr:SI D#5)) -1
     (nil))
;;   UD chains for insn luid 5 uid 75
(debug_insn 75 74 76 4 (var_location:SI dirx (debug_expr:SI D#6)) -1
     (nil))
;;   UD chains for insn luid 6 uid 76
(debug_insn 76 75 77 4 (debug_marker) "../System/map.c":57:3 -1
     (nil))
;;   UD chains for insn luid 7 uid 77
;;      reg 129 { d89(bb 4 insn 72) }
;;      reg 137 { d94(bb 8 insn 130) }
(insn 77 76 80 4 (set (reg:SI 179)
        (plus:SI (reg/v:SI 137 [ walkx ])
            (reg/v:SI 129 [ dirx ]))) "../System/map.c":57:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 129 [ dirx ])
        (nil)))
;;   UD chains for insn luid 8 uid 80
;;      reg 179 { d107(bb 4 insn 77) }
(insn 80 77 81 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0]))) "../System/map.c":57:5 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 9 uid 81
;;      reg 100 { d79(bb 4 insn 80) }
(jump_insn 81 80 82 4 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) "../System/map.c":57:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 134)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 135 136 137 179 183 184 185
;; live  out 	 130 135 136 137 179
;; rd  out 	(5) 130[91],135[92],136[93],137[94],179[107]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u54(7){ }u55(13){ }u56(102){ }u57(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 131 135 136 137 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 136 184
;; lr  def 	 100 [cc] 118 150 151 178
;; live  in  	 130 135 136 137 179
;; live  gen 	 100 [cc] 118 150 151 178
;; live  kill	
;; rd  in  	(5) 130[91],135[92],136[93],137[94],179[107]
;; rd  gen 	(5) 100[80],118[88],150[98],151[99],178[106]
;; rd  kill	(11) 100[76,77,78,79,80,81,82],118[88],150[98],151[99],178[106]
;;  UD chains for artificial uses at top

(note 82 81 327 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 327
;;      reg 184 { }
(insn 327 82 84 5 (set (reg/f:SI 150)
        (reg/f:SI 184)) -1
     (expr_list:REG_UNUSED (reg/f:SI 150)
        (nil)))
;;   UD chains for insn luid 1 uid 84
;;      reg 130 { d91(bb 3 insn 65) }
;;      reg 184 { }
;;   eq_note reg 130 { d91(bb 3 insn 65) }
(insn 84 327 85 5 (set (reg/v:SI 118 [ diry ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 184)) [2 CSWTCH.11[_42]+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 184)
        (expr_list:REG_DEAD (reg:SI 130 [ _42 ])
            (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) [2 CSWTCH.11[_42]+0 S4 A32])
                (nil)))))
;;   UD chains for insn luid 2 uid 85
;;      reg 118 { d88(bb 5 insn 84) }
;;      reg 136 { d93(bb 8 insn 133) }
(insn 85 84 86 5 (set (reg:SI 178)
        (plus:SI (reg/v:SI 136 [ walky ])
            (reg/v:SI 118 [ diry ]))) "../System/map.c":57:29 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 118 [ diry ])
        (nil)))
;;   UD chains for insn luid 3 uid 86
;;      reg 178 { d106(bb 5 insn 85) }
(insn 86 85 89 5 (set (reg:SI 151)
        (plus:SI (reg:SI 178)
            (const_int -1 [0xffffffffffffffff]))) "../System/map.c":57:21 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 4 uid 89
;;      reg 151 { d99(bb 5 insn 86) }
(insn 89 86 90 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 22 [0x16]))) "../System/map.c":57:21 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
;;   UD chains for insn luid 5 uid 90
;;      reg 100 { d80(bb 5 insn 89) }
(jump_insn 90 89 91 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) "../System/map.c":57:21 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 134)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 178 179 183 184 185
;; live  out 	 135 136 137 178 179
;; rd  out 	(5) 135[92],136[93],137[94],178[106],179[107]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u65(7){ }u66(13){ }u67(102){ }u68(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 178 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 179
;; lr  def 	 100 [cc]
;; live  in  	 135 136 137 178 179
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 135[92],136[93],137[94],178[106],179[107]
;; rd  gen 	(1) 100[81]
;; rd  kill	(7) 100[76,77,78,79,80,81,82]
;;  UD chains for artificial uses at top

(note 91 90 94 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 94
;;      reg 179 { d107(bb 4 insn 77) }
(insn 94 91 95 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 23 [0x17]))) "../System/map.c":57:39 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 1 uid 95
;;      reg 100 { d81(bb 6 insn 94) }
(jump_insn 95 94 96 6 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) "../System/map.c":57:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 134)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 178 179 183 184 185
;; live  out 	 135 136 137 178 179
;; rd  out 	(5) 135[92],136[93],137[94],178[106],179[107]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u71(7){ }u72(13){ }u73(102){ }u74(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 178 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 178 179 185
;; lr  def 	 100 [cc] 135 153 154 155 156 157 158
;; live  in  	 135 178 179
;; live  gen 	 100 [cc] 135 153 154 155 156 157 158
;; live  kill	
;; rd  in  	(5) 135[92],136[93],137[94],178[106],179[107]
;; rd  gen 	(8) 100[82],135[92],153[100],154[101],155[102],156[103],157[104],158[105]
;; rd  kill	(14) 100[76,77,78,79,80,81,82],135[92],153[100],154[101],155[102],156[103],157[104],158[105]
;;  UD chains for artificial uses at top

(note 96 95 97 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 97
(debug_insn 97 96 98 7 (debug_marker) "../System/map.c":59:4 -1
     (nil))
;;   UD chains for insn luid 1 uid 98
(debug_insn 98 97 99 7 (var_location:QI D#4 (subreg:QI (debug_expr:SI D#6) 0)) "../System/map.c":59:10 -1
     (nil))
;;   UD chains for insn luid 2 uid 99
(debug_insn 99 98 100 7 (var_location:QI D#3 (plus:QI (debug_expr:QI D#4)
        (subreg:QI (debug_expr:SI D#7) 0))) "../System/map.c":59:10 -1
     (nil))
;;   UD chains for insn luid 3 uid 100
(debug_insn 100 99 101 7 (var_location:QI walkx (debug_expr:QI D#3)) "../System/map.c":59:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 101
(debug_insn 101 100 102 7 (debug_marker) "../System/map.c":60:4 -1
     (nil))
;;   UD chains for insn luid 5 uid 102
(debug_insn 102 101 103 7 (var_location:QI D#2 (subreg:QI (debug_expr:SI D#5) 0)) "../System/map.c":60:10 -1
     (nil))
;;   UD chains for insn luid 6 uid 103
(debug_insn 103 102 104 7 (var_location:QI D#1 (plus:QI (debug_expr:QI D#2)
        (subreg:QI (debug_expr:SI D#8) 0))) "../System/map.c":60:10 -1
     (nil))
;;   UD chains for insn luid 7 uid 104
(debug_insn 104 103 105 7 (var_location:QI walky (debug_expr:QI D#1)) "../System/map.c":60:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 105
(debug_insn 105 104 107 7 (debug_marker) "../System/map.c":61:4 -1
     (nil))
;;   UD chains for insn luid 9 uid 107
;;      reg 178 { d106(bb 5 insn 85) }
(insn 107 105 108 7 (set (reg:SI 153)
        (ashift:SI (reg:SI 178)
            (const_int 1 [0x1]))) "../System/map.c":61:23 147 {*arm_shiftsi3}
     (nil))
;;   UD chains for insn luid 10 uid 108
;;      reg 153 { d100(bb 7 insn 107) }
;;      reg 178 { d106(bb 5 insn 85) }
;;   eq_note reg 178 { d106(bb 5 insn 85) }
(insn 108 107 109 7 (set (reg:SI 154)
        (plus:SI (reg:SI 153)
            (reg:SI 178))) "../System/map.c":61:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (mult:SI (reg:SI 178)
                (const_int 3 [0x3]))
            (nil))))
;;   UD chains for insn luid 11 uid 109
;;      reg 154 { d101(bb 7 insn 108) }
(insn 109 108 111 7 (set (reg:SI 155)
        (ashift:SI (reg:SI 154)
            (const_int 3 [0x3]))) "../System/map.c":61:23 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
;;   UD chains for insn luid 12 uid 111
;;      reg 131 { }
;;      reg 155 { d102(bb 7 insn 109) }
(insn 111 109 112 7 (set (reg:SI 156)
        (plus:SI (reg/f:SI 131 [ part.0 ])
            (reg:SI 155))) "../System/map.c":61:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg/f:SI 131 [ part.0 ])
            (nil))))
;;   UD chains for insn luid 13 uid 112
;;      reg 156 { d103(bb 7 insn 111) }
;;      reg 179 { d107(bb 4 insn 77) }
(insn 112 111 328 7 (set (reg/f:SI 157)
        (plus:SI (reg:SI 156)
            (reg:SI 179))) "../System/map.c":61:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
;;   UD chains for insn luid 14 uid 328
;;      reg 185 { }
(insn 328 112 115 7 (set (reg:SI 158)
        (reg:SI 185)) "../System/map.c":61:23 -1
     (expr_list:REG_UNUSED (reg:SI 158)
        (nil)))
;;   UD chains for insn luid 15 uid 115
;;      reg 157 { d104(bb 7 insn 112) }
;;      reg 185 { }
(insn 115 328 116 7 (set (mem:QI (reg/f:SI 157) [0 (*part.0_46)[_5]{lb: 0 sz: 24}[_3]+0 S1 A8])
        (subreg:QI (reg:SI 185) 0)) "../System/map.c":61:23 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_DEAD (reg/f:SI 157)
            (nil))))
;;   UD chains for insn luid 16 uid 116
;;      reg 135 { d92(bb 7 insn 120) }
(debug_insn 116 115 117 7 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
;;   UD chains for insn luid 17 uid 117
(debug_insn 117 116 118 7 (var_location:QI walky (debug_expr:QI D#1)) -1
     (nil))
;;   UD chains for insn luid 18 uid 118
(debug_insn 118 117 119 7 (var_location:QI walkx (debug_expr:QI D#3)) -1
     (nil))
;;   UD chains for insn luid 19 uid 119
(debug_insn 119 118 120 7 (debug_marker) "../System/map.c":31:22 -1
     (nil))
;;   UD chains for insn luid 20 uid 120
;;      reg 135 { d92(bb 7 insn 120) }
(insn 120 119 121 7 (set (reg/v:SI 135 [ i ])
        (plus:SI (reg/v:SI 135 [ i ])
            (const_int 1 [0x1]))) "../System/map.c":31:23 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 21 uid 121
;;      reg 135 { d92(bb 7 insn 120) }
(debug_insn 121 120 122 7 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
;;   UD chains for insn luid 22 uid 122
(debug_insn 122 121 123 7 (var_location:QI walky (debug_expr:QI D#1)) -1
     (nil))
;;   UD chains for insn luid 23 uid 123
(debug_insn 123 122 124 7 (var_location:QI walkx (debug_expr:QI D#3)) -1
     (nil))
;;   UD chains for insn luid 24 uid 124
(debug_insn 124 123 125 7 (debug_marker) "../System/map.c":31:14 -1
     (nil))
;;   UD chains for insn luid 25 uid 125
;;      reg 135 { d92(bb 7 insn 120) }
(insn 125 124 126 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ i ])
            (const_int 250 [0xfa]))) "../System/map.c":31:2 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 26 uid 126
;;      reg 100 { d82(bb 7 insn 125) }
(jump_insn 126 125 127 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) "../System/map.c":31:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 759896892 (nil)))
 -> 146)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 178 179 183 184 185
;; live  out 	 135 178 179
;; rd  out 	(3) 135[92],178[106],179[107]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u97(7){ }u98(13){ }u99(102){ }u100(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 178 179 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 179
;; lr  def 	 136 137
;; live  in  	 135 178 179
;; live  gen 	 136 137
;; live  kill	
;; rd  in  	(3) 135[92],178[106],179[107]
;; rd  gen 	(2) 136[93],137[94]
;; rd  kill	(2) 136[93],137[94]
;;  UD chains for artificial uses at top

(note 127 126 318 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 318
;;      reg 179 { d107(bb 4 insn 77) }
(debug_insn 318 127 130 8 (var_location:SI D#7 (zero_extend:SI (subreg:QI (reg:SI 179) 0))) -1
     (nil))
;;   UD chains for insn luid 1 uid 130
;;      reg 179 { d107(bb 4 insn 77) }
(insn 130 318 319 8 (set (reg/v:SI 137 [ walkx ])
        (zero_extend:SI (subreg:QI (reg:SI 179) 0))) "../System/map.c":59:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
;;   UD chains for insn luid 2 uid 319
;;      reg 178 { d106(bb 5 insn 85) }
(debug_insn 319 130 133 8 (var_location:SI D#8 (zero_extend:SI (subreg:QI (reg:SI 178) 0))) -1
     (nil))
;;   UD chains for insn luid 3 uid 133
;;      reg 178 { d106(bb 5 insn 85) }
(insn 133 319 134 8 (set (reg/v:SI 136 [ walky ])
        (zero_extend:SI (subreg:QI (reg:SI 178) 0))) "../System/map.c":60:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 183 184 185
;; live  out 	 135 136 137
;; rd  out 	(3) 135[92],136[93],137[94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u109(7){ }u110(13){ }u111(102){ }u112(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 183 184 185
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 135 136 137
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 130[91],135[92],136[93],137[94],178[106],179[107]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 134 133 135 9 3 (nil) [3 uses])
(note 135 134 136 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 136
;;      reg 135 { d92(bb 7 insn 120) }
(debug_insn 136 135 137 9 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 137
(debug_insn 137 136 138 9 (var_location:QI walky (subreg:QI (debug_expr:SI D#8) 0)) -1
     (nil))
;;   UD chains for insn luid 2 uid 138
(debug_insn 138 137 142 9 (var_location:QI walkx (subreg:QI (debug_expr:SI D#7) 0)) -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 131 135 136 137 183 184 185
;; live  out 	 135 136 137
;; rd  out 	(3) 135[92],136[93],137[94]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



Analyzing operand (reg:SI 130 [ _42 ]) of insn (insn 68 65 69 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ _42 ])
            (const_int 3 [0x3]))) 268 {*arm_cmpsi_insn}
     (nil))
Analyzing def of (reg:SI 130 [ _42 ]) in insn (insn 65 64 68 3 (set (reg:SI 130 [ _42 ])
        (if_then_else:SI (ge:SI (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (neg:SI (reg:SI 148))
            (reg:SI 130 [ _42 ]))) "../System/map.c":32:7 371 {*if_neg_move}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
            (nil))))
(reg:SI 130 [ _42 ]) in insn (insn 65 64 68 3 (set (reg:SI 130 [ _42 ])
        (if_then_else:SI (ge:SI (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (neg:SI (reg:SI 148))
            (reg:SI 130 [ _42 ]))) "../System/map.c":32:7 371 {*if_neg_move}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
            (nil))))
  is not simple
Loop 2 is not simple.
Doloop: Possible infinite iteration case.
Doloop: The loop is not suitable.
starting the processing of deferred insns
ending the processing of deferred insns


generateMap

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={6d,3u} r1={6d,2u} r2={6d,2u} r3={4d} r7={1d,25u} r12={6d} r13={4d,38u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={14d,11u} r101={3d} r102={1d,25u} r103={1d,24u} r104={3d} r105={3d} r106={3d} r113={1d,4u} r118={1d,1u} r121={2d,9u} r124={3d,9u} r126={3d,3u} r127={2d,8u} r128={1d,2u} r129={1d,1u} r130={2d,6u,2e} r131={1d,2u} r132={2d,7u} r135={2d,6u} r136={2d,2u} r137={2d,1u} r139={1d,1u} r147={1d,1u} r148={1d,1u} r149={1d,1u} r150={1d} r151={1d,1u} r153={1d,1u} r154={1d,1u} r155={1d,1u} r156={1d,1u} r157={1d,1u} r158={1d} r165={2d,2u} r166={2d,2u} r167={1d,1u} r168={1d,1u} r171={1d,1u} r172={1d} r174={1d,4u} r176={1d,4u} r178={1d,5u,1e} r179={1d,5u} r180={1d} r181={1d,3u} r182={1d,1u} r183={1d,2u} r184={1d,2u} r185={1d,2u} 
;;    total ref usage 582{343d,236u,3e} in 202{199 regular + 3 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 8 11 2 NOTE_INSN_FUNCTION_BEG)
(insn 11 2 12 2 (set (reg/f:SI 128 [ saved_stack.2_40 ])
        (reg/f:SI 13 sp)) "../System/map.c":16:19 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../System/map.c":17:2 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:QI walkx (const_int 12 [0xc])) "../System/map.c":17:10 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../System/map.c":18:2 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:QI walky (const_int 12 [0xc])) "../System/map.c":18:10 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/map.c":19:2 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:QI part_size (const_int 24 [0x18])) "../System/map.c":19:16 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/map.c":21:2 -1
     (nil))
(debug_insn 19 18 20 2 (var_location:SI D.7602 (const_int 23 [0x17])) "../System/map.c":21:10 -1
     (nil))
(debug_insn 20 19 21 2 (var_location:SI D.7605 (const_int 23 [0x17])) "../System/map.c":21:10 -1
     (nil))
(insn 21 20 24 2 (set (reg/f:SI 13 sp)
        (plus:SI (reg/f:SI 13 sp)
            (const_int -576 [0xfffffffffffffdc0]))) "../System/map.c":21:10 7 {*arm_addsi3}
     (nil))
(insn 24 21 25 2 (set (reg/f:SI 131 [ part.0 ])
        (reg/f:SI 13 sp)) "../System/map.c":21:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 25 24 26 2 (var_location:SI part.0 (reg/f:SI 13 sp)) "../System/map.c":21:10 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/map.c":22:2 -1
     (nil))
(debug_insn 27 26 28 2 (debug_marker) "../System/map.c":22:6 -1
     (nil))
(debug_insn 28 27 29 2 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../System/map.c":22:14 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 2 r2)
        (const_int 576 [0x240])) "../System/map.c":24:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 2 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/map.c":24:25 728 {*thumb2_movsi_vfp}
     (nil))
(insn 32 31 33 2 (set (reg:SI 0 r0)
        (reg/f:SI 13 sp)) "../System/map.c":24:25 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 33 32 34 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005b0d800 __builtin_memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":24:25 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005b0d800 __builtin_memset>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 34 33 35 2 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 35 34 36 2 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 36 35 39 2 (debug_marker) "../System/map.c":27:2 -1
     (nil))
(insn 39 36 40 2 (set (reg:SI 2 r2)
        (const_int 1250 [0x4e2])) "../System/map.c":27:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 2 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/map.c":27:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 41 40 42 2 (set (reg:SI 0 r0)
        (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)) "../System/map.c":27:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 42 41 43 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005b0d900 memset>) [0 __builtin_memset S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":27:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_UNUSED (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("memset") [flags 0x41]  <function_decl 0000000005b0d900 memset>)
                    (expr_list:REG_EH_REGION (const_int 0 [0])
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (set (reg:SI 0 r0)
                (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 0 r0))
                (expr_list:SI (use (reg:SI 1 r1))
                    (expr_list:SI (use (reg:SI 2 r2))
                        (nil)))))))
(debug_insn 43 42 44 2 (debug_marker) "../System/map.c":28:2 -1
     (nil))
(debug_insn 44 43 45 2 (var_location:SI max_i (const_int 250 [0xfa])) "../System/map.c":28:12 -1
     (nil))
(debug_insn 45 44 46 2 (debug_marker) "../System/map.c":29:2 -1
     (nil))
(debug_insn 46 45 47 2 (debug_marker) "../System/map.c":30:2 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../System/map.c":31:2 -1
     (nil))
(debug_insn 48 47 49 2 (debug_marker) "../System/map.c":31:6 -1
     (nil))
(debug_insn 49 48 50 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 50 49 51 2 (var_location:QI walky (const_int 12 [0xc])) -1
     (nil))
(debug_insn 51 50 52 2 (var_location:QI walkx (const_int 12 [0xc])) -1
     (nil))
(debug_insn 52 51 3 2 (debug_marker) "../System/map.c":31:14 -1
     (nil))
(insn 3 52 320 2 (set (reg/v:SI 135 [ i ])
        (const_int 0 [0])) "../System/map.c":31:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 320 3 4 2 (var_location:SI D#8 (const_int 12 [0xc])) -1
     (nil))
(insn 4 320 317 2 (set (reg/v:SI 136 [ walky ])
        (const_int 12 [0xc])) "../System/map.c":18:10 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 317 4 5 2 (var_location:SI D#7 (const_int 12 [0xc])) -1
     (nil))
(insn 5 317 71 2 (set (reg/v:SI 137 [ walkx ])
        (reg/v:SI 136 [ walky ])) "../System/map.c":17:10 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 12 [0xc])
        (nil)))
(insn 71 5 83 2 (set (reg/f:SI 183)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 71 113 2 (set (reg/f:SI 184)
        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 83 139 2 (set (reg:SI 185)
        (const_int 0 [0])) "../System/map.c":61:23 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 139 113 53 3 5 (nil) [0 uses])
(note 53 139 54 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 54 53 55 3 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
(debug_insn 55 54 56 3 (var_location:QI walky (subreg:QI (debug_expr:SI D#8) 0)) -1
     (nil))
(debug_insn 56 55 57 3 (var_location:QI walkx (subreg:QI (debug_expr:SI D#7) 0)) -1
     (nil))
(debug_insn 57 56 58 3 (debug_marker) "../System/map.c":32:3 -1
     (nil))
(call_insn 58 57 59 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000005ed0600 rand>) [0 rand S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":32:9 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("rand") [flags 0x41]  <function_decl 0000000005ed0600 rand>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(insn 59 58 60 3 (set (reg:SI 113 [ _1 ])
        (reg:SI 0 r0)) "../System/map.c":32:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 60 59 61 3 (var_location:SI dir (mod:SI (reg:SI 113 [ _1 ])
        (const_int 4 [0x4]))) "../System/map.c":32:7 -1
     (nil))
(debug_insn 61 60 62 3 (debug_marker) "../System/map.c":34:3 -1
     (nil))
(insn 62 61 63 3 (parallel [
            (set (reg:CC_NZ 100 cc)
                (compare:CC_NZ (minus:SI (const_int 0 [0])
                        (reg:SI 113 [ _1 ]))
                    (const_int 0 [0])))
            (set (reg:SI 147)
                (minus:SI (const_int 0 [0])
                    (reg:SI 113 [ _1 ])))
        ]) "../System/map.c":32:7 46 {subsi3_compare0}
     (nil))
(insn 63 62 64 3 (set (reg:SI 130 [ _42 ])
        (and:SI (reg:SI 113 [ _1 ])
            (const_int 3 [0x3]))) "../System/map.c":32:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 64 63 65 3 (set (reg:SI 148)
        (and:SI (reg:SI 147)
            (const_int 3 [0x3]))) "../System/map.c":32:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 147)
        (nil)))
(insn 65 64 68 3 (set (reg:SI 130 [ _42 ])
        (if_then_else:SI (ge:SI (reg:CC_NZ 100 cc)
                (const_int 0 [0]))
            (neg:SI (reg:SI 148))
            (reg:SI 130 [ _42 ]))) "../System/map.c":32:7 371 {*if_neg_move}
     (expr_list:REG_DEAD (reg:SI 148)
        (expr_list:REG_DEAD (reg:CC_NZ 100 cc)
            (nil))))
(insn 68 65 69 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 130 [ _42 ])
            (const_int 3 [0x3]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 69 68 70 3 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 261)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 59055804 (nil)))
 -> 261)
(note 70 69 326 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 326 70 329 4 (set (reg/f:SI 149)
        (reg/f:SI 183)) -1
     (expr_list:REG_UNUSED (reg/f:SI 149)
        (nil)))
(debug_insn 329 326 316 4 (var_location:SI D#9 (reg/f:SI 149)) -1
     (nil))
(debug_insn 316 329 72 4 (var_location:SI D#6 (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                (const_int 4 [0x4]))
            (debug_expr:SI D#9)) [2 CSWTCH.10[_42]+0 S4 A32])) -1
     (nil))
(insn 72 316 73 4 (set (reg/v:SI 129 [ dirx ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 183)) [2 CSWTCH.10[_42]+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 183)
        (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                        (const_int 4 [0x4]))
                    (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) [2 CSWTCH.10[_42]+0 S4 A32])
            (nil))))
(debug_insn 73 72 74 4 (var_location:SI D#5 (mem/u:SI (plus:SI (ashift:SI (reg:SI 130 [ _42 ])
                (const_int 2 [0x2]))
            (symbol_ref/v:SI ("CSWTCH.11") [flags 0x82]  <var_decl 0000000005fd1ea0 CSWTCH.11>)) [2 CSWTCH.11[_42]+0 S4 A32])) -1
     (nil))
(debug_insn 74 73 75 4 (var_location:SI diry (debug_expr:SI D#5)) -1
     (nil))
(debug_insn 75 74 76 4 (var_location:SI dirx (debug_expr:SI D#6)) -1
     (nil))
(debug_insn 76 75 77 4 (debug_marker) "../System/map.c":57:3 -1
     (nil))
(insn 77 76 80 4 (set (reg:SI 179)
        (plus:SI (reg/v:SI 137 [ walkx ])
            (reg/v:SI 129 [ dirx ]))) "../System/map.c":57:11 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 129 [ dirx ])
        (nil)))
(insn 80 77 81 4 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 0 [0]))) "../System/map.c":57:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 81 80 82 4 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) "../System/map.c":57:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 134)
(note 82 81 327 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 327 82 84 5 (set (reg/f:SI 150)
        (reg/f:SI 184)) -1
     (expr_list:REG_UNUSED (reg/f:SI 150)
        (nil)))
(insn 84 327 85 5 (set (reg/v:SI 118 [ diry ])
        (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 184)) [2 CSWTCH.11[_42]+0 S4 A32])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 184)
        (expr_list:REG_DEAD (reg:SI 130 [ _42 ])
            (expr_list:REG_EQUAL (mem/u:SI (plus:SI (mult:SI (reg:SI 130 [ _42 ])
                            (const_int 4 [0x4]))
                        (symbol_ref:SI ("*.LANCHOR1") [flags 0x182])) [2 CSWTCH.11[_42]+0 S4 A32])
                (nil)))))
(insn 85 84 86 5 (set (reg:SI 178)
        (plus:SI (reg/v:SI 136 [ walky ])
            (reg/v:SI 118 [ diry ]))) "../System/map.c":57:29 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/v:SI 118 [ diry ])
        (nil)))
(insn 86 85 89 5 (set (reg:SI 151)
        (plus:SI (reg:SI 178)
            (const_int -1 [0xffffffffffffffff]))) "../System/map.c":57:21 7 {*arm_addsi3}
     (nil))
(insn 89 86 90 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 151)
            (const_int 22 [0x16]))) "../System/map.c":57:21 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 151)
        (nil)))
(jump_insn 90 89 91 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) "../System/map.c":57:21 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 440234148 (nil)))
 -> 134)
(note 91 90 94 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 94 91 95 6 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 179)
            (const_int 23 [0x17]))) "../System/map.c":57:39 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 95 94 96 6 (set (pc)
        (if_then_else (gt (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 134)
            (pc))) "../System/map.c":57:39 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 134)
(note 96 95 97 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 97 96 98 7 (debug_marker) "../System/map.c":59:4 -1
     (nil))
(debug_insn 98 97 99 7 (var_location:QI D#4 (subreg:QI (debug_expr:SI D#6) 0)) "../System/map.c":59:10 -1
     (nil))
(debug_insn 99 98 100 7 (var_location:QI D#3 (plus:QI (debug_expr:QI D#4)
        (subreg:QI (debug_expr:SI D#7) 0))) "../System/map.c":59:10 -1
     (nil))
(debug_insn 100 99 101 7 (var_location:QI walkx (debug_expr:QI D#3)) "../System/map.c":59:10 -1
     (nil))
(debug_insn 101 100 102 7 (debug_marker) "../System/map.c":60:4 -1
     (nil))
(debug_insn 102 101 103 7 (var_location:QI D#2 (subreg:QI (debug_expr:SI D#5) 0)) "../System/map.c":60:10 -1
     (nil))
(debug_insn 103 102 104 7 (var_location:QI D#1 (plus:QI (debug_expr:QI D#2)
        (subreg:QI (debug_expr:SI D#8) 0))) "../System/map.c":60:10 -1
     (nil))
(debug_insn 104 103 105 7 (var_location:QI walky (debug_expr:QI D#1)) "../System/map.c":60:10 -1
     (nil))
(debug_insn 105 104 107 7 (debug_marker) "../System/map.c":61:4 -1
     (nil))
(insn 107 105 108 7 (set (reg:SI 153)
        (ashift:SI (reg:SI 178)
            (const_int 1 [0x1]))) "../System/map.c":61:23 147 {*arm_shiftsi3}
     (nil))
(insn 108 107 109 7 (set (reg:SI 154)
        (plus:SI (reg:SI 153)
            (reg:SI 178))) "../System/map.c":61:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 153)
        (expr_list:REG_EQUAL (mult:SI (reg:SI 178)
                (const_int 3 [0x3]))
            (nil))))
(insn 109 108 111 7 (set (reg:SI 155)
        (ashift:SI (reg:SI 154)
            (const_int 3 [0x3]))) "../System/map.c":61:23 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 154)
        (nil)))
(insn 111 109 112 7 (set (reg:SI 156)
        (plus:SI (reg/f:SI 131 [ part.0 ])
            (reg:SI 155))) "../System/map.c":61:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 155)
        (expr_list:REG_DEAD (reg/f:SI 131 [ part.0 ])
            (nil))))
(insn 112 111 328 7 (set (reg/f:SI 157)
        (plus:SI (reg:SI 156)
            (reg:SI 179))) "../System/map.c":61:23 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 156)
        (nil)))
(insn 328 112 115 7 (set (reg:SI 158)
        (reg:SI 185)) "../System/map.c":61:23 -1
     (expr_list:REG_UNUSED (reg:SI 158)
        (nil)))
(insn 115 328 116 7 (set (mem:QI (reg/f:SI 157) [0 (*part.0_46)[_5]{lb: 0 sz: 24}[_3]+0 S1 A8])
        (subreg:QI (reg:SI 185) 0)) "../System/map.c":61:23 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 185)
        (expr_list:REG_DEAD (reg/f:SI 157)
            (nil))))
(debug_insn 116 115 117 7 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
(debug_insn 117 116 118 7 (var_location:QI walky (debug_expr:QI D#1)) -1
     (nil))
(debug_insn 118 117 119 7 (var_location:QI walkx (debug_expr:QI D#3)) -1
     (nil))
(debug_insn 119 118 120 7 (debug_marker) "../System/map.c":31:22 -1
     (nil))
(insn 120 119 121 7 (set (reg/v:SI 135 [ i ])
        (plus:SI (reg/v:SI 135 [ i ])
            (const_int 1 [0x1]))) "../System/map.c":31:23 7 {*arm_addsi3}
     (nil))
(debug_insn 121 120 122 7 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
(debug_insn 122 121 123 7 (var_location:QI walky (debug_expr:QI D#1)) -1
     (nil))
(debug_insn 123 122 124 7 (var_location:QI walkx (debug_expr:QI D#3)) -1
     (nil))
(debug_insn 124 123 125 7 (debug_marker) "../System/map.c":31:14 -1
     (nil))
(insn 125 124 126 7 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 135 [ i ])
            (const_int 250 [0xfa]))) "../System/map.c":31:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 126 125 127 7 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 146)
            (pc))) "../System/map.c":31:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 759896892 (nil)))
 -> 146)
(note 127 126 318 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 318 127 130 8 (var_location:SI D#7 (zero_extend:SI (subreg:QI (reg:SI 179) 0))) -1
     (nil))
(insn 130 318 319 8 (set (reg/v:SI 137 [ walkx ])
        (zero_extend:SI (subreg:QI (reg:SI 179) 0))) "../System/map.c":59:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 179)
        (nil)))
(debug_insn 319 130 133 8 (var_location:SI D#8 (zero_extend:SI (subreg:QI (reg:SI 178) 0))) -1
     (nil))
(insn 133 319 134 8 (set (reg/v:SI 136 [ walky ])
        (zero_extend:SI (subreg:QI (reg:SI 178) 0))) "../System/map.c":60:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(code_label 134 133 135 9 3 (nil) [3 uses])
(note 135 134 136 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 136 135 137 9 (var_location:SI i (reg/v:SI 135 [ i ])) -1
     (nil))
(debug_insn 137 136 138 9 (var_location:QI walky (subreg:QI (debug_expr:SI D#8) 0)) -1
     (nil))
(debug_insn 138 137 142 9 (var_location:QI walkx (subreg:QI (debug_expr:SI D#7) 0)) -1
     (nil))
      ; pc falls through to BB 3
(note 142 138 143 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 143 142 7 10 (set (reg:SI 126 [ ivtmp.28 ])
        (const:SI (plus:SI (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)
                (const_int 49 [0x31])))) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 7 143 196 10 (set (reg:SI 124 [ ivtmp.27 ])
        (const_int -6 [0xfffffffffffffffa])) "../System/map.c":69:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 196 7 323 10 (set (reg:SI 181)
        (const_int 0 [0])) "../System/map.c":78:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 323 196 146 10 (set (reg:SI 182)
        (reg:SI 181)) "../System/map.c":78:14 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 20
(code_label 146 323 147 11 4 (nil) [1 uses])
(note 147 146 148 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 148 147 149 11 (set (reg:SI 121 [ ivtmp.36 ])
        (const:SI (plus:SI (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)
                (const_int 25 [0x19])))) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 149 148 151 11 (set (reg:SI 132 [ ivtmp.38 ])
        (reg/f:SI 131 [ part.0 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 131 [ part.0 ])
        (nil)))
(insn 151 149 176 11 (set (reg/f:SI 139 [ _113 ])
        (plus:SI (reg:SI 121 [ ivtmp.36 ])
            (const_int 1200 [0x4b0]))) 7 {*arm_addsi3}
     (expr_list:REG_EQUAL (const:SI (plus:SI (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)
                (const_int 1225 [0x4c9])))
        (nil)))
(code_label 176 151 152 12 7 (nil) [0 uses])
(note 152 176 153 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 153 152 154 12 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 154 153 155 12 (var_location:SI x (const_int 0 [0])) -1
     (nil))
(debug_insn 155 154 158 12 (debug_marker) "../System/map.c":70:15 -1
     (nil))
(insn 158 155 159 12 (set (reg:SI 165)
        (unspec:SI [
                (mem:SI (reg:SI 132 [ ivtmp.38 ]) [0 MEM <char[1:24]> [(void *)_30]+0 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 159 158 160 12 (set (reg:SI 166)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 4 [0x4])) [0 MEM <char[1:24]> [(void *)_30]+4 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 160 159 161 12 (set (reg:SI 167)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 8 [0x8])) [0 MEM <char[1:24]> [(void *)_30]+8 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 161 160 162 12 (set (reg:SI 168)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 12 [0xc])) [0 MEM <char[1:24]> [(void *)_30]+12 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 162 161 163 12 (set (mem:SI (reg:SI 121 [ ivtmp.36 ]) [0 MEM <char[1:24]> [(void *)_24]+0 S4 A8])
        (unspec:SI [
                (reg:SI 165)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 163 162 164 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 4 [0x4])) [0 MEM <char[1:24]> [(void *)_24]+4 S4 A8])
        (unspec:SI [
                (reg:SI 166)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(insn 164 163 165 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 8 [0x8])) [0 MEM <char[1:24]> [(void *)_24]+8 S4 A8])
        (unspec:SI [
                (reg:SI 167)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 167)
        (nil)))
(insn 165 164 166 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 12 [0xc])) [0 MEM <char[1:24]> [(void *)_24]+12 S4 A8])
        (unspec:SI [
                (reg:SI 168)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 168)
        (nil)))
(insn 166 165 167 12 (set (reg:SI 165)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 16 [0x10])) [0 MEM <char[1:24]> [(void *)_30]+16 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 167 166 168 12 (set (reg:SI 166)
        (unspec:SI [
                (mem:SI (plus:SI (reg:SI 132 [ ivtmp.38 ])
                        (const_int 20 [0x14])) [0 MEM <char[1:24]> [(void *)_30]+20 S4 A8])
            ] UNSPEC_UNALIGNED_LOAD)) "../System/map.c":71:17 154 {unaligned_loadsi}
     (nil))
(insn 168 167 169 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 16 [0x10])) [0 MEM <char[1:24]> [(void *)_24]+16 S4 A8])
        (unspec:SI [
                (reg:SI 165)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 169 168 170 12 (set (mem:SI (plus:SI (reg:SI 121 [ ivtmp.36 ])
                (const_int 20 [0x14])) [0 MEM <char[1:24]> [(void *)_24]+20 S4 A8])
        (unspec:SI [
                (reg:SI 166)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":71:17 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 166)
        (nil)))
(debug_insn 170 169 171 12 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 171 170 172 12 (debug_marker) "../System/map.c":69:19 -1
     (nil))
(debug_insn 172 171 173 12 (var_location:SI y (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 173 172 174 12 (debug_marker) "../System/map.c":69:14 -1
     (nil))
(insn 174 173 175 12 (set (reg:SI 121 [ ivtmp.36 ])
        (plus:SI (reg:SI 121 [ ivtmp.36 ])
            (const_int 50 [0x32]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
(insn 175 174 177 12 (set (reg:SI 132 [ ivtmp.38 ])
        (plus:SI (reg:SI 132 [ ivtmp.38 ])
            (const_int 24 [0x18]))) "../System/map.c":69:2 7 {*arm_addsi3}
     (nil))
(insn 177 175 178 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121 [ ivtmp.36 ])
            (reg/f:SI 139 [ _113 ]))) "../System/map.c":69:2 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/f:SI 139 [ _113 ])
        (nil)))
(jump_insn 178 177 322 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 322)
            (pc))) "../System/map.c":69:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1029002596 (nil)))
 -> 322)
      ; pc falls through to BB 10
(code_label 322 178 321 25 18 (nil) [1 uses])
(note 321 322 202 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 12
(code_label 202 321 183 13 10 (nil) [1 uses])
(note 183 202 184 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 184 183 185 13 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(insn 185 184 287 13 (set (reg:SI 127 [ ivtmp.17 ])
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int 1 [0x1]))) 7 {*arm_addsi3}
     (nil))
      ; pc falls through to BB 15
(code_label 287 185 286 14 17 (nil) [1 uses])
(note 286 287 6 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 6 286 324 14 (set (reg:SI 127 [ ivtmp.17 ])
        (const_int 2 [0x2])) "../System/map.c":17:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 324 6 234 14 (set (reg:SI 180)
        (reg:SI 181)) "../System/map.c":78:14 -1
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_UNUSED (reg:SI 180)
            (nil))))
(code_label 234 324 186 15 13 (nil) [0 uses])
(note 186 234 187 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 187 186 188 15 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 188 187 189 15 (debug_marker) "../System/map.c":77:4 -1
     (nil))
(insn 189 188 192 15 (set (reg:SI 171)
        (plus:SI (reg:SI 127 [ ivtmp.17 ])
            (const_int -19 [0xffffffffffffffed]))) "../System/map.c":77:6 7 {*arm_addsi3}
     (nil))
(insn 192 189 193 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 171)
            (const_int 6 [0x6]))) "../System/map.c":77:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 171)
        (nil)))
(jump_insn 193 192 194 15 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 205)
            (pc))) "../System/map.c":77:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1073741828 (nil)))
 -> 205)
(note 194 193 195 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(debug_insn 195 194 325 16 (debug_marker) "../System/map.c":78:4 -1
     (nil))
(insn 325 195 198 16 (set (reg:SI 172)
        (reg:SI 182)) "../System/map.c":78:14 -1
     (expr_list:REG_DEAD (reg:SI 182)
        (expr_list:REG_UNUSED (reg:SI 172)
            (nil))))
(insn 198 325 199 16 (set (mem:QI (plus:SI (reg:SI 126 [ ivtmp.28 ])
                (reg:SI 127 [ ivtmp.17 ])) [0 MEM[base: _106, index: ivtmp.17_86, offset: 0B]+0 S1 A8])
        (subreg:QI (reg:SI 181) 0)) "../System/map.c":78:14 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg:SI 126 [ ivtmp.28 ])
            (nil))))
(debug_insn 199 198 200 16 (debug_marker) "../System/map.c":76:20 -1
     (nil))
(debug_insn 200 199 201 16 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
(debug_insn 201 200 205 16 (debug_marker) "../System/map.c":76:15 -1
     (nil))
      ; pc falls through to BB 13
(code_label 205 201 206 17 9 (nil) [1 uses])
(note 206 205 207 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 207 206 208 17 (var_location:SI x (plus:SI (reg:SI 127 [ ivtmp.17 ])
        (const_int -1 [0xffffffffffffffff]))) -1
     (nil))
(debug_insn 208 207 209 17 (debug_marker) "../System/map.c":76:20 -1
     (nil))
(debug_insn 209 208 210 17 (var_location:SI x (reg:SI 127 [ ivtmp.17 ])) -1
     (nil))
(debug_insn 210 209 211 17 (debug_marker) "../System/map.c":76:15 -1
     (nil))
(insn 211 210 212 17 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 127 [ ivtmp.17 ])
            (const_int 26 [0x1a]))) "../System/map.c":76:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 212 211 216 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 202)
            (pc))) "../System/map.c":76:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1030747484 (nil)))
 -> 202)
      ; pc falls through to BB 23
(note 216 212 217 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 217 216 218 18 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 7 [0x7]))) -1
     (nil))
(debug_insn 218 217 219 18 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 219 218 220 18 (debug_marker) "../System/map.c":75:19 -1
     (nil))
(debug_insn 220 219 221 18 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
(debug_insn 221 220 222 18 (debug_marker) "../System/map.c":75:14 -1
     (nil))
(insn 222 221 223 18 (set (reg:SI 124 [ ivtmp.27 ])
        (plus:SI (reg:SI 124 [ ivtmp.27 ])
            (const_int 1 [0x1]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
(insn 223 222 224 18 (set (reg:SI 126 [ ivtmp.28 ])
        (plus:SI (reg:SI 126 [ ivtmp.28 ])
            (const_int 50 [0x32]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
(insn 224 223 225 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ ivtmp.27 ])
            (const_int 19 [0x13]))) "../System/map.c":75:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 225 224 279 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 243)
            (pc))) "../System/map.c":75:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 214971636 (nil)))
 -> 243)
(code_label 279 225 226 19 16 (nil) [0 uses])
(note 226 279 227 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 227 226 228 19 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 228 227 229 19 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
(code_label 229 228 230 20 6 (nil) [0 uses])
(note 230 229 231 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 231 230 232 20 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 7 [0x7]))) -1
     (nil))
(debug_insn 232 231 233 20 (var_location:SI x (const_int 1 [0x1])) -1
     (nil))
(debug_insn 233 232 237 20 (debug_marker) "../System/map.c":76:15 -1
     (nil))
(insn 237 233 238 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 124 [ ivtmp.27 ])
            (const_int 10 [0xa]))) 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 238 237 243 20 (set (pc)
        (if_then_else (leu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 287)
            (pc))) 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 858993460 (nil)))
 -> 287)
      ; pc falls through to BB 18
(code_label 243 238 244 21 12 (nil) [1 uses])
(note 244 243 245 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 245 244 247 21 (set (reg/f:SI 174)
        (const:SI (plus:SI (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)
                (const_int 625 [0x271])))) "../System/map.c":84:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 247 245 248 21 (set (reg:SI 176)
        (const_int 0 [0])) "../System/map.c":84:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 248 247 249 21 (set (mem/c:SI (reg/f:SI 174) [0 MEM <char[1:13]> [(void *)&map + 625B]+0 S4 A8])
        (unspec:SI [
                (reg:SI 176)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":84:21 158 {unaligned_storesi}
     (nil))
(insn 249 248 250 21 (set (mem/c:SI (plus:SI (reg/f:SI 174)
                (const_int 4 [0x4])) [0 MEM <char[1:13]> [(void *)&map + 625B]+4 S4 A8])
        (unspec:SI [
                (reg:SI 176)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":84:21 158 {unaligned_storesi}
     (nil))
(insn 250 249 252 21 (set (mem/c:SI (plus:SI (reg/f:SI 174)
                (const_int 8 [0x8])) [0 MEM <char[1:13]> [(void *)&map + 625B]+8 S4 A8])
        (unspec:SI [
                (reg:SI 176)
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":84:21 158 {unaligned_storesi}
     (nil))
(insn 252 250 253 21 (set (mem/c:QI (plus:SI (reg/f:SI 174)
                (const_int 12 [0xc])) [0 MEM <char[1:13]> [(void *)&map + 625B]+12 S1 A8])
        (subreg:QI (reg:SI 176) 0)) "../System/map.c":84:21 263 {*arm_movqi_insn}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg/f:SI 174)
            (nil))))
(debug_insn 253 252 254 21 (var_location:SI pathy (clobber (const_int 0 [0]))) "../System/map.c":82:18 -1
     (nil))
(debug_insn 254 253 255 21 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 255 254 256 21 (var_location:SI pathx (clobber (const_int 0 [0]))) -1
     (nil))
(insn 256 255 257 21 (clobber (mem:BLK (scratch) [0  A8])) -1
     (nil))
(insn 257 256 258 21 (clobber (mem:BLK (reg/f:SI 13 sp) [0  A8])) -1
     (nil))
(insn 258 257 261 21 (set (reg/f:SI 13 sp)
        (reg/f:SI 128 [ saved_stack.2_40 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ saved_stack.2_40 ])
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 24
(code_label 261 258 262 22 2 (nil) [1 uses])
(note 262 261 263 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 263 262 264 22 (debug_marker) "../System/map.c":54:4 -1
     (nil))
(insn 264 263 265 22 (clobber (mem:BLK (scratch) [0  A8])) -1
     (nil))
(insn 265 264 266 22 (clobber (mem:BLK (reg/f:SI 13 sp) [0  A8])) -1
     (nil))
(insn 266 265 272 22 (set (reg/f:SI 13 sp)
        (reg/f:SI 128 [ saved_stack.2_40 ])) 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 128 [ saved_stack.2_40 ])
        (expr_list:REG_ARGS_SIZE (const_int 0 [0])
            (nil))))
      ; pc falls through to BB 24
(note 272 266 273 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 273 272 274 23 (var_location:SI x (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 274 273 275 23 (debug_marker) "../System/map.c":75:19 -1
     (nil))
(debug_insn 275 274 276 23 (var_location:SI y (plus:SI (reg:SI 124 [ ivtmp.27 ])
        (const_int 8 [0x8]))) -1
     (nil))
(debug_insn 276 275 277 23 (debug_marker) "../System/map.c":75:14 -1
     (nil))
(insn 277 276 278 23 (set (reg:SI 124 [ ivtmp.27 ])
        (plus:SI (reg:SI 124 [ ivtmp.27 ])
            (const_int 1 [0x1]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
(insn 278 277 282 23 (set (reg:SI 126 [ ivtmp.28 ])
        (plus:SI (reg:SI 126 [ ivtmp.28 ])
            (const_int 50 [0x32]))) "../System/map.c":75:2 7 {*arm_addsi3}
     (nil))
      ; pc falls through to BB 19
(code_label 282 278 283 24 1 (nil) [0 uses])
(note 283 282 0 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

;; Function drawMiniMap (drawMiniMap, funcdef_no=5, decl_uid=5635, cgraph_uid=6, symbol_order=5)

Doloop: Processing loop 1.
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 34, 35
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 56 count 63 (  1.8)
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 56 count 71 (    2)
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 56 count 72 (    2)


starting region dump


drawMiniMap

Dataflow summary:
def_info->table_size = 768, use_info->table_size = 363
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,16u} r1={17d,8u} r2={17d,19u} r3={9d} r7={1d,35u} r12={16d} r13={1d,43u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={29d,21u} r101={8d} r102={1d,35u} r103={1d,34u} r104={8d} r105={8d} r106={8d} r115={1d,2u} r118={1d,1u} r119={1d,6u} r120={1d,6u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={8d,19u} r126={1d,2u} r127={1d,2u} r128={2d,7u} r129={2d,3u} r130={2d,7u} r134={1d,4u} r140={1d,1u} r144={1d,4u} r150={1d,1u} r154={1d,4u} r160={1d,1u} r164={1d,4u} r170={1d,1u} r171={2d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d} r184={1d} r185={1d} r186={1d} r187={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} r228={1d,1u} r232={1d} r233={1d,1u} r234={1d,1u} r235={1d,1u} r239={1d} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={3d,4u} r244={1d,5u} r245={1d} r246={1d,2u} r247={1d,2u} r248={1d,2u} r249={1d,2u} r250={1d,11u} r251={1d,2u} r252={1d,1u} r253={1d,1u} r254={1d,2u} 
;;    total ref usage 1176{811d,365u,0e} in 264{256 regular + 8 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692
;;  reg->defs[] map:	0[0,15] 1[16,31] 2[32,47] 3[48,55] 12[56,71] 14[72,79] 15[80,87] 16[88,95] 17[96,103] 18[104,111] 19[112,119] 20[120,127] 21[128,135] 22[136,143] 23[144,151] 24[152,159] 25[160,167] 26[168,175] 27[176,183] 28[184,191] 29[192,199] 30[200,207] 31[208,215] 48[216,223] 49[224,231] 50[232,239] 51[240,247] 52[248,255] 53[256,263] 54[264,271] 55[272,279] 56[280,287] 57[288,295] 58[296,303] 59[304,311] 60[312,319] 61[320,327] 62[328,335] 63[336,343] 64[344,351] 65[352,359] 66[360,367] 67[368,375] 68[376,383] 69[384,391] 70[392,399] 71[400,407] 72[408,415] 73[416,423] 74[424,431] 75[432,439] 76[440,447] 77[448,455] 78[456,463] 79[464,471] 80[472,479] 81[480,487] 82[488,495] 83[496,503] 84[504,511] 85[512,519] 86[520,527] 87[528,535] 88[536,543] 89[544,551] 90[552,559] 91[560,567] 92[568,575] 93[576,583] 94[584,591] 95[592,599] 96[600,607] 97[608,615] 98[616,623] 99[624,631] 100[632,660] 101[661,668] 104[669,676] 105[677,684] 106[685,692] 118[693,693] 119[694,694] 120[695,695] 122[696,696] 123[697,697] 124[698,698] 125[699,706] 128[707,707] 129[708,709] 130[710,711] 134[712,712] 140[713,713] 144[714,714] 150[715,715] 154[716,716] 160[717,717] 164[718,718] 170[719,719] 171[720,720] 183[721,721] 184[722,722] 185[723,723] 186[724,724] 187[725,725] 188[726,726] 190[727,727] 192[728,728] 194[729,729] 195[730,730] 196[731,731] 198[732,732] 199[733,733] 200[734,734] 202[735,735] 204[736,736] 206[737,737] 207[738,738] 208[739,739] 210[740,740] 211[741,741] 212[742,742] 214[743,743] 216[744,744] 218[745,745] 219[746,746] 220[747,747] 222[748,748] 223[749,749] 224[750,750] 226[751,751] 228[752,752] 232[753,753] 233[754,754] 234[755,755] 235[756,756] 239[757,757] 240[758,758] 241[759,759] 242[760,760] 243[761,763] 245[764,764] 247[765,765] 248[766,766] 249[767,767] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(1) 100[632]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660]
;;  UD chains for artificial uses at top

(code_label 310 276 29 3 39 (nil) [0 uses])
(note 29 310 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 30
;;      reg 130 { d711(bb 32 insn 4) d710(bb 30 insn 306) }
(debug_insn 30 29 31 3 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 31
(debug_insn 31 30 32 3 (debug_marker) "../System/map.c":94:4 -1
     (nil))
;;   UD chains for insn luid 2 uid 32
(debug_insn 32 31 33 3 (debug_marker) "../System/map.c":95:4 -1
     (nil))
;;   UD chains for insn luid 3 uid 33
;;      reg 128 { d707(bb 31 insn 315) }
(insn 33 32 34 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 0 [0]))) "../System/map.c":95:6 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 4 uid 34
;;      reg 100 { d632(bb 3 insn 33) }
(jump_insn 34 33 35 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 232894604 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(1) 100[633]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660]
;;  UD chains for artificial uses at top

(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 36
;;      reg 130 { d711(bb 32 insn 4) d710(bb 30 insn 306) }
(insn 36 35 37 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 0 [0]))) "../System/map.c":95:14 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 1 uid 37
;;      reg 100 { d633(bb 4 insn 36) }
(jump_insn 37 36 38 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 386547060 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(1) 100[634]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660]
;;  UD chains for artificial uses at top

(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 39
;;      reg 128 { d707(bb 31 insn 315) }
(insn 39 38 40 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 48 [0x30]))) "../System/map.c":95:24 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 1 uid 40
;;      reg 100 { d634(bb 5 insn 39) }
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241269788 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(1) 100[635]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660]
;;  UD chains for artificial uses at top

(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 42
;;      reg 130 { d711(bb 32 insn 4) d710(bb 30 insn 306) }
(insn 42 41 43 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 98 [0x62]))) "../System/map.c":95:47 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 1 uid 43
;;      reg 100 { d635(bb 6 insn 42) }
(jump_insn 43 42 44 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../System/map.c":95:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 602047044 (nil)))
 -> 56)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 118 125
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 118 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[1],118[693],125[699]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],118[693],125[699,700,701,702,703,704,705,706]
;;  UD chains for artificial uses at top

(code_label 44 43 45 7 30 (nil) [3 uses])
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 46
(debug_insn 46 45 47 7 (debug_marker) "../System/map.c":96:5 -1
     (nil))
;;   UD chains for insn luid 1 uid 47
(insn 47 46 48 7 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 48
;;      reg 2 { d32(bb 7 insn 47) }
(insn 48 47 49 7 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
;;   UD chains for insn luid 3 uid 49
(insn 49 48 50 7 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 50
;;      reg 13 { }
;;      reg 0 { d0(bb 7 insn 49) }
;;      reg 1 { d16(bb 7 insn 48) }
;;      reg 2 { d32(bb 7 insn 47) }
(call_insn 50 49 51 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":96:13 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 51
;;      reg 0 { d1(bb 7 insn 50) }
(insn 51 50 52 7 (set (reg:SI 118 [ _7 ])
        (reg:SI 0 r0)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 52
;;      reg 118 { d693(bb 7 insn 51) }
(insn 52 51 53 7 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 118 [ _7 ]) 0))) "../System/map.c":96:11 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
;;   UD chains for insn luid 7 uid 53
;;      reg 125 { d699(bb 7 insn 52) }
(debug_insn 53 52 56 7 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":96:11 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 125 128 129 130 171 247 248 249
;; rd  out 	(11) 119[694],125[699],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 247 248 249 252
;; lr  def 	 100 [cc] 120 183 184 185 186 187 188
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 120 183 184 185 186 187 188
;; live  kill	
;; rd  in  	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(8) 100[637],120[695],183[721],184[722],185[723],186[724],187[725],188[726]
;; rd  kill	(36) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],120[695],183[721],184[722],185[723],186[724],187[725],188[726]
;;  UD chains for artificial uses at top

(code_label 56 53 57 8 31 (nil) [1 uses])
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 58
(debug_insn 58 57 59 8 (debug_marker) "../System/map.c":98:5 -1
     (nil))
;;   UD chains for insn luid 1 uid 59
;;      reg 130 { d711(bb 32 insn 4) d710(bb 30 insn 306) }
(insn 59 58 381 8 (set (reg:SI 120 [ _9 ])
        (ashiftrt:SI (reg/v:SI 130 [ x ])
            (const_int 1 [0x1]))) "../System/map.c":98:18 147 {*arm_shiftsi3}
     (nil))
;;   UD chains for insn luid 2 uid 381
;;      reg 252 { }
(insn 381 59 376 8 (set (reg/f:SI 183)
        (reg/f:SI 252)) "../System/map.c":98:16 -1
     (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_UNUSED (reg/f:SI 183)
            (nil))))
;;   UD chains for insn luid 3 uid 376
;;      reg 247 { d765(bb 32 insn 61) }
(insn 376 381 377 8 (set (reg:SI 185)
        (reg:SI 247)) "../System/map.c":98:16 -1
     (expr_list:REG_UNUSED (reg:SI 185)
        (nil)))
;;   UD chains for insn luid 4 uid 377
;;      reg 248 { d766(bb 32 insn 62) }
(insn 377 376 378 8 (set (reg:SI 184)
        (reg:SI 248)) "../System/map.c":98:16 -1
     (expr_list:REG_UNUSED (reg:SI 184)
        (nil)))
;;   UD chains for insn luid 5 uid 378
;;      reg 249 { d767(bb 32 insn 63) }
(insn 378 377 64 8 (set (reg:SI 186)
        (reg:SI 249)) "../System/map.c":98:16 -1
     (expr_list:REG_UNUSED (reg:SI 186)
        (nil)))
;;   UD chains for insn luid 6 uid 64
;;      reg 120 { d695(bb 8 insn 59) }
;;      reg 249 { d767(bb 32 insn 63) }
(insn 64 378 65 8 (set (reg/f:SI 187)
        (plus:SI (reg:SI 249)
            (reg:SI 120 [ _9 ]))) "../System/map.c":98:16 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 7 uid 65
;;      reg 187 { d725(bb 8 insn 64) }
(insn 65 64 66 8 (set (reg:SI 188 [ map[_8][_9] ])
        (zero_extend:SI (mem:QI (reg/f:SI 187) [0 map[_8][_9]+0 S1 A8]))) "../System/map.c":98:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 187)
        (nil)))
;;   UD chains for insn luid 8 uid 66
;;      reg 188 { d726(bb 8 insn 65) }
(insn 66 65 67 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 188 [ map[_8][_9] ])
            (const_int 0 [0]))) "../System/map.c":98:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ map[_8][_9] ])
        (nil)))
;;   UD chains for insn luid 9 uid 67
;;      reg 100 { d637(bb 8 insn 66) }
(jump_insn 67 66 68 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "../System/map.c":98:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 79)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 128 129 130 171 247 248 249
;; rd  out 	(11) 119[694],120[695],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 122 125
;; live  in  	 119 120 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 122 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(11) 119[694],120[695],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[3],122[696],125[700]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],122[696],125[699,700,701,702,703,704,705,706]
;;  UD chains for artificial uses at top

(note 68 67 69 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 69
(debug_insn 69 68 70 9 (debug_marker) "../System/map.c":98:28 -1
     (nil))
;;   UD chains for insn luid 1 uid 70
(insn 70 69 71 9 (set (reg:SI 2 r2)
        (const_int 255 [0xff])) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 71
;;      reg 2 { d34(bb 9 insn 70) }
(insn 71 70 72 9 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
;;   UD chains for insn luid 3 uid 72
;;      reg 2 { d34(bb 9 insn 70) }
(insn 72 71 73 9 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
;;   UD chains for insn luid 4 uid 73
;;      reg 13 { }
;;      reg 0 { d2(bb 9 insn 72) }
;;      reg 1 { d18(bb 9 insn 71) }
;;      reg 2 { d34(bb 9 insn 70) }
(call_insn 73 72 74 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":98:36 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 74
;;      reg 0 { d3(bb 9 insn 73) }
(insn 74 73 75 9 (set (reg:SI 122 [ _11 ])
        (reg:SI 0 r0)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 75
;;      reg 122 { d696(bb 9 insn 74) }
(insn 75 74 76 9 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 122 [ _11 ]) 0))) "../System/map.c":98:34 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
;;   UD chains for insn luid 7 uid 76
;;      reg 125 { d700(bb 9 insn 75) }
(debug_insn 76 75 79 9 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":98:34 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(12) 119[694],120[695],125[700],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 123 125
;; live  in  	 119 120 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 123 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(11) 119[694],120[695],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[5],123[697],125[701]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],123[697],125[699,700,701,702,703,704,705,706]
;;  UD chains for artificial uses at top

(code_label 79 76 80 10 33 (nil) [1 uses])
(note 80 79 81 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 81
(debug_insn 81 80 82 10 (debug_marker) "../System/map.c":99:10 -1
     (nil))
;;   UD chains for insn luid 1 uid 82
(insn 82 81 83 10 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 83
;;      reg 2 { d36(bb 10 insn 82) }
(insn 83 82 84 10 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
;;   UD chains for insn luid 3 uid 84
;;      reg 2 { d36(bb 10 insn 82) }
(insn 84 83 85 10 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
;;   UD chains for insn luid 4 uid 85
;;      reg 13 { }
;;      reg 0 { d4(bb 10 insn 84) }
;;      reg 1 { d20(bb 10 insn 83) }
;;      reg 2 { d36(bb 10 insn 82) }
(call_insn 85 84 86 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":99:18 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 86
;;      reg 0 { d5(bb 10 insn 85) }
(insn 86 85 87 10 (set (reg:SI 123 [ _12 ])
        (reg:SI 0 r0)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 87
;;      reg 123 { d697(bb 10 insn 86) }
(insn 87 86 88 10 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 123 [ _12 ]) 0))) "../System/map.c":99:16 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
;;   UD chains for insn luid 7 uid 88
;;      reg 125 { d701(bb 10 insn 87) }
(debug_insn 88 87 89 10 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":99:16 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(12) 119[694],120[695],125[701],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(7){ }u93(13){ }u94(102){ }u95(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 126
;; lr  def 	 100 [cc]
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(13) 119[694],120[695],125[700,701],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(1) 100[640]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660]
;;  UD chains for artificial uses at top

(code_label 89 88 90 11 34 (nil) [0 uses])
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 91
;;      reg 125 { d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 91 90 92 11 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 92
(debug_insn 92 91 93 11 (debug_marker) "../System/map.c":100:5 -1
     (nil))
;;   UD chains for insn luid 2 uid 93
;;      reg 120 { d695(bb 8 insn 59) }
;;      reg 126 { }
(insn 93 92 94 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg/v:SI 126 [ dpx ]))) "../System/map.c":100:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 126 [ dpx ])
        (nil)))
;;   UD chains for insn luid 3 uid 94
;;      reg 100 { d640(bb 11 insn 93) }
(jump_insn 94 93 95 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 107)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(13) 119[694],120[695],125[700,701],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 127
;; lr  def 	 100 [cc]
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(13) 119[694],120[695],125[700,701],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(1) 100[641]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660]
;;  UD chains for artificial uses at top

(note 95 94 96 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 96
;;      reg 119 { d694(bb 32 insn 326) }
;;      reg 127 { }
(insn 96 95 97 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg/v:SI 127 [ dpy ]))) "../System/map.c":100:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 127 [ dpy ])
        (nil)))
;;   UD chains for insn luid 1 uid 97
;;      reg 100 { d641(bb 12 insn 96) }
(jump_insn 97 96 98 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 107)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(13) 119[694],120[695],125[700,701],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 124 125
;; live  in  	 119 120 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 124 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(13) 119[694],120[695],125[700,701],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[7],124[698],125[702]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],124[698],125[699,700,701,702,703,704,705,706]
;;  UD chains for artificial uses at top

(note 98 97 99 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 99
(debug_insn 99 98 100 13 (debug_marker) "../System/map.c":100:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 100
(insn 100 99 101 13 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 101
;;      reg 2 { d38(bb 13 insn 100) }
(insn 101 100 102 13 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 102
;;      reg 2 { d38(bb 13 insn 100) }
(insn 102 101 103 13 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 4 uid 103
;;      reg 13 { }
;;      reg 0 { d6(bb 13 insn 102) }
;;      reg 1 { d22(bb 13 insn 101) }
;;      reg 2 { d38(bb 13 insn 100) }
(call_insn 103 102 104 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":100:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 104
;;      reg 0 { d7(bb 13 insn 103) }
(insn 104 103 105 13 (set (reg:SI 124 [ _13 ])
        (reg:SI 0 r0)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 105
;;      reg 124 { d698(bb 13 insn 104) }
(insn 105 104 106 13 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 124 [ _13 ]) 0))) "../System/map.c":100:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
;;   UD chains for insn luid 7 uid 106
;;      reg 125 { d702(bb 13 insn 105) }
(debug_insn 106 105 107 13 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":100:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(12) 119[694],120[695],125[702],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u120(7){ }u121(13){ }u122(102){ }u123(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 190 245
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 190 245
;; live  kill	
;; rd  in  	(14) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 100[643],190[727],245[764]
;; rd  kill	(31) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],190[727],245[764]
;;  UD chains for artificial uses at top

(code_label 107 106 108 14 35 (nil) [2 uses])
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 109
(debug_insn 109 108 110 14 (var_location:SI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 110
;;      reg 125 { d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 110 109 111 14 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 2 uid 111
(debug_insn 111 110 112 14 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 3 uid 112
(debug_insn 112 111 379 14 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 4 uid 379
;;      reg 250 { }
(insn 379 112 114 14 (set (reg/f:SI 245)
        (reg/f:SI 250)) "../System/map.c":102:14 -1
     (expr_list:REG_UNUSED (reg/f:SI 245)
        (nil)))
;;   UD chains for insn luid 5 uid 114
;;      reg 250 { }
(insn 114 379 115 14 (set (reg:SI 190 [ sp[0].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 24 [0x18])) [0 sp[0].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 24 [0x18]))) [0 sp[0].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 6 uid 115
;;      reg 190 { d727(bb 14 insn 114) }
(insn 115 114 116 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 190 [ sp[0].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ sp[0].life ])
        (nil)))
;;   UD chains for insn luid 7 uid 116
;;      reg 100 { d643(bb 14 insn 115) }
(jump_insn 116 115 117 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 150)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(14) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u128(7){ }u129(13){ }u130(102){ }u131(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 134 192 194 195 196
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 134 192 194 195 196
;; live  kill	
;; rd  in  	(14) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(6) 100[644],134[712],192[728],194[729],195[730],196[731]
;; rd  kill	(34) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],134[712],192[728],194[729],195[730],196[731]
;;  UD chains for artificial uses at top

(note 117 116 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 118
(debug_insn 118 117 120 15 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 120
;;      reg 244 { }
(insn 120 118 121 15 (set (reg:SI 192 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 121
;;      reg 192 { d728(bb 15 insn 120) }
(insn 121 120 122 15 (set (reg:SF 134 [ _73 ])
        (float:SF (reg:SI 192 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 192 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 122
;;      reg 134 { d712(bb 15 insn 121) }
(debug_insn 122 121 123 15 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
            (reg:SF 134 [ _73 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 123
(debug_insn 123 122 124 15 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 124
(debug_insn 124 123 125 15 (var_location:SF D#18 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 125
;;      reg 134 { d712(bb 15 insn 121) }
(debug_insn 125 124 126 15 (var_location:SF D#17 (div:SF (debug_expr:SF D#18)
        (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 126
(debug_insn 126 125 127 15 (var_location:SI spy (fix:SI (debug_expr:SF D#17))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 127
(debug_insn 127 126 129 15 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 129
;;      reg 250 { }
(insn 129 127 130 15 (set (reg:SF 195 [ sp[0].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 8 [0x8])) [1 sp[0].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 10 uid 130
;;      reg 134 { d712(bb 15 insn 121) }
;;      reg 195 { d730(bb 15 insn 129) }
(insn 130 129 131 15 (set (reg:SF 194)
        (div:SF (reg:SF 195 [ sp[0].x ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 195 [ sp[0].x ])
        (nil)))
;;   UD chains for insn luid 11 uid 131
;;      reg 194 { d729(bb 15 insn 130) }
(insn 131 130 132 15 (set (reg:SI 196 [ spx ])
        (fix:SI (fix:SF (reg:SF 194)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 194)
        (nil)))
;;   UD chains for insn luid 12 uid 132
;;      reg 120 { d695(bb 8 insn 59) }
;;      reg 196 { d731(bb 15 insn 131) }
(insn 132 131 133 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 196 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ spx ])
        (nil)))
;;   UD chains for insn luid 13 uid 133
;;      reg 100 { d644(bb 15 insn 132) }
(jump_insn 133 132 134 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 150)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 134 171 247 248 249
;; rd  out 	(15) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],134[712],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u144(7){ }u145(13){ }u146(102){ }u147(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 134 250
;; lr  def 	 100 [cc] 198 199 200
;; live  in  	 119 120 125 128 129 130 134 171 247 248 249
;; live  gen 	 100 [cc] 198 199 200
;; live  kill	
;; rd  in  	(15) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],134[712],171[720],247[765],248[766],249[767]
;; rd  gen 	(4) 100[645],198[732],199[733],200[734]
;; rd  kill	(32) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],198[732],199[733],200[734]
;;  UD chains for artificial uses at top

(note 134 133 136 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 136
;;      reg 250 { }
(insn 136 134 137 16 (set (reg:SF 199 [ sp[0].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 12 [0xc])) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 1 uid 137
;;      reg 134 { d712(bb 15 insn 121) }
;;      reg 199 { d733(bb 16 insn 136) }
(insn 137 136 138 16 (set (reg:SF 198)
        (div:SF (reg:SF 199 [ sp[0].y ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 199 [ sp[0].y ])
        (expr_list:REG_DEAD (reg:SF 134 [ _73 ])
            (nil))))
;;   UD chains for insn luid 2 uid 138
;;      reg 198 { d732(bb 16 insn 137) }
(insn 138 137 139 16 (set (reg:SI 200 [ spy ])
        (fix:SI (fix:SF (reg:SF 198)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 198)
        (nil)))
;;   UD chains for insn luid 3 uid 139
;;      reg 119 { d694(bb 32 insn 326) }
;;      reg 200 { d734(bb 16 insn 138) }
(insn 139 138 140 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 200 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ spy ])
        (nil)))
;;   UD chains for insn luid 4 uid 140
;;      reg 100 { d645(bb 16 insn 139) }
(jump_insn 140 139 141 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 150)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(14) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 140
;; live  in  	 119 120 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 140
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(14) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[9],125[703],140[713]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[699,700,701,702,703,704,705,706],140[713]
;;  UD chains for artificial uses at top

(note 141 140 142 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 142
(debug_insn 142 141 143 17 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 143
(insn 143 142 144 17 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 144
;;      reg 2 { d40(bb 17 insn 143) }
(insn 144 143 145 17 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 145
(insn 145 144 146 17 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 146
;;      reg 13 { }
;;      reg 0 { d8(bb 17 insn 145) }
;;      reg 1 { d24(bb 17 insn 144) }
;;      reg 2 { d40(bb 17 insn 143) }
(call_insn 146 145 147 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 147
;;      reg 0 { d9(bb 17 insn 146) }
(insn 147 146 148 17 (set (reg:SI 140 [ _80 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 148
;;      reg 140 { d713(bb 17 insn 147) }
(insn 148 147 149 17 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 140 [ _80 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 140 [ _80 ])
        (nil)))
;;   UD chains for insn luid 7 uid 149
;;      reg 125 { d703(bb 17 insn 148) }
(debug_insn 149 148 150 17 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(12) 119[694],120[695],125[703],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 202
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 202
;; live  kill	
;; rd  in  	(16) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],134[712],171[720],247[765],248[766],249[767]
;; rd  gen 	(2) 100[647],202[735]
;; rd  kill	(30) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],202[735]
;;  UD chains for artificial uses at top

(code_label 150 149 151 18 36 (nil) [3 uses])
(note 151 150 152 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 152
;;      reg 125 { d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 152 151 153 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 153
(debug_insn 153 152 154 18 (debug_marker) "../System/map.c":101:33 -1
     (nil))
;;   UD chains for insn luid 2 uid 154
(debug_insn 154 153 155 18 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 3 uid 155
;;      reg 125 { d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 155 154 156 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 4 uid 156
(debug_insn 156 155 157 18 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 5 uid 157
(debug_insn 157 156 159 18 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 6 uid 159
;;      reg 250 { }
(insn 159 157 160 18 (set (reg:SI 202 [ sp[1].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 468 [0x1d4])) [0 sp[1].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 468 [0x1d4]))) [0 sp[1].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 7 uid 160
;;      reg 202 { d735(bb 18 insn 159) }
(insn 160 159 161 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 202 [ sp[1].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ sp[1].life ])
        (nil)))
;;   UD chains for insn luid 8 uid 161
;;      reg 100 { d647(bb 18 insn 160) }
(jump_insn 161 160 162 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 195)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 195)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(15) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u177(7){ }u178(13){ }u179(102){ }u180(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 144 204 206 207 208
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 144 204 206 207 208
;; live  kill	
;; rd  in  	(15) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(6) 100[648],144[714],204[736],206[737],207[738],208[739]
;; rd  kill	(34) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],144[714],204[736],206[737],207[738],208[739]
;;  UD chains for artificial uses at top

(note 162 161 163 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 163
(debug_insn 163 162 165 19 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 165
;;      reg 244 { }
(insn 165 163 166 19 (set (reg:SI 204 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 166
;;      reg 204 { d736(bb 19 insn 165) }
(insn 166 165 167 19 (set (reg:SF 144 [ _91 ])
        (float:SF (reg:SI 204 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 204 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 167
;;      reg 144 { d714(bb 19 insn 166) }
(debug_insn 167 166 168 19 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
            (reg:SF 144 [ _91 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 168
(debug_insn 168 167 169 19 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 169
(debug_insn 169 168 170 19 (var_location:SF D#16 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 170
;;      reg 144 { d714(bb 19 insn 166) }
(debug_insn 170 169 171 19 (var_location:SF D#15 (div:SF (debug_expr:SF D#16)
        (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 171
(debug_insn 171 170 172 19 (var_location:SI spy (fix:SI (debug_expr:SF D#15))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 172
(debug_insn 172 171 174 19 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 174
;;      reg 250 { }
(insn 174 172 175 19 (set (reg:SF 207 [ sp[1].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 452 [0x1c4])) [1 sp[1].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 10 uid 175
;;      reg 144 { d714(bb 19 insn 166) }
;;      reg 207 { d738(bb 19 insn 174) }
(insn 175 174 176 19 (set (reg:SF 206)
        (div:SF (reg:SF 207 [ sp[1].x ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 207 [ sp[1].x ])
        (nil)))
;;   UD chains for insn luid 11 uid 176
;;      reg 206 { d737(bb 19 insn 175) }
(insn 176 175 177 19 (set (reg:SI 208 [ spx ])
        (fix:SI (fix:SF (reg:SF 206)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 206)
        (nil)))
;;   UD chains for insn luid 12 uid 177
;;      reg 120 { d695(bb 8 insn 59) }
;;      reg 208 { d739(bb 19 insn 176) }
(insn 177 176 178 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 208 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 208 [ spx ])
        (nil)))
;;   UD chains for insn luid 13 uid 178
;;      reg 100 { d648(bb 19 insn 177) }
(jump_insn 178 177 179 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 195)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 144 171 247 248 249
;; rd  out 	(16) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],144[714],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u193(7){ }u194(13){ }u195(102){ }u196(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 144 250
;; lr  def 	 100 [cc] 210 211 212
;; live  in  	 119 120 125 128 129 130 144 171 247 248 249
;; live  gen 	 100 [cc] 210 211 212
;; live  kill	
;; rd  in  	(16) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],144[714],171[720],247[765],248[766],249[767]
;; rd  gen 	(4) 100[649],210[740],211[741],212[742]
;; rd  kill	(32) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],210[740],211[741],212[742]
;;  UD chains for artificial uses at top

(note 179 178 181 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 181
;;      reg 250 { }
(insn 181 179 182 20 (set (reg:SF 211 [ sp[1].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 456 [0x1c8])) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 1 uid 182
;;      reg 144 { d714(bb 19 insn 166) }
;;      reg 211 { d741(bb 20 insn 181) }
(insn 182 181 183 20 (set (reg:SF 210)
        (div:SF (reg:SF 211 [ sp[1].y ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 211 [ sp[1].y ])
        (expr_list:REG_DEAD (reg:SF 144 [ _91 ])
            (nil))))
;;   UD chains for insn luid 2 uid 183
;;      reg 210 { d740(bb 20 insn 182) }
(insn 183 182 184 20 (set (reg:SI 212 [ spy ])
        (fix:SI (fix:SF (reg:SF 210)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 210)
        (nil)))
;;   UD chains for insn luid 3 uid 184
;;      reg 119 { d694(bb 32 insn 326) }
;;      reg 212 { d742(bb 20 insn 183) }
(insn 184 183 185 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 212 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ spy ])
        (nil)))
;;   UD chains for insn luid 4 uid 185
;;      reg 100 { d649(bb 20 insn 184) }
(jump_insn 185 184 186 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 195)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(15) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u205(7){ }u206(13){ }u207(102){ }u208(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 150
;; live  in  	 119 120 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 150
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(15) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[11],125[704],150[715]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[699,700,701,702,703,704,705,706],150[715]
;;  UD chains for artificial uses at top

(note 186 185 187 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 187
(debug_insn 187 186 188 21 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 188
(insn 188 187 189 21 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 189
;;      reg 2 { d42(bb 21 insn 188) }
(insn 189 188 190 21 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 190
(insn 190 189 191 21 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 191
;;      reg 13 { }
;;      reg 0 { d10(bb 21 insn 190) }
;;      reg 1 { d26(bb 21 insn 189) }
;;      reg 2 { d42(bb 21 insn 188) }
(call_insn 191 190 192 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 192
;;      reg 0 { d11(bb 21 insn 191) }
(insn 192 191 193 21 (set (reg:SI 150 [ _98 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 193
;;      reg 150 { d715(bb 21 insn 192) }
(insn 193 192 194 21 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 150 [ _98 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 150 [ _98 ])
        (nil)))
;;   UD chains for insn luid 7 uid 194
;;      reg 125 { d704(bb 21 insn 193) }
(debug_insn 194 193 195 21 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(12) 119[694],120[695],125[704],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u217(7){ }u218(13){ }u219(102){ }u220(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 214
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 214
;; live  kill	
;; rd  in  	(17) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],144[714],171[720],247[765],248[766],249[767]
;; rd  gen 	(2) 100[651],214[743]
;; rd  kill	(30) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],214[743]
;;  UD chains for artificial uses at top

(code_label 195 194 196 22 37 (nil) [3 uses])
(note 196 195 197 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 197
;;      reg 125 { d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 197 196 198 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 198
(debug_insn 198 197 199 22 (debug_marker) "../System/map.c":101:33 -1
     (nil))
;;   UD chains for insn luid 2 uid 199
(debug_insn 199 198 200 22 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
;;   UD chains for insn luid 3 uid 200
;;      reg 125 { d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 200 199 201 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 4 uid 201
(debug_insn 201 200 202 22 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 5 uid 202
(debug_insn 202 201 204 22 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 6 uid 204
;;      reg 250 { }
(insn 204 202 205 22 (set (reg:SI 214 [ sp[2].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 912 [0x390])) [0 sp[2].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 912 [0x390]))) [0 sp[2].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 7 uid 205
;;      reg 214 { d743(bb 22 insn 204) }
(insn 205 204 206 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 214 [ sp[2].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 214 [ sp[2].life ])
        (nil)))
;;   UD chains for insn luid 8 uid 206
;;      reg 100 { d651(bb 22 insn 205) }
(jump_insn 206 205 207 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 240)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 240)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(16) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u226(7){ }u227(13){ }u228(102){ }u229(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 154 216 218 219 220
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 154 216 218 219 220
;; live  kill	
;; rd  in  	(16) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(6) 100[652],154[716],216[744],218[745],219[746],220[747]
;; rd  kill	(34) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],154[716],216[744],218[745],219[746],220[747]
;;  UD chains for artificial uses at top

(note 207 206 208 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 208
(debug_insn 208 207 210 23 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 210
;;      reg 244 { }
(insn 210 208 211 23 (set (reg:SI 216 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 211
;;      reg 216 { d744(bb 23 insn 210) }
(insn 211 210 212 23 (set (reg:SF 154 [ _109 ])
        (float:SF (reg:SI 216 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 216 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 212
;;      reg 154 { d716(bb 23 insn 211) }
(debug_insn 212 211 213 23 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
            (reg:SF 154 [ _109 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 213
(debug_insn 213 212 214 23 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 214
(debug_insn 214 213 215 23 (var_location:SF D#14 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 215
;;      reg 154 { d716(bb 23 insn 211) }
(debug_insn 215 214 216 23 (var_location:SF D#13 (div:SF (debug_expr:SF D#14)
        (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 216
(debug_insn 216 215 217 23 (var_location:SI spy (fix:SI (debug_expr:SF D#13))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 217
(debug_insn 217 216 219 23 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 219
;;      reg 250 { }
(insn 219 217 220 23 (set (reg:SF 219 [ sp[2].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 896 [0x380])) [1 sp[2].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 10 uid 220
;;      reg 154 { d716(bb 23 insn 211) }
;;      reg 219 { d746(bb 23 insn 219) }
(insn 220 219 221 23 (set (reg:SF 218)
        (div:SF (reg:SF 219 [ sp[2].x ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 219 [ sp[2].x ])
        (nil)))
;;   UD chains for insn luid 11 uid 221
;;      reg 218 { d745(bb 23 insn 220) }
(insn 221 220 222 23 (set (reg:SI 220 [ spx ])
        (fix:SI (fix:SF (reg:SF 218)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 218)
        (nil)))
;;   UD chains for insn luid 12 uid 222
;;      reg 120 { d695(bb 8 insn 59) }
;;      reg 220 { d747(bb 23 insn 221) }
(insn 222 221 223 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 220 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 220 [ spx ])
        (nil)))
;;   UD chains for insn luid 13 uid 223
;;      reg 100 { d652(bb 23 insn 222) }
(jump_insn 223 222 224 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 240)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 154 171 247 248 249
;; rd  out 	(17) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],154[716],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u242(7){ }u243(13){ }u244(102){ }u245(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 154 250
;; lr  def 	 100 [cc] 222 223 224
;; live  in  	 119 120 125 128 129 130 154 171 247 248 249
;; live  gen 	 100 [cc] 222 223 224
;; live  kill	
;; rd  in  	(17) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],154[716],171[720],247[765],248[766],249[767]
;; rd  gen 	(4) 100[653],222[748],223[749],224[750]
;; rd  kill	(32) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],222[748],223[749],224[750]
;;  UD chains for artificial uses at top

(note 224 223 226 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 226
;;      reg 250 { }
(insn 226 224 227 24 (set (reg:SF 223 [ sp[2].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 900 [0x384])) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 1 uid 227
;;      reg 154 { d716(bb 23 insn 211) }
;;      reg 223 { d749(bb 24 insn 226) }
(insn 227 226 228 24 (set (reg:SF 222)
        (div:SF (reg:SF 223 [ sp[2].y ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 223 [ sp[2].y ])
        (expr_list:REG_DEAD (reg:SF 154 [ _109 ])
            (nil))))
;;   UD chains for insn luid 2 uid 228
;;      reg 222 { d748(bb 24 insn 227) }
(insn 228 227 229 24 (set (reg:SI 224 [ spy ])
        (fix:SI (fix:SF (reg:SF 222)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 222)
        (nil)))
;;   UD chains for insn luid 3 uid 229
;;      reg 119 { d694(bb 32 insn 326) }
;;      reg 224 { d750(bb 24 insn 228) }
(insn 229 228 230 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 224 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 224 [ spy ])
        (nil)))
;;   UD chains for insn luid 4 uid 230
;;      reg 100 { d653(bb 24 insn 229) }
(jump_insn 230 229 231 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 240)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(16) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u254(7){ }u255(13){ }u256(102){ }u257(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 160
;; live  in  	 119 120 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 160
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(16) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[13],125[705],160[717]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[699,700,701,702,703,704,705,706],160[717]
;;  UD chains for artificial uses at top

(note 231 230 232 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 232
(debug_insn 232 231 233 25 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 233
(insn 233 232 234 25 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 234
;;      reg 2 { d44(bb 25 insn 233) }
(insn 234 233 235 25 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 235
(insn 235 234 236 25 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 236
;;      reg 13 { }
;;      reg 0 { d12(bb 25 insn 235) }
;;      reg 1 { d28(bb 25 insn 234) }
;;      reg 2 { d44(bb 25 insn 233) }
(call_insn 236 235 237 25 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 237
;;      reg 0 { d13(bb 25 insn 236) }
(insn 237 236 238 25 (set (reg:SI 160 [ _116 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 238
;;      reg 160 { d717(bb 25 insn 237) }
(insn 238 237 239 25 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 160 [ _116 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 160 [ _116 ])
        (nil)))
;;   UD chains for insn luid 7 uid 239
;;      reg 125 { d705(bb 25 insn 238) }
(debug_insn 239 238 240 25 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(12) 119[694],120[695],125[705],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u266(7){ }u267(13){ }u268(102){ }u269(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 226
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 226
;; live  kill	
;; rd  in  	(18) 119[694],120[695],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],154[716],171[720],247[765],248[766],249[767]
;; rd  gen 	(2) 100[655],226[751]
;; rd  kill	(30) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],226[751]
;;  UD chains for artificial uses at top

(code_label 240 239 241 26 38 (nil) [3 uses])
(note 241 240 242 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 242
;;      reg 125 { d705(bb 25 insn 238) d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 242 241 243 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 243
(debug_insn 243 242 244 26 (debug_marker) "../System/map.c":101:33 -1
     (nil))
;;   UD chains for insn luid 2 uid 244
(debug_insn 244 243 245 26 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
;;   UD chains for insn luid 3 uid 245
;;      reg 125 { d705(bb 25 insn 238) d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 245 244 246 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 4 uid 246
(debug_insn 246 245 247 26 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 5 uid 247
(debug_insn 247 246 249 26 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 6 uid 249
;;      reg 250 { }
(insn 249 247 250 26 (set (reg:SI 226 [ sp[3].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 1356 [0x54c])) [0 sp[3].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 1356 [0x54c]))) [0 sp[3].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 7 uid 250
;;      reg 226 { d751(bb 26 insn 249) }
(insn 250 249 251 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 226 [ sp[3].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 226 [ sp[3].life ])
        (nil)))
;;   UD chains for insn luid 8 uid 251
;;      reg 100 { d655(bb 26 insn 250) }
(jump_insn 251 250 252 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 291)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 291)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(17) 119[694],120[695],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u275(7){ }u276(13){ }u277(102){ }u278(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 251 253
;; lr  def 	 100 [cc] 164 228 232 233 234 235
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 164 228 232 233 234 235
;; live  kill	
;; rd  in  	(17) 119[694],120[695],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(7) 100[656],164[718],228[752],232[753],233[754],234[755],235[756]
;; rd  kill	(35) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],164[718],228[752],232[753],233[754],234[755],235[756]
;;  UD chains for artificial uses at top

(note 252 251 253 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 253
(debug_insn 253 252 255 27 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 255
;;      reg 244 { }
(insn 255 253 256 27 (set (reg:SI 228 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 256
;;      reg 228 { d752(bb 27 insn 255) }
(insn 256 255 257 27 (set (reg:SF 164 [ _127 ])
        (float:SF (reg:SI 228 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 228 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 257
;;      reg 164 { d718(bb 27 insn 256) }
(debug_insn 257 256 258 27 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
            (reg:SF 164 [ _127 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 258
(debug_insn 258 257 259 27 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 259
(debug_insn 259 258 260 27 (var_location:SF D#12 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 260
;;      reg 164 { d718(bb 27 insn 256) }
(debug_insn 260 259 261 27 (var_location:SF D#11 (div:SF (debug_expr:SF D#12)
        (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 261
(debug_insn 261 260 262 27 (var_location:SI spy (fix:SI (debug_expr:SF D#11))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 262
(debug_insn 262 261 382 27 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 382
;;      reg 253 { }
(insn 382 262 267 27 (set (reg/f:SI 232)
        (reg/f:SI 253)) "../System/map.c":103:21 -1
     (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_UNUSED (reg/f:SI 232)
            (nil))))
;;   UD chains for insn luid 10 uid 267
;;      reg 251 { }
(insn 267 382 268 27 (set (reg:SF 234 [ sp[3].x ])
        (mem/c:SF (reg/f:SI 251) [1 sp[3].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 251)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 11 uid 268
;;      reg 164 { d718(bb 27 insn 256) }
;;      reg 234 { d755(bb 27 insn 267) }
(insn 268 267 269 27 (set (reg:SF 233)
        (div:SF (reg:SF 234 [ sp[3].x ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 234 [ sp[3].x ])
        (nil)))
;;   UD chains for insn luid 12 uid 269
;;      reg 233 { d754(bb 27 insn 268) }
(insn 269 268 270 27 (set (reg:SI 235 [ spx ])
        (fix:SI (fix:SF (reg:SF 233)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 233)
        (nil)))
;;   UD chains for insn luid 13 uid 270
;;      reg 120 { d695(bb 8 insn 59) }
;;      reg 235 { d756(bb 27 insn 269) }
(insn 270 269 271 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 235 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 235 [ spx ])
        (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
            (nil))))
;;   UD chains for insn luid 14 uid 271
;;      reg 100 { d656(bb 27 insn 270) }
(jump_insn 271 270 272 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 291)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 125 128 129 130 164 171 247 248 249
;; rd  out 	(17) 119[694],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],164[718],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u293(7){ }u294(13){ }u295(102){ }u296(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 164 254
;; lr  def 	 100 [cc] 239 240 241 242
;; live  in  	 119 125 128 129 130 164 171 247 248 249
;; live  gen 	 100 [cc] 239 240 241 242
;; live  kill	
;; rd  in  	(17) 119[694],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],164[718],171[720],247[765],248[766],249[767]
;; rd  gen 	(5) 100[657],239[757],240[758],241[759],242[760]
;; rd  kill	(33) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],239[757],240[758],241[759],242[760]
;;  UD chains for artificial uses at top

(note 272 271 383 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 383
;;      reg 254 { }
(insn 383 272 277 28 (set (reg/f:SI 239)
        (reg/f:SI 254)) "../System/map.c":104:21 -1
     (expr_list:REG_UNUSED (reg/f:SI 239)
        (nil)))
;;   UD chains for insn luid 1 uid 277
;;      reg 254 { }
(insn 277 383 278 28 (set (reg:SF 241 [ sp[3].y ])
        (mem/c:SF (reg/f:SI 254) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 254)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 278
;;      reg 164 { d718(bb 27 insn 256) }
;;      reg 241 { d759(bb 28 insn 277) }
(insn 278 277 279 28 (set (reg:SF 240)
        (div:SF (reg:SF 241 [ sp[3].y ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 241 [ sp[3].y ])
        (expr_list:REG_DEAD (reg:SF 164 [ _127 ])
            (nil))))
;;   UD chains for insn luid 3 uid 279
;;      reg 240 { d758(bb 28 insn 278) }
(insn 279 278 280 28 (set (reg:SI 242 [ spy ])
        (fix:SI (fix:SF (reg:SF 240)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 240)
        (nil)))
;;   UD chains for insn luid 4 uid 280
;;      reg 119 { d694(bb 32 insn 326) }
;;      reg 242 { d760(bb 28 insn 279) }
(insn 280 279 281 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 242 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ spy ])
        (nil)))
;;   UD chains for insn luid 5 uid 281
;;      reg 100 { d657(bb 28 insn 280) }
(jump_insn 281 280 282 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 291)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 125 128 129 130 171 247 248 249
;; rd  out 	(16) 119[694],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u307(7){ }u308(13){ }u309(102){ }u310(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 170
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 170
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(16) 119[694],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[15],125[706],170[719]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[699,700,701,702,703,704,705,706],170[719]
;;  UD chains for artificial uses at top

(note 282 281 283 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 283
(debug_insn 283 282 284 29 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 284
(insn 284 283 285 29 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 285
;;      reg 2 { d46(bb 29 insn 284) }
(insn 285 284 286 29 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 286
(insn 286 285 287 29 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 287
;;      reg 13 { }
;;      reg 0 { d14(bb 29 insn 286) }
;;      reg 1 { d30(bb 29 insn 285) }
;;      reg 2 { d46(bb 29 insn 284) }
(call_insn 287 286 288 29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 288
;;      reg 0 { d15(bb 29 insn 287) }
(insn 288 287 289 29 (set (reg:SI 170 [ _134 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 289
;;      reg 170 { d719(bb 29 insn 288) }
(insn 289 288 290 29 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 170 [ _134 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 170 [ _134 ])
        (nil)))
;;   UD chains for insn luid 7 uid 290
;;      reg 125 { d706(bb 29 insn 289) }
(debug_insn 290 289 291 29 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 125 128 129 130 171 247 248 249
;; rd  out 	(11) 119[694],125[706],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u319(7){ }u320(13){ }u321(102){ }u322(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 129 130
;; lr  def 	 100 [cc] 129 130 243
;; live  in  	 119 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 129 130 243
;; live  kill	
;; rd  in  	(20) 119[694],120[695],125[699,700,701,702,703,704,705,706],128[707],129[708,709],130[710,711],164[718],171[720],247[765],248[766],249[767]
;; rd  gen 	(4) 100[659],129[708],130[710],243[763]
;; rd  kill	(33) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],129[708,709],130[710,711]
;;  UD chains for artificial uses at top

(code_label 291 290 292 30 32 (nil) [3 uses])
(note 292 291 293 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 293
(debug_insn 293 292 294 30 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 294
;;      reg 125 { d706(bb 29 insn 289) d705(bb 25 insn 238) d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) d699(bb 7 insn 52) }
(debug_insn 294 293 295 30 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 2 uid 295
(debug_insn 295 294 296 30 (debug_marker) "../System/map.c":109:4 -1
     (nil))
;;   UD chains for insn luid 3 uid 296
(debug_insn 296 295 297 30 (debug_marker) "../System/map.c":110:4 -1
     (nil))
;;   UD chains for insn luid 4 uid 297
(insn 297 296 298 30 (set (reg:SI 243 [ color ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 5 uid 298
;;      reg 125 { d706(bb 29 insn 289) d705(bb 25 insn 238) d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) d699(bb 7 insn 52) }
;;      reg 243 read/write { d761(bb 30 insn 297) }
(insn 298 297 299 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 0 [0]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (nil))
;;   UD chains for insn luid 6 uid 299
;;      reg 125 { d706(bb 29 insn 289) d705(bb 25 insn 238) d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) d699(bb 7 insn 52) }
;;      reg 243 read/write { d762(bb 30 insn 298) d761(bb 30 insn 297) }
(insn 299 298 301 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (expr_list:REG_DEAD (reg/v:SI 125 [ color ])
        (nil)))
;;   UD chains for insn luid 7 uid 301
;;      reg 129 { d709(bb 32 insn 3) d708(bb 30 insn 309) }
;;      reg 243 { d763(bb 30 insn 299) d762(bb 30 insn 298) d761(bb 30 insn 297) }
(insn 301 299 302 30 (set (mem:SI (reg:SI 129 [ ivtmp.54 ]) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.45_242]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":109:27 158 {unaligned_storesi}
     (nil))
;;   UD chains for insn luid 8 uid 302
(debug_insn 302 301 303 30 (debug_marker) "../System/map.c":111:4 -1
     (nil))
;;   UD chains for insn luid 9 uid 303
(debug_insn 303 302 304 30 (debug_marker) "../System/map.c":112:4 -1
     (nil))
;;   UD chains for insn luid 10 uid 304
;;      reg 129 { d709(bb 32 insn 3) d708(bb 30 insn 309) }
;;      reg 243 { d763(bb 30 insn 299) d762(bb 30 insn 298) d761(bb 30 insn 297) }
(insn 304 303 305 30 (set (mem:SI (plus:SI (reg:SI 129 [ ivtmp.54 ])
                (const_int 480 [0x1e0])) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)_229]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":111:31 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 243 [ color ])
        (nil)))
;;   UD chains for insn luid 11 uid 305
(debug_insn 305 304 306 30 (debug_marker) "../System/map.c":93:29 -1
     (nil))
;;   UD chains for insn luid 12 uid 306
;;      reg 130 { d711(bb 32 insn 4) d710(bb 30 insn 306) }
(insn 306 305 307 30 (set (reg/v:SI 130 [ x ])
        (plus:SI (reg/v:SI 130 [ x ])
            (const_int 2 [0x2]))) "../System/map.c":93:30 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 13 uid 307
;;      reg 130 { d710(bb 30 insn 306) }
(debug_insn 307 306 308 30 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
;;   UD chains for insn luid 14 uid 308
(debug_insn 308 307 309 30 (debug_marker) "../System/map.c":93:15 -1
     (nil))
;;   UD chains for insn luid 15 uid 309
;;      reg 129 { d709(bb 32 insn 3) d708(bb 30 insn 309) }
(insn 309 308 311 30 (set (reg:SI 129 [ ivtmp.54 ])
        (plus:SI (reg:SI 129 [ ivtmp.54 ])
            (const_int 4 [0x4]))) "../System/map.c":93:3 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 16 uid 311
;;      reg 130 { d710(bb 30 insn 306) }
(insn 311 309 312 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 100 [0x64]))) "../System/map.c":93:3 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 17 uid 312
;;      reg 100 { d659(bb 30 insn 311) }
(jump_insn 312 311 374 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 374)
            (pc))) "../System/map.c":93:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1052275756 (nil)))
 -> 374)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(8) 119[694],128[707],129[708],130[710],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u338(7){ }u339(13){ }u340(102){ }u341(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 171
;; lr  def 	 100 [cc] 128 171
;; live  in  	 128 171
;; live  gen 	 100 [cc] 128 171
;; live  kill	
;; rd  in  	(8) 119[694],128[707],129[708],130[710],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 100[660],128[707],171[720]
;; rd  kill	(31) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],128[707],171[720]
;;  UD chains for artificial uses at top

(note 313 373 314 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 314
(debug_insn 314 313 315 31 (debug_marker) "../System/map.c":92:29 -1
     (nil))
;;   UD chains for insn luid 1 uid 315
;;      reg 128 { d707(bb 31 insn 315) }
(insn 315 314 316 31 (set (reg/v:SI 128 [ y ])
        (plus:SI (reg/v:SI 128 [ y ])
            (const_int 2 [0x2]))) "../System/map.c":92:30 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 2 uid 316
;;      reg 128 { d707(bb 31 insn 315) }
(debug_insn 316 315 317 31 (var_location:SI y (reg/v:SI 128 [ y ])) -1
     (nil))
;;   UD chains for insn luid 3 uid 317
(debug_insn 317 316 318 31 (debug_marker) "../System/map.c":92:14 -1
     (nil))
;;   UD chains for insn luid 4 uid 318
;;      reg 171 { d720(bb 31 insn 318) }
(insn 318 317 319 31 (set (reg:SI 171 [ ivtmp.67 ])
        (plus:SI (reg:SI 171 [ ivtmp.67 ])
            (const_int 960 [0x3c0]))) "../System/map.c":92:2 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 5 uid 319
;;      reg 128 { d707(bb 31 insn 315) }
(insn 319 318 320 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 50 [0x32]))) "../System/map.c":92:2 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 6 uid 320
;;      reg 100 { d660(bb 31 insn 319) }
(jump_insn 320 319 372 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 331)
            (pc))) "../System/map.c":92:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 42994324 (nil)))
 -> 331)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 252 253 254
;; live  out 	 128 171
;; rd  out 	(2) 128[707],171[720]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u347(7){ }u348(13){ }u349(102){ }u350(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 171 246
;; lr  def 	 119 129 130 247 248 249
;; live  in  	 128 171
;; live  gen 	 119 129 130 247 248 249
;; live  kill	
;; rd  in  	(2) 128[707],171[720]
;; rd  gen 	(6) 119[694],129[709],130[711],247[765],248[766],249[767]
;; rd  kill	(8) 119[694],129[708,709],130[710,711],247[765],248[766],249[767]
;;  UD chains for artificial uses at top

(code_label 321 372 322 32 29 (nil) [0 uses])
(note 322 321 323 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 323
;;      reg 128 { d707(bb 31 insn 315) }
(debug_insn 323 322 324 32 (var_location:SI y (reg/v:SI 128 [ y ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 324
(debug_insn 324 323 325 32 (var_location:SI x (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 2 uid 325
(debug_insn 325 324 326 32 (debug_marker) "../System/map.c":93:15 -1
     (nil))
;;   UD chains for insn luid 3 uid 326
;;      reg 128 { d707(bb 31 insn 315) }
(insn 326 325 3 32 (set (reg:SI 119 [ _8 ])
        (ashiftrt:SI (reg/v:SI 128 [ y ])
            (const_int 1 [0x1]))) "../System/map.c":98:13 147 {*arm_shiftsi3}
     (nil))
;;   UD chains for insn luid 4 uid 3
;;      reg 171 { d720(bb 31 insn 318) }
(insn 3 326 4 32 (set (reg:SI 129 [ ivtmp.54 ])
        (reg:SI 171 [ ivtmp.67 ])) "../System/map.c":98:13 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 5 uid 4
(insn 4 3 61 32 (set (reg/v:SI 130 [ x ])
        (const_int 0 [0])) "../System/map.c":93:11 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 6 uid 61
(insn 61 4 62 32 (set (reg:SI 247)
        (const_int 50 [0x32])) "../System/map.c":98:16 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 7 uid 62
;;      reg 119 { d694(bb 32 insn 326) }
;;      reg 247 { d765(bb 32 insn 61) }
(insn 62 61 63 32 (set (reg:SI 248)
        (mult:SI (reg:SI 247)
            (reg:SI 119 [ _8 ]))) "../System/map.c":98:16 56 {*mul}
     (nil))
;;   UD chains for insn luid 8 uid 63
;;      reg 246 { }
;;      reg 248 { d766(bb 32 insn 62) }
(insn 63 62 331 32 (set (reg:SI 249)
        (plus:SI (reg/f:SI 246)
            (reg:SI 248))) "../System/map.c":98:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 246)
        (nil)))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(8) 119[694],128[707],129[709],130[711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 128 171
;; live  gen 	
;; live  kill	
;; rd  in  	(2) 128[707],171[720]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 372 320 321 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 252 253 254
;; live  out 	 128 171
;; rd  out 	(2) 128[707],171[720]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	
;; live  kill	
;; rd  in  	(10) 100[659],119[694],128[707],129[708],130[710],171[720],243[763],247[765],248[766],249[767]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 374 312 373 35 55 (nil) [1 uses])
(note 373 374 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(8) 119[694],128[707],129[708],130[710],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 34, 35
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 56 count 63 (  1.8)
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 56 count 71 (    2)
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 56 count 72 (    2)


starting region dump


drawMiniMap

Dataflow summary:
def_info->table_size = 768, use_info->table_size = 363
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,16u} r1={17d,8u} r2={17d,19u} r3={9d} r7={1d,35u} r12={16d} r13={1d,43u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={29d,21u} r101={8d} r102={1d,35u} r103={1d,34u} r104={8d} r105={8d} r106={8d} r115={1d,2u} r118={1d,1u} r119={1d,6u} r120={1d,6u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={8d,19u} r126={1d,2u} r127={1d,2u} r128={2d,7u} r129={2d,3u} r130={2d,7u} r134={1d,4u} r140={1d,1u} r144={1d,4u} r150={1d,1u} r154={1d,4u} r160={1d,1u} r164={1d,4u} r170={1d,1u} r171={2d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d} r184={1d} r185={1d} r186={1d} r187={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} r228={1d,1u} r232={1d} r233={1d,1u} r234={1d,1u} r235={1d,1u} r239={1d} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={3d,4u} r244={1d,5u} r245={1d} r246={1d,2u} r247={1d,2u} r248={1d,2u} r249={1d,2u} r250={1d,11u} r251={1d,2u} r252={1d,1u} r253={1d,1u} r254={1d,2u} 
;;    total ref usage 1176{811d,365u,0e} in 264{256 regular + 8 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692
;;  reg->defs[] map:	0[0,15] 1[16,31] 2[32,47] 3[48,55] 12[56,71] 14[72,79] 15[80,87] 16[88,95] 17[96,103] 18[104,111] 19[112,119] 20[120,127] 21[128,135] 22[136,143] 23[144,151] 24[152,159] 25[160,167] 26[168,175] 27[176,183] 28[184,191] 29[192,199] 30[200,207] 31[208,215] 48[216,223] 49[224,231] 50[232,239] 51[240,247] 52[248,255] 53[256,263] 54[264,271] 55[272,279] 56[280,287] 57[288,295] 58[296,303] 59[304,311] 60[312,319] 61[320,327] 62[328,335] 63[336,343] 64[344,351] 65[352,359] 66[360,367] 67[368,375] 68[376,383] 69[384,391] 70[392,399] 71[400,407] 72[408,415] 73[416,423] 74[424,431] 75[432,439] 76[440,447] 77[448,455] 78[456,463] 79[464,471] 80[472,479] 81[480,487] 82[488,495] 83[496,503] 84[504,511] 85[512,519] 86[520,527] 87[528,535] 88[536,543] 89[544,551] 90[552,559] 91[560,567] 92[568,575] 93[576,583] 94[584,591] 95[592,599] 96[600,607] 97[608,615] 98[616,623] 99[624,631] 100[632,660] 101[661,668] 104[669,676] 105[677,684] 106[685,692] 118[693,693] 119[694,694] 120[695,695] 122[696,696] 123[697,697] 124[698,698] 125[699,706] 128[707,707] 129[708,709] 130[710,711] 134[712,712] 140[713,713] 144[714,714] 150[715,715] 154[716,716] 160[717,717] 164[718,718] 170[719,719] 171[720,720] 183[721,721] 184[722,722] 185[723,723] 186[724,724] 187[725,725] 188[726,726] 190[727,727] 192[728,728] 194[729,729] 195[730,730] 196[731,731] 198[732,732] 199[733,733] 200[734,734] 202[735,735] 204[736,736] 206[737,737] 207[738,738] 208[739,739] 210[740,740] 211[741,741] 212[742,742] 214[743,743] 216[744,744] 218[745,745] 219[746,746] 220[747,747] 222[748,748] 223[749,749] 224[750,750] 226[751,751] 228[752,752] 232[753,753] 233[754,754] 234[755,755] 235[756,756] 239[757,757] 240[758,758] 241[759,759] 242[760,760] 243[761,763] 245[764,764] 247[765,765] 248[766,766] 249[767,767] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(1) 100[632]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660]
;;  UD chains for artificial uses at top

(code_label 310 276 29 3 39 (nil) [0 uses])
(note 29 310 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 30
;;      reg 130 { d711(bb 32 insn 4) d710(bb 30 insn 306) }
(debug_insn 30 29 31 3 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 31
(debug_insn 31 30 32 3 (debug_marker) "../System/map.c":94:4 -1
     (nil))
;;   UD chains for insn luid 2 uid 32
(debug_insn 32 31 33 3 (debug_marker) "../System/map.c":95:4 -1
     (nil))
;;   UD chains for insn luid 3 uid 33
;;      reg 128 { d707(bb 31 insn 315) }
(insn 33 32 34 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 0 [0]))) "../System/map.c":95:6 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 4 uid 34
;;      reg 100 { d632(bb 3 insn 33) }
(jump_insn 34 33 35 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 232894604 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(1) 100[633]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660]
;;  UD chains for artificial uses at top

(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 36
;;      reg 130 { d711(bb 32 insn 4) d710(bb 30 insn 306) }
(insn 36 35 37 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 0 [0]))) "../System/map.c":95:14 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 1 uid 37
;;      reg 100 { d633(bb 4 insn 36) }
(jump_insn 37 36 38 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 386547060 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(1) 100[634]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660]
;;  UD chains for artificial uses at top

(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 39
;;      reg 128 { d707(bb 31 insn 315) }
(insn 39 38 40 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 48 [0x30]))) "../System/map.c":95:24 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 1 uid 40
;;      reg 100 { d634(bb 5 insn 39) }
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241269788 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(1) 100[635]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660]
;;  UD chains for artificial uses at top

(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 42
;;      reg 130 { d711(bb 32 insn 4) d710(bb 30 insn 306) }
(insn 42 41 43 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 98 [0x62]))) "../System/map.c":95:47 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 1 uid 43
;;      reg 100 { d635(bb 6 insn 42) }
(jump_insn 43 42 44 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../System/map.c":95:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 602047044 (nil)))
 -> 56)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 118 125
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 118 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[1],118[693],125[699]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],118[693],125[699,700,701,702,703,704,705,706]
;;  UD chains for artificial uses at top

(code_label 44 43 45 7 30 (nil) [3 uses])
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 46
(debug_insn 46 45 47 7 (debug_marker) "../System/map.c":96:5 -1
     (nil))
;;   UD chains for insn luid 1 uid 47
(insn 47 46 48 7 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 48
;;      reg 2 { d32(bb 7 insn 47) }
(insn 48 47 49 7 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
;;   UD chains for insn luid 3 uid 49
(insn 49 48 50 7 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 50
;;      reg 13 { }
;;      reg 0 { d0(bb 7 insn 49) }
;;      reg 1 { d16(bb 7 insn 48) }
;;      reg 2 { d32(bb 7 insn 47) }
(call_insn 50 49 51 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":96:13 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 51
;;      reg 0 { d1(bb 7 insn 50) }
(insn 51 50 52 7 (set (reg:SI 118 [ _7 ])
        (reg:SI 0 r0)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 52
;;      reg 118 { d693(bb 7 insn 51) }
(insn 52 51 53 7 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 118 [ _7 ]) 0))) "../System/map.c":96:11 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
;;   UD chains for insn luid 7 uid 53
;;      reg 125 { d699(bb 7 insn 52) }
(debug_insn 53 52 56 7 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":96:11 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 125 128 129 130 171 247 248 249
;; rd  out 	(11) 119[694],125[699],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 247 248 249 252
;; lr  def 	 100 [cc] 120 183 184 185 186 187 188
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 120 183 184 185 186 187 188
;; live  kill	
;; rd  in  	(10) 119[694],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(8) 100[637],120[695],183[721],184[722],185[723],186[724],187[725],188[726]
;; rd  kill	(36) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],120[695],183[721],184[722],185[723],186[724],187[725],188[726]
;;  UD chains for artificial uses at top

(code_label 56 53 57 8 31 (nil) [1 uses])
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 58
(debug_insn 58 57 59 8 (debug_marker) "../System/map.c":98:5 -1
     (nil))
;;   UD chains for insn luid 1 uid 59
;;      reg 130 { d711(bb 32 insn 4) d710(bb 30 insn 306) }
(insn 59 58 381 8 (set (reg:SI 120 [ _9 ])
        (ashiftrt:SI (reg/v:SI 130 [ x ])
            (const_int 1 [0x1]))) "../System/map.c":98:18 147 {*arm_shiftsi3}
     (nil))
;;   UD chains for insn luid 2 uid 381
;;      reg 252 { }
(insn 381 59 376 8 (set (reg/f:SI 183)
        (reg/f:SI 252)) "../System/map.c":98:16 -1
     (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_UNUSED (reg/f:SI 183)
            (nil))))
;;   UD chains for insn luid 3 uid 376
;;      reg 247 { d765(bb 32 insn 61) }
(insn 376 381 377 8 (set (reg:SI 185)
        (reg:SI 247)) "../System/map.c":98:16 -1
     (expr_list:REG_UNUSED (reg:SI 185)
        (nil)))
;;   UD chains for insn luid 4 uid 377
;;      reg 248 { d766(bb 32 insn 62) }
(insn 377 376 378 8 (set (reg:SI 184)
        (reg:SI 248)) "../System/map.c":98:16 -1
     (expr_list:REG_UNUSED (reg:SI 184)
        (nil)))
;;   UD chains for insn luid 5 uid 378
;;      reg 249 { d767(bb 32 insn 63) }
(insn 378 377 64 8 (set (reg:SI 186)
        (reg:SI 249)) "../System/map.c":98:16 -1
     (expr_list:REG_UNUSED (reg:SI 186)
        (nil)))
;;   UD chains for insn luid 6 uid 64
;;      reg 120 { d695(bb 8 insn 59) }
;;      reg 249 { d767(bb 32 insn 63) }
(insn 64 378 65 8 (set (reg/f:SI 187)
        (plus:SI (reg:SI 249)
            (reg:SI 120 [ _9 ]))) "../System/map.c":98:16 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 7 uid 65
;;      reg 187 { d725(bb 8 insn 64) }
(insn 65 64 66 8 (set (reg:SI 188 [ map[_8][_9] ])
        (zero_extend:SI (mem:QI (reg/f:SI 187) [0 map[_8][_9]+0 S1 A8]))) "../System/map.c":98:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 187)
        (nil)))
;;   UD chains for insn luid 8 uid 66
;;      reg 188 { d726(bb 8 insn 65) }
(insn 66 65 67 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 188 [ map[_8][_9] ])
            (const_int 0 [0]))) "../System/map.c":98:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ map[_8][_9] ])
        (nil)))
;;   UD chains for insn luid 9 uid 67
;;      reg 100 { d637(bb 8 insn 66) }
(jump_insn 67 66 68 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "../System/map.c":98:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 79)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 128 129 130 171 247 248 249
;; rd  out 	(11) 119[694],120[695],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 122 125
;; live  in  	 119 120 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 122 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(11) 119[694],120[695],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[3],122[696],125[700]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],122[696],125[699,700,701,702,703,704,705,706]
;;  UD chains for artificial uses at top

(note 68 67 69 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 69
(debug_insn 69 68 70 9 (debug_marker) "../System/map.c":98:28 -1
     (nil))
;;   UD chains for insn luid 1 uid 70
(insn 70 69 71 9 (set (reg:SI 2 r2)
        (const_int 255 [0xff])) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 71
;;      reg 2 { d34(bb 9 insn 70) }
(insn 71 70 72 9 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
;;   UD chains for insn luid 3 uid 72
;;      reg 2 { d34(bb 9 insn 70) }
(insn 72 71 73 9 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
;;   UD chains for insn luid 4 uid 73
;;      reg 13 { }
;;      reg 0 { d2(bb 9 insn 72) }
;;      reg 1 { d18(bb 9 insn 71) }
;;      reg 2 { d34(bb 9 insn 70) }
(call_insn 73 72 74 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":98:36 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 74
;;      reg 0 { d3(bb 9 insn 73) }
(insn 74 73 75 9 (set (reg:SI 122 [ _11 ])
        (reg:SI 0 r0)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 75
;;      reg 122 { d696(bb 9 insn 74) }
(insn 75 74 76 9 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 122 [ _11 ]) 0))) "../System/map.c":98:34 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
;;   UD chains for insn luid 7 uid 76
;;      reg 125 { d700(bb 9 insn 75) }
(debug_insn 76 75 79 9 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":98:34 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(12) 119[694],120[695],125[700],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 123 125
;; live  in  	 119 120 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 123 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(11) 119[694],120[695],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[5],123[697],125[701]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],123[697],125[699,700,701,702,703,704,705,706]
;;  UD chains for artificial uses at top

(code_label 79 76 80 10 33 (nil) [1 uses])
(note 80 79 81 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 81
(debug_insn 81 80 82 10 (debug_marker) "../System/map.c":99:10 -1
     (nil))
;;   UD chains for insn luid 1 uid 82
(insn 82 81 83 10 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 83
;;      reg 2 { d36(bb 10 insn 82) }
(insn 83 82 84 10 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
;;   UD chains for insn luid 3 uid 84
;;      reg 2 { d36(bb 10 insn 82) }
(insn 84 83 85 10 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
;;   UD chains for insn luid 4 uid 85
;;      reg 13 { }
;;      reg 0 { d4(bb 10 insn 84) }
;;      reg 1 { d20(bb 10 insn 83) }
;;      reg 2 { d36(bb 10 insn 82) }
(call_insn 85 84 86 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":99:18 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 86
;;      reg 0 { d5(bb 10 insn 85) }
(insn 86 85 87 10 (set (reg:SI 123 [ _12 ])
        (reg:SI 0 r0)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 87
;;      reg 123 { d697(bb 10 insn 86) }
(insn 87 86 88 10 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 123 [ _12 ]) 0))) "../System/map.c":99:16 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
;;   UD chains for insn luid 7 uid 88
;;      reg 125 { d701(bb 10 insn 87) }
(debug_insn 88 87 89 10 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":99:16 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(12) 119[694],120[695],125[701],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(7){ }u93(13){ }u94(102){ }u95(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 126
;; lr  def 	 100 [cc]
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(13) 119[694],120[695],125[700,701],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(1) 100[640]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660]
;;  UD chains for artificial uses at top

(code_label 89 88 90 11 34 (nil) [0 uses])
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 91
;;      reg 125 { d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 91 90 92 11 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 92
(debug_insn 92 91 93 11 (debug_marker) "../System/map.c":100:5 -1
     (nil))
;;   UD chains for insn luid 2 uid 93
;;      reg 120 { d695(bb 8 insn 59) }
;;      reg 126 { }
(insn 93 92 94 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg/v:SI 126 [ dpx ]))) "../System/map.c":100:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 126 [ dpx ])
        (nil)))
;;   UD chains for insn luid 3 uid 94
;;      reg 100 { d640(bb 11 insn 93) }
(jump_insn 94 93 95 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 107)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(13) 119[694],120[695],125[700,701],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 127
;; lr  def 	 100 [cc]
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(13) 119[694],120[695],125[700,701],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(1) 100[641]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660]
;;  UD chains for artificial uses at top

(note 95 94 96 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 96
;;      reg 119 { d694(bb 32 insn 326) }
;;      reg 127 { }
(insn 96 95 97 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg/v:SI 127 [ dpy ]))) "../System/map.c":100:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 127 [ dpy ])
        (nil)))
;;   UD chains for insn luid 1 uid 97
;;      reg 100 { d641(bb 12 insn 96) }
(jump_insn 97 96 98 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 107)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(13) 119[694],120[695],125[700,701],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 124 125
;; live  in  	 119 120 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 124 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(13) 119[694],120[695],125[700,701],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[7],124[698],125[702]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],124[698],125[699,700,701,702,703,704,705,706]
;;  UD chains for artificial uses at top

(note 98 97 99 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 99
(debug_insn 99 98 100 13 (debug_marker) "../System/map.c":100:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 100
(insn 100 99 101 13 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 101
;;      reg 2 { d38(bb 13 insn 100) }
(insn 101 100 102 13 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 102
;;      reg 2 { d38(bb 13 insn 100) }
(insn 102 101 103 13 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 4 uid 103
;;      reg 13 { }
;;      reg 0 { d6(bb 13 insn 102) }
;;      reg 1 { d22(bb 13 insn 101) }
;;      reg 2 { d38(bb 13 insn 100) }
(call_insn 103 102 104 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":100:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 104
;;      reg 0 { d7(bb 13 insn 103) }
(insn 104 103 105 13 (set (reg:SI 124 [ _13 ])
        (reg:SI 0 r0)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 105
;;      reg 124 { d698(bb 13 insn 104) }
(insn 105 104 106 13 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 124 [ _13 ]) 0))) "../System/map.c":100:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
;;   UD chains for insn luid 7 uid 106
;;      reg 125 { d702(bb 13 insn 105) }
(debug_insn 106 105 107 13 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":100:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(12) 119[694],120[695],125[702],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u120(7){ }u121(13){ }u122(102){ }u123(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 190 245
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 190 245
;; live  kill	
;; rd  in  	(14) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 100[643],190[727],245[764]
;; rd  kill	(31) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],190[727],245[764]
;;  UD chains for artificial uses at top

(code_label 107 106 108 14 35 (nil) [2 uses])
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 109
(debug_insn 109 108 110 14 (var_location:SI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 110
;;      reg 125 { d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 110 109 111 14 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 2 uid 111
(debug_insn 111 110 112 14 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 3 uid 112
(debug_insn 112 111 379 14 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 4 uid 379
;;      reg 250 { }
(insn 379 112 114 14 (set (reg/f:SI 245)
        (reg/f:SI 250)) "../System/map.c":102:14 -1
     (expr_list:REG_UNUSED (reg/f:SI 245)
        (nil)))
;;   UD chains for insn luid 5 uid 114
;;      reg 250 { }
(insn 114 379 115 14 (set (reg:SI 190 [ sp[0].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 24 [0x18])) [0 sp[0].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 24 [0x18]))) [0 sp[0].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 6 uid 115
;;      reg 190 { d727(bb 14 insn 114) }
(insn 115 114 116 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 190 [ sp[0].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ sp[0].life ])
        (nil)))
;;   UD chains for insn luid 7 uid 116
;;      reg 100 { d643(bb 14 insn 115) }
(jump_insn 116 115 117 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 150)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(14) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u128(7){ }u129(13){ }u130(102){ }u131(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 134 192 194 195 196
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 134 192 194 195 196
;; live  kill	
;; rd  in  	(14) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(6) 100[644],134[712],192[728],194[729],195[730],196[731]
;; rd  kill	(34) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],134[712],192[728],194[729],195[730],196[731]
;;  UD chains for artificial uses at top

(note 117 116 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 118
(debug_insn 118 117 120 15 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 120
;;      reg 244 { }
(insn 120 118 121 15 (set (reg:SI 192 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 121
;;      reg 192 { d728(bb 15 insn 120) }
(insn 121 120 122 15 (set (reg:SF 134 [ _73 ])
        (float:SF (reg:SI 192 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 192 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 122
;;      reg 134 { d712(bb 15 insn 121) }
(debug_insn 122 121 123 15 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
            (reg:SF 134 [ _73 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 123
(debug_insn 123 122 124 15 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 124
(debug_insn 124 123 125 15 (var_location:SF D#18 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 125
;;      reg 134 { d712(bb 15 insn 121) }
(debug_insn 125 124 126 15 (var_location:SF D#17 (div:SF (debug_expr:SF D#18)
        (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 126
(debug_insn 126 125 127 15 (var_location:SI spy (fix:SI (debug_expr:SF D#17))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 127
(debug_insn 127 126 129 15 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 129
;;      reg 250 { }
(insn 129 127 130 15 (set (reg:SF 195 [ sp[0].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 8 [0x8])) [1 sp[0].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 10 uid 130
;;      reg 134 { d712(bb 15 insn 121) }
;;      reg 195 { d730(bb 15 insn 129) }
(insn 130 129 131 15 (set (reg:SF 194)
        (div:SF (reg:SF 195 [ sp[0].x ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 195 [ sp[0].x ])
        (nil)))
;;   UD chains for insn luid 11 uid 131
;;      reg 194 { d729(bb 15 insn 130) }
(insn 131 130 132 15 (set (reg:SI 196 [ spx ])
        (fix:SI (fix:SF (reg:SF 194)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 194)
        (nil)))
;;   UD chains for insn luid 12 uid 132
;;      reg 120 { d695(bb 8 insn 59) }
;;      reg 196 { d731(bb 15 insn 131) }
(insn 132 131 133 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 196 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ spx ])
        (nil)))
;;   UD chains for insn luid 13 uid 133
;;      reg 100 { d644(bb 15 insn 132) }
(jump_insn 133 132 134 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 150)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 134 171 247 248 249
;; rd  out 	(15) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],134[712],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u144(7){ }u145(13){ }u146(102){ }u147(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 134 250
;; lr  def 	 100 [cc] 198 199 200
;; live  in  	 119 120 125 128 129 130 134 171 247 248 249
;; live  gen 	 100 [cc] 198 199 200
;; live  kill	
;; rd  in  	(15) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],134[712],171[720],247[765],248[766],249[767]
;; rd  gen 	(4) 100[645],198[732],199[733],200[734]
;; rd  kill	(32) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],198[732],199[733],200[734]
;;  UD chains for artificial uses at top

(note 134 133 136 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 136
;;      reg 250 { }
(insn 136 134 137 16 (set (reg:SF 199 [ sp[0].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 12 [0xc])) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 1 uid 137
;;      reg 134 { d712(bb 15 insn 121) }
;;      reg 199 { d733(bb 16 insn 136) }
(insn 137 136 138 16 (set (reg:SF 198)
        (div:SF (reg:SF 199 [ sp[0].y ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 199 [ sp[0].y ])
        (expr_list:REG_DEAD (reg:SF 134 [ _73 ])
            (nil))))
;;   UD chains for insn luid 2 uid 138
;;      reg 198 { d732(bb 16 insn 137) }
(insn 138 137 139 16 (set (reg:SI 200 [ spy ])
        (fix:SI (fix:SF (reg:SF 198)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 198)
        (nil)))
;;   UD chains for insn luid 3 uid 139
;;      reg 119 { d694(bb 32 insn 326) }
;;      reg 200 { d734(bb 16 insn 138) }
(insn 139 138 140 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 200 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ spy ])
        (nil)))
;;   UD chains for insn luid 4 uid 140
;;      reg 100 { d645(bb 16 insn 139) }
(jump_insn 140 139 141 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 150)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(14) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 140
;; live  in  	 119 120 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 140
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(14) 119[694],120[695],125[700,701,702],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[9],125[703],140[713]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[699,700,701,702,703,704,705,706],140[713]
;;  UD chains for artificial uses at top

(note 141 140 142 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 142
(debug_insn 142 141 143 17 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 143
(insn 143 142 144 17 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 144
;;      reg 2 { d40(bb 17 insn 143) }
(insn 144 143 145 17 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 145
(insn 145 144 146 17 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 146
;;      reg 13 { }
;;      reg 0 { d8(bb 17 insn 145) }
;;      reg 1 { d24(bb 17 insn 144) }
;;      reg 2 { d40(bb 17 insn 143) }
(call_insn 146 145 147 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 147
;;      reg 0 { d9(bb 17 insn 146) }
(insn 147 146 148 17 (set (reg:SI 140 [ _80 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 148
;;      reg 140 { d713(bb 17 insn 147) }
(insn 148 147 149 17 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 140 [ _80 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 140 [ _80 ])
        (nil)))
;;   UD chains for insn luid 7 uid 149
;;      reg 125 { d703(bb 17 insn 148) }
(debug_insn 149 148 150 17 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(12) 119[694],120[695],125[703],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 202
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 202
;; live  kill	
;; rd  in  	(16) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],134[712],171[720],247[765],248[766],249[767]
;; rd  gen 	(2) 100[647],202[735]
;; rd  kill	(30) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],202[735]
;;  UD chains for artificial uses at top

(code_label 150 149 151 18 36 (nil) [3 uses])
(note 151 150 152 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 152
;;      reg 125 { d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 152 151 153 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 153
(debug_insn 153 152 154 18 (debug_marker) "../System/map.c":101:33 -1
     (nil))
;;   UD chains for insn luid 2 uid 154
(debug_insn 154 153 155 18 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 3 uid 155
;;      reg 125 { d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 155 154 156 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 4 uid 156
(debug_insn 156 155 157 18 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 5 uid 157
(debug_insn 157 156 159 18 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 6 uid 159
;;      reg 250 { }
(insn 159 157 160 18 (set (reg:SI 202 [ sp[1].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 468 [0x1d4])) [0 sp[1].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 468 [0x1d4]))) [0 sp[1].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 7 uid 160
;;      reg 202 { d735(bb 18 insn 159) }
(insn 160 159 161 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 202 [ sp[1].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ sp[1].life ])
        (nil)))
;;   UD chains for insn luid 8 uid 161
;;      reg 100 { d647(bb 18 insn 160) }
(jump_insn 161 160 162 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 195)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 195)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(15) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u177(7){ }u178(13){ }u179(102){ }u180(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 144 204 206 207 208
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 144 204 206 207 208
;; live  kill	
;; rd  in  	(15) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(6) 100[648],144[714],204[736],206[737],207[738],208[739]
;; rd  kill	(34) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],144[714],204[736],206[737],207[738],208[739]
;;  UD chains for artificial uses at top

(note 162 161 163 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 163
(debug_insn 163 162 165 19 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 165
;;      reg 244 { }
(insn 165 163 166 19 (set (reg:SI 204 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 166
;;      reg 204 { d736(bb 19 insn 165) }
(insn 166 165 167 19 (set (reg:SF 144 [ _91 ])
        (float:SF (reg:SI 204 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 204 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 167
;;      reg 144 { d714(bb 19 insn 166) }
(debug_insn 167 166 168 19 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
            (reg:SF 144 [ _91 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 168
(debug_insn 168 167 169 19 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 169
(debug_insn 169 168 170 19 (var_location:SF D#16 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 170
;;      reg 144 { d714(bb 19 insn 166) }
(debug_insn 170 169 171 19 (var_location:SF D#15 (div:SF (debug_expr:SF D#16)
        (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 171
(debug_insn 171 170 172 19 (var_location:SI spy (fix:SI (debug_expr:SF D#15))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 172
(debug_insn 172 171 174 19 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 174
;;      reg 250 { }
(insn 174 172 175 19 (set (reg:SF 207 [ sp[1].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 452 [0x1c4])) [1 sp[1].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 10 uid 175
;;      reg 144 { d714(bb 19 insn 166) }
;;      reg 207 { d738(bb 19 insn 174) }
(insn 175 174 176 19 (set (reg:SF 206)
        (div:SF (reg:SF 207 [ sp[1].x ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 207 [ sp[1].x ])
        (nil)))
;;   UD chains for insn luid 11 uid 176
;;      reg 206 { d737(bb 19 insn 175) }
(insn 176 175 177 19 (set (reg:SI 208 [ spx ])
        (fix:SI (fix:SF (reg:SF 206)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 206)
        (nil)))
;;   UD chains for insn luid 12 uid 177
;;      reg 120 { d695(bb 8 insn 59) }
;;      reg 208 { d739(bb 19 insn 176) }
(insn 177 176 178 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 208 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 208 [ spx ])
        (nil)))
;;   UD chains for insn luid 13 uid 178
;;      reg 100 { d648(bb 19 insn 177) }
(jump_insn 178 177 179 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 195)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 144 171 247 248 249
;; rd  out 	(16) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],144[714],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u193(7){ }u194(13){ }u195(102){ }u196(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 144 250
;; lr  def 	 100 [cc] 210 211 212
;; live  in  	 119 120 125 128 129 130 144 171 247 248 249
;; live  gen 	 100 [cc] 210 211 212
;; live  kill	
;; rd  in  	(16) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],144[714],171[720],247[765],248[766],249[767]
;; rd  gen 	(4) 100[649],210[740],211[741],212[742]
;; rd  kill	(32) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],210[740],211[741],212[742]
;;  UD chains for artificial uses at top

(note 179 178 181 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 181
;;      reg 250 { }
(insn 181 179 182 20 (set (reg:SF 211 [ sp[1].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 456 [0x1c8])) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 1 uid 182
;;      reg 144 { d714(bb 19 insn 166) }
;;      reg 211 { d741(bb 20 insn 181) }
(insn 182 181 183 20 (set (reg:SF 210)
        (div:SF (reg:SF 211 [ sp[1].y ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 211 [ sp[1].y ])
        (expr_list:REG_DEAD (reg:SF 144 [ _91 ])
            (nil))))
;;   UD chains for insn luid 2 uid 183
;;      reg 210 { d740(bb 20 insn 182) }
(insn 183 182 184 20 (set (reg:SI 212 [ spy ])
        (fix:SI (fix:SF (reg:SF 210)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 210)
        (nil)))
;;   UD chains for insn luid 3 uid 184
;;      reg 119 { d694(bb 32 insn 326) }
;;      reg 212 { d742(bb 20 insn 183) }
(insn 184 183 185 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 212 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ spy ])
        (nil)))
;;   UD chains for insn luid 4 uid 185
;;      reg 100 { d649(bb 20 insn 184) }
(jump_insn 185 184 186 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 195)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(15) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u205(7){ }u206(13){ }u207(102){ }u208(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 150
;; live  in  	 119 120 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 150
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(15) 119[694],120[695],125[700,701,702,703],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[11],125[704],150[715]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[699,700,701,702,703,704,705,706],150[715]
;;  UD chains for artificial uses at top

(note 186 185 187 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 187
(debug_insn 187 186 188 21 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 188
(insn 188 187 189 21 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 189
;;      reg 2 { d42(bb 21 insn 188) }
(insn 189 188 190 21 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 190
(insn 190 189 191 21 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 191
;;      reg 13 { }
;;      reg 0 { d10(bb 21 insn 190) }
;;      reg 1 { d26(bb 21 insn 189) }
;;      reg 2 { d42(bb 21 insn 188) }
(call_insn 191 190 192 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 192
;;      reg 0 { d11(bb 21 insn 191) }
(insn 192 191 193 21 (set (reg:SI 150 [ _98 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 193
;;      reg 150 { d715(bb 21 insn 192) }
(insn 193 192 194 21 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 150 [ _98 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 150 [ _98 ])
        (nil)))
;;   UD chains for insn luid 7 uid 194
;;      reg 125 { d704(bb 21 insn 193) }
(debug_insn 194 193 195 21 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(12) 119[694],120[695],125[704],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u217(7){ }u218(13){ }u219(102){ }u220(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 214
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 214
;; live  kill	
;; rd  in  	(17) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],144[714],171[720],247[765],248[766],249[767]
;; rd  gen 	(2) 100[651],214[743]
;; rd  kill	(30) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],214[743]
;;  UD chains for artificial uses at top

(code_label 195 194 196 22 37 (nil) [3 uses])
(note 196 195 197 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 197
;;      reg 125 { d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 197 196 198 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 198
(debug_insn 198 197 199 22 (debug_marker) "../System/map.c":101:33 -1
     (nil))
;;   UD chains for insn luid 2 uid 199
(debug_insn 199 198 200 22 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
;;   UD chains for insn luid 3 uid 200
;;      reg 125 { d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 200 199 201 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 4 uid 201
(debug_insn 201 200 202 22 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 5 uid 202
(debug_insn 202 201 204 22 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 6 uid 204
;;      reg 250 { }
(insn 204 202 205 22 (set (reg:SI 214 [ sp[2].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 912 [0x390])) [0 sp[2].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 912 [0x390]))) [0 sp[2].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 7 uid 205
;;      reg 214 { d743(bb 22 insn 204) }
(insn 205 204 206 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 214 [ sp[2].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 214 [ sp[2].life ])
        (nil)))
;;   UD chains for insn luid 8 uid 206
;;      reg 100 { d651(bb 22 insn 205) }
(jump_insn 206 205 207 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 240)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 240)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(16) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u226(7){ }u227(13){ }u228(102){ }u229(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 154 216 218 219 220
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 154 216 218 219 220
;; live  kill	
;; rd  in  	(16) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(6) 100[652],154[716],216[744],218[745],219[746],220[747]
;; rd  kill	(34) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],154[716],216[744],218[745],219[746],220[747]
;;  UD chains for artificial uses at top

(note 207 206 208 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 208
(debug_insn 208 207 210 23 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 210
;;      reg 244 { }
(insn 210 208 211 23 (set (reg:SI 216 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 211
;;      reg 216 { d744(bb 23 insn 210) }
(insn 211 210 212 23 (set (reg:SF 154 [ _109 ])
        (float:SF (reg:SI 216 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 216 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 212
;;      reg 154 { d716(bb 23 insn 211) }
(debug_insn 212 211 213 23 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
            (reg:SF 154 [ _109 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 213
(debug_insn 213 212 214 23 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 214
(debug_insn 214 213 215 23 (var_location:SF D#14 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 215
;;      reg 154 { d716(bb 23 insn 211) }
(debug_insn 215 214 216 23 (var_location:SF D#13 (div:SF (debug_expr:SF D#14)
        (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 216
(debug_insn 216 215 217 23 (var_location:SI spy (fix:SI (debug_expr:SF D#13))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 217
(debug_insn 217 216 219 23 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 219
;;      reg 250 { }
(insn 219 217 220 23 (set (reg:SF 219 [ sp[2].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 896 [0x380])) [1 sp[2].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 10 uid 220
;;      reg 154 { d716(bb 23 insn 211) }
;;      reg 219 { d746(bb 23 insn 219) }
(insn 220 219 221 23 (set (reg:SF 218)
        (div:SF (reg:SF 219 [ sp[2].x ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 219 [ sp[2].x ])
        (nil)))
;;   UD chains for insn luid 11 uid 221
;;      reg 218 { d745(bb 23 insn 220) }
(insn 221 220 222 23 (set (reg:SI 220 [ spx ])
        (fix:SI (fix:SF (reg:SF 218)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 218)
        (nil)))
;;   UD chains for insn luid 12 uid 222
;;      reg 120 { d695(bb 8 insn 59) }
;;      reg 220 { d747(bb 23 insn 221) }
(insn 222 221 223 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 220 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 220 [ spx ])
        (nil)))
;;   UD chains for insn luid 13 uid 223
;;      reg 100 { d652(bb 23 insn 222) }
(jump_insn 223 222 224 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 240)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 154 171 247 248 249
;; rd  out 	(17) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],154[716],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u242(7){ }u243(13){ }u244(102){ }u245(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 154 250
;; lr  def 	 100 [cc] 222 223 224
;; live  in  	 119 120 125 128 129 130 154 171 247 248 249
;; live  gen 	 100 [cc] 222 223 224
;; live  kill	
;; rd  in  	(17) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],154[716],171[720],247[765],248[766],249[767]
;; rd  gen 	(4) 100[653],222[748],223[749],224[750]
;; rd  kill	(32) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],222[748],223[749],224[750]
;;  UD chains for artificial uses at top

(note 224 223 226 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 226
;;      reg 250 { }
(insn 226 224 227 24 (set (reg:SF 223 [ sp[2].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 900 [0x384])) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 1 uid 227
;;      reg 154 { d716(bb 23 insn 211) }
;;      reg 223 { d749(bb 24 insn 226) }
(insn 227 226 228 24 (set (reg:SF 222)
        (div:SF (reg:SF 223 [ sp[2].y ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 223 [ sp[2].y ])
        (expr_list:REG_DEAD (reg:SF 154 [ _109 ])
            (nil))))
;;   UD chains for insn luid 2 uid 228
;;      reg 222 { d748(bb 24 insn 227) }
(insn 228 227 229 24 (set (reg:SI 224 [ spy ])
        (fix:SI (fix:SF (reg:SF 222)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 222)
        (nil)))
;;   UD chains for insn luid 3 uid 229
;;      reg 119 { d694(bb 32 insn 326) }
;;      reg 224 { d750(bb 24 insn 228) }
(insn 229 228 230 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 224 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 224 [ spy ])
        (nil)))
;;   UD chains for insn luid 4 uid 230
;;      reg 100 { d653(bb 24 insn 229) }
(jump_insn 230 229 231 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 240)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(16) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u254(7){ }u255(13){ }u256(102){ }u257(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 160
;; live  in  	 119 120 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 160
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(16) 119[694],120[695],125[700,701,702,703,704],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[13],125[705],160[717]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[699,700,701,702,703,704,705,706],160[717]
;;  UD chains for artificial uses at top

(note 231 230 232 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 232
(debug_insn 232 231 233 25 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 233
(insn 233 232 234 25 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 234
;;      reg 2 { d44(bb 25 insn 233) }
(insn 234 233 235 25 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 235
(insn 235 234 236 25 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 236
;;      reg 13 { }
;;      reg 0 { d12(bb 25 insn 235) }
;;      reg 1 { d28(bb 25 insn 234) }
;;      reg 2 { d44(bb 25 insn 233) }
(call_insn 236 235 237 25 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 237
;;      reg 0 { d13(bb 25 insn 236) }
(insn 237 236 238 25 (set (reg:SI 160 [ _116 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 238
;;      reg 160 { d717(bb 25 insn 237) }
(insn 238 237 239 25 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 160 [ _116 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 160 [ _116 ])
        (nil)))
;;   UD chains for insn luid 7 uid 239
;;      reg 125 { d705(bb 25 insn 238) }
(debug_insn 239 238 240 25 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(12) 119[694],120[695],125[705],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u266(7){ }u267(13){ }u268(102){ }u269(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 226
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 226
;; live  kill	
;; rd  in  	(18) 119[694],120[695],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],154[716],171[720],247[765],248[766],249[767]
;; rd  gen 	(2) 100[655],226[751]
;; rd  kill	(30) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],226[751]
;;  UD chains for artificial uses at top

(code_label 240 239 241 26 38 (nil) [3 uses])
(note 241 240 242 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 242
;;      reg 125 { d705(bb 25 insn 238) d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 242 241 243 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 243
(debug_insn 243 242 244 26 (debug_marker) "../System/map.c":101:33 -1
     (nil))
;;   UD chains for insn luid 2 uid 244
(debug_insn 244 243 245 26 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
;;   UD chains for insn luid 3 uid 245
;;      reg 125 { d705(bb 25 insn 238) d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) }
(debug_insn 245 244 246 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 4 uid 246
(debug_insn 246 245 247 26 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 5 uid 247
(debug_insn 247 246 249 26 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 6 uid 249
;;      reg 250 { }
(insn 249 247 250 26 (set (reg:SI 226 [ sp[3].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 1356 [0x54c])) [0 sp[3].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 1356 [0x54c]))) [0 sp[3].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 7 uid 250
;;      reg 226 { d751(bb 26 insn 249) }
(insn 250 249 251 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 226 [ sp[3].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 226 [ sp[3].life ])
        (nil)))
;;   UD chains for insn luid 8 uid 251
;;      reg 100 { d655(bb 26 insn 250) }
(jump_insn 251 250 252 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 291)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 291)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 120 125 128 129 130 171 247 248 249
;; rd  out 	(17) 119[694],120[695],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u275(7){ }u276(13){ }u277(102){ }u278(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 251 253
;; lr  def 	 100 [cc] 164 228 232 233 234 235
;; live  in  	 119 120 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 164 228 232 233 234 235
;; live  kill	
;; rd  in  	(17) 119[694],120[695],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(7) 100[656],164[718],228[752],232[753],233[754],234[755],235[756]
;; rd  kill	(35) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],164[718],228[752],232[753],233[754],234[755],235[756]
;;  UD chains for artificial uses at top

(note 252 251 253 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 253
(debug_insn 253 252 255 27 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 255
;;      reg 244 { }
(insn 255 253 256 27 (set (reg:SI 228 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 256
;;      reg 228 { d752(bb 27 insn 255) }
(insn 256 255 257 27 (set (reg:SF 164 [ _127 ])
        (float:SF (reg:SI 228 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 228 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 257
;;      reg 164 { d718(bb 27 insn 256) }
(debug_insn 257 256 258 27 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
            (reg:SF 164 [ _127 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 258
(debug_insn 258 257 259 27 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 259
(debug_insn 259 258 260 27 (var_location:SF D#12 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 260
;;      reg 164 { d718(bb 27 insn 256) }
(debug_insn 260 259 261 27 (var_location:SF D#11 (div:SF (debug_expr:SF D#12)
        (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 261
(debug_insn 261 260 262 27 (var_location:SI spy (fix:SI (debug_expr:SF D#11))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 262
(debug_insn 262 261 382 27 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 382
;;      reg 253 { }
(insn 382 262 267 27 (set (reg/f:SI 232)
        (reg/f:SI 253)) "../System/map.c":103:21 -1
     (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_UNUSED (reg/f:SI 232)
            (nil))))
;;   UD chains for insn luid 10 uid 267
;;      reg 251 { }
(insn 267 382 268 27 (set (reg:SF 234 [ sp[3].x ])
        (mem/c:SF (reg/f:SI 251) [1 sp[3].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 251)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 11 uid 268
;;      reg 164 { d718(bb 27 insn 256) }
;;      reg 234 { d755(bb 27 insn 267) }
(insn 268 267 269 27 (set (reg:SF 233)
        (div:SF (reg:SF 234 [ sp[3].x ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 234 [ sp[3].x ])
        (nil)))
;;   UD chains for insn luid 12 uid 269
;;      reg 233 { d754(bb 27 insn 268) }
(insn 269 268 270 27 (set (reg:SI 235 [ spx ])
        (fix:SI (fix:SF (reg:SF 233)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 233)
        (nil)))
;;   UD chains for insn luid 13 uid 270
;;      reg 120 { d695(bb 8 insn 59) }
;;      reg 235 { d756(bb 27 insn 269) }
(insn 270 269 271 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 235 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 235 [ spx ])
        (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
            (nil))))
;;   UD chains for insn luid 14 uid 271
;;      reg 100 { d656(bb 27 insn 270) }
(jump_insn 271 270 272 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 291)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 125 128 129 130 164 171 247 248 249
;; rd  out 	(17) 119[694],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],164[718],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u293(7){ }u294(13){ }u295(102){ }u296(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 164 254
;; lr  def 	 100 [cc] 239 240 241 242
;; live  in  	 119 125 128 129 130 164 171 247 248 249
;; live  gen 	 100 [cc] 239 240 241 242
;; live  kill	
;; rd  in  	(17) 119[694],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],164[718],171[720],247[765],248[766],249[767]
;; rd  gen 	(5) 100[657],239[757],240[758],241[759],242[760]
;; rd  kill	(33) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],239[757],240[758],241[759],242[760]
;;  UD chains for artificial uses at top

(note 272 271 383 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 383
;;      reg 254 { }
(insn 383 272 277 28 (set (reg/f:SI 239)
        (reg/f:SI 254)) "../System/map.c":104:21 -1
     (expr_list:REG_UNUSED (reg/f:SI 239)
        (nil)))
;;   UD chains for insn luid 1 uid 277
;;      reg 254 { }
(insn 277 383 278 28 (set (reg:SF 241 [ sp[3].y ])
        (mem/c:SF (reg/f:SI 254) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 254)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 278
;;      reg 164 { d718(bb 27 insn 256) }
;;      reg 241 { d759(bb 28 insn 277) }
(insn 278 277 279 28 (set (reg:SF 240)
        (div:SF (reg:SF 241 [ sp[3].y ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 241 [ sp[3].y ])
        (expr_list:REG_DEAD (reg:SF 164 [ _127 ])
            (nil))))
;;   UD chains for insn luid 3 uid 279
;;      reg 240 { d758(bb 28 insn 278) }
(insn 279 278 280 28 (set (reg:SI 242 [ spy ])
        (fix:SI (fix:SF (reg:SF 240)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 240)
        (nil)))
;;   UD chains for insn luid 4 uid 280
;;      reg 119 { d694(bb 32 insn 326) }
;;      reg 242 { d760(bb 28 insn 279) }
(insn 280 279 281 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 242 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ spy ])
        (nil)))
;;   UD chains for insn luid 5 uid 281
;;      reg 100 { d657(bb 28 insn 280) }
(jump_insn 281 280 282 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 291)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 125 128 129 130 171 247 248 249
;; rd  out 	(16) 119[694],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u307(7){ }u308(13){ }u309(102){ }u310(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 170
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 170
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(16) 119[694],125[700,701,702,703,704,705],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 0[15],125[706],170[719]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[699,700,701,702,703,704,705,706],170[719]
;;  UD chains for artificial uses at top

(note 282 281 283 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 283
(debug_insn 283 282 284 29 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 284
(insn 284 283 285 29 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 285
;;      reg 2 { d46(bb 29 insn 284) }
(insn 285 284 286 29 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 286
(insn 286 285 287 29 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 287
;;      reg 13 { }
;;      reg 0 { d14(bb 29 insn 286) }
;;      reg 1 { d30(bb 29 insn 285) }
;;      reg 2 { d46(bb 29 insn 284) }
(call_insn 287 286 288 29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 288
;;      reg 0 { d15(bb 29 insn 287) }
(insn 288 287 289 29 (set (reg:SI 170 [ _134 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 289
;;      reg 170 { d719(bb 29 insn 288) }
(insn 289 288 290 29 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 170 [ _134 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 170 [ _134 ])
        (nil)))
;;   UD chains for insn luid 7 uid 290
;;      reg 125 { d706(bb 29 insn 289) }
(debug_insn 290 289 291 29 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 125 128 129 130 171 247 248 249
;; rd  out 	(11) 119[694],125[706],128[707],129[708,709],130[710,711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u319(7){ }u320(13){ }u321(102){ }u322(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 129 130
;; lr  def 	 100 [cc] 129 130 243
;; live  in  	 119 125 128 129 130 171 247 248 249
;; live  gen 	 100 [cc] 129 130 243
;; live  kill	
;; rd  in  	(20) 119[694],120[695],125[699,700,701,702,703,704,705,706],128[707],129[708,709],130[710,711],164[718],171[720],247[765],248[766],249[767]
;; rd  gen 	(4) 100[659],129[708],130[710],243[763]
;; rd  kill	(33) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],129[708,709],130[710,711]
;;  UD chains for artificial uses at top

(code_label 291 290 292 30 32 (nil) [3 uses])
(note 292 291 293 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 293
(debug_insn 293 292 294 30 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 294
;;      reg 125 { d706(bb 29 insn 289) d705(bb 25 insn 238) d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) d699(bb 7 insn 52) }
(debug_insn 294 293 295 30 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 2 uid 295
(debug_insn 295 294 296 30 (debug_marker) "../System/map.c":109:4 -1
     (nil))
;;   UD chains for insn luid 3 uid 296
(debug_insn 296 295 297 30 (debug_marker) "../System/map.c":110:4 -1
     (nil))
;;   UD chains for insn luid 4 uid 297
(insn 297 296 298 30 (set (reg:SI 243 [ color ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 5 uid 298
;;      reg 125 { d706(bb 29 insn 289) d705(bb 25 insn 238) d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) d699(bb 7 insn 52) }
;;      reg 243 read/write { d761(bb 30 insn 297) }
(insn 298 297 299 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 0 [0]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (nil))
;;   UD chains for insn luid 6 uid 299
;;      reg 125 { d706(bb 29 insn 289) d705(bb 25 insn 238) d704(bb 21 insn 193) d703(bb 17 insn 148) d702(bb 13 insn 105) d701(bb 10 insn 87) d700(bb 9 insn 75) d699(bb 7 insn 52) }
;;      reg 243 read/write { d762(bb 30 insn 298) d761(bb 30 insn 297) }
(insn 299 298 301 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (expr_list:REG_DEAD (reg/v:SI 125 [ color ])
        (nil)))
;;   UD chains for insn luid 7 uid 301
;;      reg 129 { d709(bb 32 insn 3) d708(bb 30 insn 309) }
;;      reg 243 { d763(bb 30 insn 299) d762(bb 30 insn 298) d761(bb 30 insn 297) }
(insn 301 299 302 30 (set (mem:SI (reg:SI 129 [ ivtmp.54 ]) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.45_242]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":109:27 158 {unaligned_storesi}
     (nil))
;;   UD chains for insn luid 8 uid 302
(debug_insn 302 301 303 30 (debug_marker) "../System/map.c":111:4 -1
     (nil))
;;   UD chains for insn luid 9 uid 303
(debug_insn 303 302 304 30 (debug_marker) "../System/map.c":112:4 -1
     (nil))
;;   UD chains for insn luid 10 uid 304
;;      reg 129 { d709(bb 32 insn 3) d708(bb 30 insn 309) }
;;      reg 243 { d763(bb 30 insn 299) d762(bb 30 insn 298) d761(bb 30 insn 297) }
(insn 304 303 305 30 (set (mem:SI (plus:SI (reg:SI 129 [ ivtmp.54 ])
                (const_int 480 [0x1e0])) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)_229]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":111:31 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 243 [ color ])
        (nil)))
;;   UD chains for insn luid 11 uid 305
(debug_insn 305 304 306 30 (debug_marker) "../System/map.c":93:29 -1
     (nil))
;;   UD chains for insn luid 12 uid 306
;;      reg 130 { d711(bb 32 insn 4) d710(bb 30 insn 306) }
(insn 306 305 307 30 (set (reg/v:SI 130 [ x ])
        (plus:SI (reg/v:SI 130 [ x ])
            (const_int 2 [0x2]))) "../System/map.c":93:30 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 13 uid 307
;;      reg 130 { d710(bb 30 insn 306) }
(debug_insn 307 306 308 30 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
;;   UD chains for insn luid 14 uid 308
(debug_insn 308 307 309 30 (debug_marker) "../System/map.c":93:15 -1
     (nil))
;;   UD chains for insn luid 15 uid 309
;;      reg 129 { d709(bb 32 insn 3) d708(bb 30 insn 309) }
(insn 309 308 311 30 (set (reg:SI 129 [ ivtmp.54 ])
        (plus:SI (reg:SI 129 [ ivtmp.54 ])
            (const_int 4 [0x4]))) "../System/map.c":93:3 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 16 uid 311
;;      reg 130 { d710(bb 30 insn 306) }
(insn 311 309 312 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 100 [0x64]))) "../System/map.c":93:3 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 17 uid 312
;;      reg 100 { d659(bb 30 insn 311) }
(jump_insn 312 311 374 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 374)
            (pc))) "../System/map.c":93:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1052275756 (nil)))
 -> 374)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(8) 119[694],128[707],129[708],130[710],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u338(7){ }u339(13){ }u340(102){ }u341(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 171
;; lr  def 	 100 [cc] 128 171
;; live  in  	 128 171
;; live  gen 	 100 [cc] 128 171
;; live  kill	
;; rd  in  	(8) 119[694],128[707],129[708],130[710],171[720],247[765],248[766],249[767]
;; rd  gen 	(3) 100[660],128[707],171[720]
;; rd  kill	(31) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659,660],128[707],171[720]
;;  UD chains for artificial uses at top

(note 313 373 314 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 314
(debug_insn 314 313 315 31 (debug_marker) "../System/map.c":92:29 -1
     (nil))
;;   UD chains for insn luid 1 uid 315
;;      reg 128 { d707(bb 31 insn 315) }
(insn 315 314 316 31 (set (reg/v:SI 128 [ y ])
        (plus:SI (reg/v:SI 128 [ y ])
            (const_int 2 [0x2]))) "../System/map.c":92:30 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 2 uid 316
;;      reg 128 { d707(bb 31 insn 315) }
(debug_insn 316 315 317 31 (var_location:SI y (reg/v:SI 128 [ y ])) -1
     (nil))
;;   UD chains for insn luid 3 uid 317
(debug_insn 317 316 318 31 (debug_marker) "../System/map.c":92:14 -1
     (nil))
;;   UD chains for insn luid 4 uid 318
;;      reg 171 { d720(bb 31 insn 318) }
(insn 318 317 319 31 (set (reg:SI 171 [ ivtmp.67 ])
        (plus:SI (reg:SI 171 [ ivtmp.67 ])
            (const_int 960 [0x3c0]))) "../System/map.c":92:2 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 5 uid 319
;;      reg 128 { d707(bb 31 insn 315) }
(insn 319 318 320 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 50 [0x32]))) "../System/map.c":92:2 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 6 uid 320
;;      reg 100 { d660(bb 31 insn 319) }
(jump_insn 320 319 372 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 331)
            (pc))) "../System/map.c":92:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 42994324 (nil)))
 -> 331)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 252 253 254
;; live  out 	 128 171
;; rd  out 	(2) 128[707],171[720]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u347(7){ }u348(13){ }u349(102){ }u350(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128 171 246
;; lr  def 	 119 129 130 247 248 249
;; live  in  	 128 171
;; live  gen 	 119 129 130 247 248 249
;; live  kill	
;; rd  in  	(2) 128[707],171[720]
;; rd  gen 	(6) 119[694],129[709],130[711],247[765],248[766],249[767]
;; rd  kill	(8) 119[694],129[708,709],130[710,711],247[765],248[766],249[767]
;;  UD chains for artificial uses at top

(code_label 321 372 322 32 29 (nil) [0 uses])
(note 322 321 323 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 323
;;      reg 128 { d707(bb 31 insn 315) }
(debug_insn 323 322 324 32 (var_location:SI y (reg/v:SI 128 [ y ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 324
(debug_insn 324 323 325 32 (var_location:SI x (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 2 uid 325
(debug_insn 325 324 326 32 (debug_marker) "../System/map.c":93:15 -1
     (nil))
;;   UD chains for insn luid 3 uid 326
;;      reg 128 { d707(bb 31 insn 315) }
(insn 326 325 3 32 (set (reg:SI 119 [ _8 ])
        (ashiftrt:SI (reg/v:SI 128 [ y ])
            (const_int 1 [0x1]))) "../System/map.c":98:13 147 {*arm_shiftsi3}
     (nil))
;;   UD chains for insn luid 4 uid 3
;;      reg 171 { d720(bb 31 insn 318) }
(insn 3 326 4 32 (set (reg:SI 129 [ ivtmp.54 ])
        (reg:SI 171 [ ivtmp.67 ])) "../System/map.c":98:13 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 5 uid 4
(insn 4 3 61 32 (set (reg/v:SI 130 [ x ])
        (const_int 0 [0])) "../System/map.c":93:11 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 6 uid 61
(insn 61 4 62 32 (set (reg:SI 247)
        (const_int 50 [0x32])) "../System/map.c":98:16 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 7 uid 62
;;      reg 119 { d694(bb 32 insn 326) }
;;      reg 247 { d765(bb 32 insn 61) }
(insn 62 61 63 32 (set (reg:SI 248)
        (mult:SI (reg:SI 247)
            (reg:SI 119 [ _8 ]))) "../System/map.c":98:16 56 {*mul}
     (nil))
;;   UD chains for insn luid 8 uid 63
;;      reg 246 { }
;;      reg 248 { d766(bb 32 insn 62) }
(insn 63 62 331 32 (set (reg:SI 249)
        (plus:SI (reg/f:SI 246)
            (reg:SI 248))) "../System/map.c":98:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 246)
        (nil)))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(8) 119[694],128[707],129[709],130[711],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 128 171
;; live  gen 	
;; live  kill	
;; rd  in  	(2) 128[707],171[720]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(note 372 320 321 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 126 127 128 171 244 246 250 251 252 253 254
;; live  out 	 128 171
;; rd  out 	(2) 128[707],171[720]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 119 128 129 130 171 247 248 249
;; live  gen 	
;; live  kill	
;; rd  in  	(10) 100[659],119[694],128[707],129[708],130[710],171[720],243[763],247[765],248[766],249[767]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 374 312 373 35 55 (nil) [1 uses])
(note 373 374 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 171 244 246 247 248 249 250 251 252 253 254
;; live  out 	 119 128 129 130 171 247 248 249
;; rd  out 	(8) 119[694],128[707],129[708],130[710],171[720],247[765],248[766],249[767]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



Analyzing operand (reg/v:SI 128 [ y ]) of insn (insn 319 318 320 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 50 [0x32]))) "../System/map.c":92:2 268 {*arm_cmpsi_insn}
     (nil))
Analyzing def of (reg/v:SI 128 [ y ]) in insn (insn 315 314 316 31 (set (reg/v:SI 128 [ y ])
        (plus:SI (reg/v:SI 128 [ y ])
            (const_int 2 [0x2]))) "../System/map.c":92:30 7 {*arm_addsi3}
     (nil))
Analyzing operand (reg/v:SI 128 [ y ]) of insn (insn 315 314 316 31 (set (reg/v:SI 128 [ y ])
        (plus:SI (reg/v:SI 128 [ y ])
            (const_int 2 [0x2]))) "../System/map.c":92:30 7 {*arm_addsi3}
     (nil))
Analyzing (reg/v:SI 128 [ y ]) for bivness.
  (reg/v:SI 128 [ y ]) + (const_int 2 [0x2]) * iteration (in SI)
Analyzing operand (const_int 2 [0x2]) of insn (insn 315 314 316 31 (set (reg/v:SI 128 [ y ])
        (plus:SI (reg/v:SI 128 [ y ])
            (const_int 2 [0x2]))) "../System/map.c":92:30 7 {*arm_addsi3}
     (nil))
  invariant (const_int 2 [0x2]) (in SI)
(reg/v:SI 128 [ y ]) in insn (insn 315 314 316 31 (set (reg/v:SI 128 [ y ])
        (plus:SI (reg/v:SI 128 [ y ])
            (const_int 2 [0x2]))) "../System/map.c":92:30 7 {*arm_addsi3}
     (nil))
  is (plus:SI (reg/v:SI 128 [ y ])
    (const_int 2 [0x2])) + (const_int 2 [0x2]) * iteration (in SI)
Analyzing operand (const_int 50 [0x32]) of insn (insn 319 318 320 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 50 [0x32]))) "../System/map.c":92:2 268 {*arm_cmpsi_insn}
     (nil))
  invariant (const_int 50 [0x32]) (in SI)
Loop 1 is simple:
  simple exit 31 -> 33
  number of iterations: (const_int 24 [0x18])
  upper bound: 24
  likely upper bound: 24
  realistic bound: 24
Doloop: Function call in loop.
Doloop: The loop is not suitable.
Doloop: Processing loop 2.
starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 35
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 56 count 58 (  1.6)
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 56 count 63 (  1.8)
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 56 count 64 (  1.8)


starting region dump


drawMiniMap

Dataflow summary:
def_info->table_size = 759, use_info->table_size = 363
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,16u} r1={17d,8u} r2={17d,19u} r3={9d} r7={1d,35u} r12={16d} r13={1d,43u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={29d,21u} r101={8d} r102={1d,35u} r103={1d,34u} r104={8d} r105={8d} r106={8d} r115={1d,2u} r118={1d,1u} r119={1d,6u} r120={1d,6u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={8d,19u} r126={1d,2u} r127={1d,2u} r128={2d,7u} r129={2d,3u} r130={2d,7u} r134={1d,4u} r140={1d,1u} r144={1d,4u} r150={1d,1u} r154={1d,4u} r160={1d,1u} r164={1d,4u} r170={1d,1u} r171={2d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d} r184={1d} r185={1d} r186={1d} r187={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} r228={1d,1u} r232={1d} r233={1d,1u} r234={1d,1u} r235={1d,1u} r239={1d} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={3d,4u} r244={1d,5u} r245={1d} r246={1d,2u} r247={1d,2u} r248={1d,2u} r249={1d,2u} r250={1d,11u} r251={1d,2u} r252={1d,1u} r253={1d,1u} r254={1d,2u} 
;;    total ref usage 1176{811d,365u,0e} in 264{256 regular + 8 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691
;;  reg->defs[] map:	0[0,15] 1[16,31] 2[32,47] 3[48,55] 12[56,71] 14[72,79] 15[80,87] 16[88,95] 17[96,103] 18[104,111] 19[112,119] 20[120,127] 21[128,135] 22[136,143] 23[144,151] 24[152,159] 25[160,167] 26[168,175] 27[176,183] 28[184,191] 29[192,199] 30[200,207] 31[208,215] 48[216,223] 49[224,231] 50[232,239] 51[240,247] 52[248,255] 53[256,263] 54[264,271] 55[272,279] 56[280,287] 57[288,295] 58[296,303] 59[304,311] 60[312,319] 61[320,327] 62[328,335] 63[336,343] 64[344,351] 65[352,359] 66[360,367] 67[368,375] 68[376,383] 69[384,391] 70[392,399] 71[400,407] 72[408,415] 73[416,423] 74[424,431] 75[432,439] 76[440,447] 77[448,455] 78[456,463] 79[464,471] 80[472,479] 81[480,487] 82[488,495] 83[496,503] 84[504,511] 85[512,519] 86[520,527] 87[528,535] 88[536,543] 89[544,551] 90[552,559] 91[560,567] 92[568,575] 93[576,583] 94[584,591] 95[592,599] 96[600,607] 97[608,615] 98[616,623] 99[624,631] 100[632,659] 101[660,667] 104[668,675] 105[676,683] 106[684,691] 118[692,692] 120[693,693] 122[694,694] 123[695,695] 124[696,696] 125[697,704] 129[705,705] 130[706,706] 134[707,707] 140[708,708] 144[709,709] 150[710,710] 154[711,711] 160[712,712] 164[713,713] 170[714,714] 183[715,715] 184[716,716] 185[717,717] 186[718,718] 187[719,719] 188[720,720] 190[721,721] 192[722,722] 194[723,723] 195[724,724] 196[725,725] 198[726,726] 199[727,727] 200[728,728] 202[729,729] 204[730,730] 206[731,731] 207[732,732] 208[733,733] 210[734,734] 211[735,735] 212[736,736] 214[737,737] 216[738,738] 218[739,739] 219[740,740] 220[741,741] 222[742,742] 223[743,743] 224[744,744] 226[745,745] 228[746,746] 232[747,747] 233[748,748] 234[749,749] 235[750,750] 239[751,751] 240[752,752] 241[753,753] 242[754,754] 243[755,757] 245[758,758] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(2) 129[705],130[706]
;; rd  gen 	(1) 100[632]
;; rd  kill	(28) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659]
;;  UD chains for artificial uses at top

(code_label 310 276 29 3 39 (nil) [0 uses])
(note 29 310 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 30
;;      reg 130 { d706(bb 30 insn 306) }
(debug_insn 30 29 31 3 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 31
(debug_insn 31 30 32 3 (debug_marker) "../System/map.c":94:4 -1
     (nil))
;;   UD chains for insn luid 2 uid 32
(debug_insn 32 31 33 3 (debug_marker) "../System/map.c":95:4 -1
     (nil))
;;   UD chains for insn luid 3 uid 33
;;      reg 128 { }
(insn 33 32 34 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 0 [0]))) "../System/map.c":95:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ y ])
        (nil)))
;;   UD chains for insn luid 4 uid 34
;;      reg 100 { d632(bb 3 insn 33) }
(jump_insn 34 33 35 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 232894604 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 129 130
;; rd  out 	(2) 129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(3) 100[632],129[705],130[706]
;; rd  gen 	(1) 100[633]
;; rd  kill	(28) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659]
;;  UD chains for artificial uses at top

(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 36
;;      reg 130 { d706(bb 30 insn 306) }
(insn 36 35 37 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 0 [0]))) "../System/map.c":95:14 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 1 uid 37
;;      reg 100 { d633(bb 4 insn 36) }
(jump_insn 37 36 38 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 386547060 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 129 130
;; rd  out 	(2) 129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(2) 129[705],130[706]
;; rd  gen 	(1) 100[634]
;; rd  kill	(28) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659]
;;  UD chains for artificial uses at top

(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 39
;;      reg 128 { }
(insn 39 38 40 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 48 [0x30]))) "../System/map.c":95:24 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ y ])
        (nil)))
;;   UD chains for insn luid 1 uid 40
;;      reg 100 { d634(bb 5 insn 39) }
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241269788 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 129 130
;; rd  out 	(2) 129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(2) 129[705],130[706]
;; rd  gen 	(1) 100[635]
;; rd  kill	(28) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659]
;;  UD chains for artificial uses at top

(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 42
;;      reg 130 { d706(bb 30 insn 306) }
(insn 42 41 43 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 98 [0x62]))) "../System/map.c":95:47 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 1 uid 43
;;      reg 100 { d635(bb 6 insn 42) }
(jump_insn 43 42 44 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../System/map.c":95:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 602047044 (nil)))
 -> 56)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 129 130
;; rd  out 	(2) 129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 118 125
;; live  in  	 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 118 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(3) 100[632],129[705],130[706]
;; rd  gen 	(3) 0[1],118[692],125[697]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],118[692],125[697,698,699,700,701,702,703,704]
;;  UD chains for artificial uses at top

(code_label 44 43 45 7 30 (nil) [3 uses])
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 46
(debug_insn 46 45 47 7 (debug_marker) "../System/map.c":96:5 -1
     (nil))
;;   UD chains for insn luid 1 uid 47
(insn 47 46 48 7 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 48
;;      reg 2 { d32(bb 7 insn 47) }
(insn 48 47 49 7 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
;;   UD chains for insn luid 3 uid 49
(insn 49 48 50 7 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 50
;;      reg 13 { }
;;      reg 0 { d0(bb 7 insn 49) }
;;      reg 1 { d16(bb 7 insn 48) }
;;      reg 2 { d32(bb 7 insn 47) }
(call_insn 50 49 51 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":96:13 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 51
;;      reg 0 { d1(bb 7 insn 50) }
(insn 51 50 52 7 (set (reg:SI 118 [ _7 ])
        (reg:SI 0 r0)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 52
;;      reg 118 { d692(bb 7 insn 51) }
(insn 52 51 53 7 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 118 [ _7 ]) 0))) "../System/map.c":96:11 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
;;   UD chains for insn luid 7 uid 53
;;      reg 125 { d697(bb 7 insn 52) }
(debug_insn 53 52 56 7 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":96:11 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 125 129 130
;; rd  out 	(3) 125[697],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 247 248 249 252
;; lr  def 	 100 [cc] 120 183 184 185 186 187 188
;; live  in  	 129 130
;; live  gen 	 100 [cc] 120 183 184 185 186 187 188
;; live  kill	
;; rd  in  	(2) 129[705],130[706]
;; rd  gen 	(8) 100[637],120[693],183[715],184[716],185[717],186[718],187[719],188[720]
;; rd  kill	(35) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],120[693],183[715],184[716],185[717],186[718],187[719],188[720]
;;  UD chains for artificial uses at top

(code_label 56 53 57 8 31 (nil) [1 uses])
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 58
(debug_insn 58 57 59 8 (debug_marker) "../System/map.c":98:5 -1
     (nil))
;;   UD chains for insn luid 1 uid 59
;;      reg 130 { d706(bb 30 insn 306) }
(insn 59 58 381 8 (set (reg:SI 120 [ _9 ])
        (ashiftrt:SI (reg/v:SI 130 [ x ])
            (const_int 1 [0x1]))) "../System/map.c":98:18 147 {*arm_shiftsi3}
     (nil))
;;   UD chains for insn luid 2 uid 381
;;      reg 252 { }
(insn 381 59 376 8 (set (reg/f:SI 183)
        (reg/f:SI 252)) "../System/map.c":98:16 -1
     (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_UNUSED (reg/f:SI 183)
            (nil))))
;;   UD chains for insn luid 3 uid 376
;;      reg 247 { }
(insn 376 381 377 8 (set (reg:SI 185)
        (reg:SI 247)) "../System/map.c":98:16 -1
     (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_UNUSED (reg:SI 185)
            (nil))))
;;   UD chains for insn luid 4 uid 377
;;      reg 248 { }
(insn 377 376 378 8 (set (reg:SI 184)
        (reg:SI 248)) "../System/map.c":98:16 -1
     (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_UNUSED (reg:SI 184)
            (nil))))
;;   UD chains for insn luid 5 uid 378
;;      reg 249 { }
(insn 378 377 64 8 (set (reg:SI 186)
        (reg:SI 249)) "../System/map.c":98:16 -1
     (expr_list:REG_UNUSED (reg:SI 186)
        (nil)))
;;   UD chains for insn luid 6 uid 64
;;      reg 120 { d693(bb 8 insn 59) }
;;      reg 249 { }
(insn 64 378 65 8 (set (reg/f:SI 187)
        (plus:SI (reg:SI 249)
            (reg:SI 120 [ _9 ]))) "../System/map.c":98:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 249)
        (nil)))
;;   UD chains for insn luid 7 uid 65
;;      reg 187 { d719(bb 8 insn 64) }
(insn 65 64 66 8 (set (reg:SI 188 [ map[_8][_9] ])
        (zero_extend:SI (mem:QI (reg/f:SI 187) [0 map[_8][_9]+0 S1 A8]))) "../System/map.c":98:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 187)
        (nil)))
;;   UD chains for insn luid 8 uid 66
;;      reg 188 { d720(bb 8 insn 65) }
(insn 66 65 67 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 188 [ map[_8][_9] ])
            (const_int 0 [0]))) "../System/map.c":98:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ map[_8][_9] ])
        (nil)))
;;   UD chains for insn luid 9 uid 67
;;      reg 100 { d637(bb 8 insn 66) }
(jump_insn 67 66 68 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "../System/map.c":98:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 79)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 129 130
;; rd  out 	(3) 120[693],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 122 125
;; live  in  	 120 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 122 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(3) 120[693],129[705],130[706]
;; rd  gen 	(3) 0[3],122[694],125[698]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],122[694],125[697,698,699,700,701,702,703,704]
;;  UD chains for artificial uses at top

(note 68 67 69 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 69
(debug_insn 69 68 70 9 (debug_marker) "../System/map.c":98:28 -1
     (nil))
;;   UD chains for insn luid 1 uid 70
(insn 70 69 71 9 (set (reg:SI 2 r2)
        (const_int 255 [0xff])) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 71
;;      reg 2 { d34(bb 9 insn 70) }
(insn 71 70 72 9 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
;;   UD chains for insn luid 3 uid 72
;;      reg 2 { d34(bb 9 insn 70) }
(insn 72 71 73 9 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
;;   UD chains for insn luid 4 uid 73
;;      reg 13 { }
;;      reg 0 { d2(bb 9 insn 72) }
;;      reg 1 { d18(bb 9 insn 71) }
;;      reg 2 { d34(bb 9 insn 70) }
(call_insn 73 72 74 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":98:36 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 74
;;      reg 0 { d3(bb 9 insn 73) }
(insn 74 73 75 9 (set (reg:SI 122 [ _11 ])
        (reg:SI 0 r0)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 75
;;      reg 122 { d694(bb 9 insn 74) }
(insn 75 74 76 9 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 122 [ _11 ]) 0))) "../System/map.c":98:34 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
;;   UD chains for insn luid 7 uid 76
;;      reg 125 { d698(bb 9 insn 75) }
(debug_insn 76 75 79 9 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":98:34 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(4) 120[693],125[698],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 123 125
;; live  in  	 120 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 123 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(3) 120[693],129[705],130[706]
;; rd  gen 	(3) 0[5],123[695],125[699]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],123[695],125[697,698,699,700,701,702,703,704]
;;  UD chains for artificial uses at top

(code_label 79 76 80 10 33 (nil) [1 uses])
(note 80 79 81 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 81
(debug_insn 81 80 82 10 (debug_marker) "../System/map.c":99:10 -1
     (nil))
;;   UD chains for insn luid 1 uid 82
(insn 82 81 83 10 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 83
;;      reg 2 { d36(bb 10 insn 82) }
(insn 83 82 84 10 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
;;   UD chains for insn luid 3 uid 84
;;      reg 2 { d36(bb 10 insn 82) }
(insn 84 83 85 10 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
;;   UD chains for insn luid 4 uid 85
;;      reg 13 { }
;;      reg 0 { d4(bb 10 insn 84) }
;;      reg 1 { d20(bb 10 insn 83) }
;;      reg 2 { d36(bb 10 insn 82) }
(call_insn 85 84 86 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":99:18 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 86
;;      reg 0 { d5(bb 10 insn 85) }
(insn 86 85 87 10 (set (reg:SI 123 [ _12 ])
        (reg:SI 0 r0)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 87
;;      reg 123 { d695(bb 10 insn 86) }
(insn 87 86 88 10 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 123 [ _12 ]) 0))) "../System/map.c":99:16 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
;;   UD chains for insn luid 7 uid 88
;;      reg 125 { d699(bb 10 insn 87) }
(debug_insn 88 87 89 10 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":99:16 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(4) 120[693],125[699],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(7){ }u93(13){ }u94(102){ }u95(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 126
;; lr  def 	 100 [cc]
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 120[693],125[698,699],129[705],130[706]
;; rd  gen 	(1) 100[640]
;; rd  kill	(28) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659]
;;  UD chains for artificial uses at top

(code_label 89 88 90 11 34 (nil) [0 uses])
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 91
;;      reg 125 { d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 91 90 92 11 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 92
(debug_insn 92 91 93 11 (debug_marker) "../System/map.c":100:5 -1
     (nil))
;;   UD chains for insn luid 2 uid 93
;;      reg 120 { d693(bb 8 insn 59) }
;;      reg 126 { }
(insn 93 92 94 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg/v:SI 126 [ dpx ]))) "../System/map.c":100:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 126 [ dpx ])
        (nil)))
;;   UD chains for insn luid 3 uid 94
;;      reg 100 { d640(bb 11 insn 93) }
(jump_insn 94 93 95 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 107)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(5) 120[693],125[698,699],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 127
;; lr  def 	 100 [cc]
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 120[693],125[698,699],129[705],130[706]
;; rd  gen 	(1) 100[641]
;; rd  kill	(28) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659]
;;  UD chains for artificial uses at top

(note 95 94 96 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 96
;;      reg 119 { }
;;      reg 127 { }
(insn 96 95 97 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg/v:SI 127 [ dpy ]))) "../System/map.c":100:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 127 [ dpy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
;;   UD chains for insn luid 1 uid 97
;;      reg 100 { d641(bb 12 insn 96) }
(jump_insn 97 96 98 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 107)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(5) 120[693],125[698,699],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 124 125
;; live  in  	 120 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 124 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 120[693],125[698,699],129[705],130[706]
;; rd  gen 	(3) 0[7],124[696],125[700]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],124[696],125[697,698,699,700,701,702,703,704]
;;  UD chains for artificial uses at top

(note 98 97 99 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 99
(debug_insn 99 98 100 13 (debug_marker) "../System/map.c":100:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 100
(insn 100 99 101 13 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 101
;;      reg 2 { d38(bb 13 insn 100) }
(insn 101 100 102 13 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 102
;;      reg 2 { d38(bb 13 insn 100) }
(insn 102 101 103 13 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 4 uid 103
;;      reg 13 { }
;;      reg 0 { d6(bb 13 insn 102) }
;;      reg 1 { d22(bb 13 insn 101) }
;;      reg 2 { d38(bb 13 insn 100) }
(call_insn 103 102 104 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":100:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 104
;;      reg 0 { d7(bb 13 insn 103) }
(insn 104 103 105 13 (set (reg:SI 124 [ _13 ])
        (reg:SI 0 r0)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 105
;;      reg 124 { d696(bb 13 insn 104) }
(insn 105 104 106 13 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 124 [ _13 ]) 0))) "../System/map.c":100:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
;;   UD chains for insn luid 7 uid 106
;;      reg 125 { d700(bb 13 insn 105) }
(debug_insn 106 105 107 13 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":100:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(4) 120[693],125[700],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u120(7){ }u121(13){ }u122(102){ }u123(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 190 245
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 190 245
;; live  kill	
;; rd  in  	(6) 120[693],125[698,699,700],129[705],130[706]
;; rd  gen 	(3) 100[643],190[721],245[758]
;; rd  kill	(30) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],190[721],245[758]
;;  UD chains for artificial uses at top

(code_label 107 106 108 14 35 (nil) [2 uses])
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 109
(debug_insn 109 108 110 14 (var_location:SI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 110
;;      reg 125 { d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 110 109 111 14 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 2 uid 111
(debug_insn 111 110 112 14 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 3 uid 112
(debug_insn 112 111 379 14 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 4 uid 379
;;      reg 250 { }
(insn 379 112 114 14 (set (reg/f:SI 245)
        (reg/f:SI 250)) "../System/map.c":102:14 -1
     (expr_list:REG_UNUSED (reg/f:SI 245)
        (nil)))
;;   UD chains for insn luid 5 uid 114
;;      reg 250 { }
(insn 114 379 115 14 (set (reg:SI 190 [ sp[0].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 24 [0x18])) [0 sp[0].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 24 [0x18]))) [0 sp[0].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 6 uid 115
;;      reg 190 { d721(bb 14 insn 114) }
(insn 115 114 116 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 190 [ sp[0].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ sp[0].life ])
        (nil)))
;;   UD chains for insn luid 7 uid 116
;;      reg 100 { d643(bb 14 insn 115) }
(jump_insn 116 115 117 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 150)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(6) 120[693],125[698,699,700],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u128(7){ }u129(13){ }u130(102){ }u131(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 134 192 194 195 196
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 134 192 194 195 196
;; live  kill	
;; rd  in  	(6) 120[693],125[698,699,700],129[705],130[706]
;; rd  gen 	(6) 100[644],134[707],192[722],194[723],195[724],196[725]
;; rd  kill	(33) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],134[707],192[722],194[723],195[724],196[725]
;;  UD chains for artificial uses at top

(note 117 116 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 118
(debug_insn 118 117 120 15 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 120
;;      reg 244 { }
(insn 120 118 121 15 (set (reg:SI 192 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 121
;;      reg 192 { d722(bb 15 insn 120) }
(insn 121 120 122 15 (set (reg:SF 134 [ _73 ])
        (float:SF (reg:SI 192 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 192 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 122
;;      reg 134 { d707(bb 15 insn 121) }
(debug_insn 122 121 123 15 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
            (reg:SF 134 [ _73 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 123
(debug_insn 123 122 124 15 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 124
(debug_insn 124 123 125 15 (var_location:SF D#18 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 125
;;      reg 134 { d707(bb 15 insn 121) }
(debug_insn 125 124 126 15 (var_location:SF D#17 (div:SF (debug_expr:SF D#18)
        (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 126
(debug_insn 126 125 127 15 (var_location:SI spy (fix:SI (debug_expr:SF D#17))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 127
(debug_insn 127 126 129 15 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 129
;;      reg 250 { }
(insn 129 127 130 15 (set (reg:SF 195 [ sp[0].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 8 [0x8])) [1 sp[0].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 10 uid 130
;;      reg 134 { d707(bb 15 insn 121) }
;;      reg 195 { d724(bb 15 insn 129) }
(insn 130 129 131 15 (set (reg:SF 194)
        (div:SF (reg:SF 195 [ sp[0].x ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 195 [ sp[0].x ])
        (nil)))
;;   UD chains for insn luid 11 uid 131
;;      reg 194 { d723(bb 15 insn 130) }
(insn 131 130 132 15 (set (reg:SI 196 [ spx ])
        (fix:SI (fix:SF (reg:SF 194)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 194)
        (nil)))
;;   UD chains for insn luid 12 uid 132
;;      reg 120 { d693(bb 8 insn 59) }
;;      reg 196 { d725(bb 15 insn 131) }
(insn 132 131 133 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 196 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ spx ])
        (nil)))
;;   UD chains for insn luid 13 uid 133
;;      reg 100 { d644(bb 15 insn 132) }
(jump_insn 133 132 134 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 150)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130 134
;; rd  out 	(7) 120[693],125[698,699,700],129[705],130[706],134[707]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u144(7){ }u145(13){ }u146(102){ }u147(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 134 250
;; lr  def 	 100 [cc] 198 199 200
;; live  in  	 120 125 129 130 134
;; live  gen 	 100 [cc] 198 199 200
;; live  kill	
;; rd  in  	(7) 120[693],125[698,699,700],129[705],130[706],134[707]
;; rd  gen 	(4) 100[645],198[726],199[727],200[728]
;; rd  kill	(31) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],198[726],199[727],200[728]
;;  UD chains for artificial uses at top

(note 134 133 136 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 136
;;      reg 250 { }
(insn 136 134 137 16 (set (reg:SF 199 [ sp[0].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 12 [0xc])) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 1 uid 137
;;      reg 134 { d707(bb 15 insn 121) }
;;      reg 199 { d727(bb 16 insn 136) }
(insn 137 136 138 16 (set (reg:SF 198)
        (div:SF (reg:SF 199 [ sp[0].y ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 199 [ sp[0].y ])
        (expr_list:REG_DEAD (reg:SF 134 [ _73 ])
            (nil))))
;;   UD chains for insn luid 2 uid 138
;;      reg 198 { d726(bb 16 insn 137) }
(insn 138 137 139 16 (set (reg:SI 200 [ spy ])
        (fix:SI (fix:SF (reg:SF 198)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 198)
        (nil)))
;;   UD chains for insn luid 3 uid 139
;;      reg 119 { }
;;      reg 200 { d728(bb 16 insn 138) }
(insn 139 138 140 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 200 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ spy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
;;   UD chains for insn luid 4 uid 140
;;      reg 100 { d645(bb 16 insn 139) }
(jump_insn 140 139 141 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 150)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(6) 120[693],125[698,699,700],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 140
;; live  in  	 120 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 140
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 120[693],125[698,699,700],129[705],130[706]
;; rd  gen 	(3) 0[9],125[701],140[708]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[697,698,699,700,701,702,703,704],140[708]
;;  UD chains for artificial uses at top

(note 141 140 142 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 142
(debug_insn 142 141 143 17 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 143
(insn 143 142 144 17 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 144
;;      reg 2 { d40(bb 17 insn 143) }
(insn 144 143 145 17 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 145
(insn 145 144 146 17 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 146
;;      reg 13 { }
;;      reg 0 { d8(bb 17 insn 145) }
;;      reg 1 { d24(bb 17 insn 144) }
;;      reg 2 { d40(bb 17 insn 143) }
(call_insn 146 145 147 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 147
;;      reg 0 { d9(bb 17 insn 146) }
(insn 147 146 148 17 (set (reg:SI 140 [ _80 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 148
;;      reg 140 { d708(bb 17 insn 147) }
(insn 148 147 149 17 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 140 [ _80 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 140 [ _80 ])
        (nil)))
;;   UD chains for insn luid 7 uid 149
;;      reg 125 { d701(bb 17 insn 148) }
(debug_insn 149 148 150 17 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(4) 120[693],125[701],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 202
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 202
;; live  kill	
;; rd  in  	(8) 120[693],125[698,699,700,701],129[705],130[706],134[707]
;; rd  gen 	(2) 100[647],202[729]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],202[729]
;;  UD chains for artificial uses at top

(code_label 150 149 151 18 36 (nil) [3 uses])
(note 151 150 152 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 152
;;      reg 125 { d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 152 151 153 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 153
(debug_insn 153 152 154 18 (debug_marker) "../System/map.c":101:33 -1
     (nil))
;;   UD chains for insn luid 2 uid 154
(debug_insn 154 153 155 18 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 3 uid 155
;;      reg 125 { d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 155 154 156 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 4 uid 156
(debug_insn 156 155 157 18 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 5 uid 157
(debug_insn 157 156 159 18 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 6 uid 159
;;      reg 250 { }
(insn 159 157 160 18 (set (reg:SI 202 [ sp[1].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 468 [0x1d4])) [0 sp[1].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 468 [0x1d4]))) [0 sp[1].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 7 uid 160
;;      reg 202 { d729(bb 18 insn 159) }
(insn 160 159 161 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 202 [ sp[1].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ sp[1].life ])
        (nil)))
;;   UD chains for insn luid 8 uid 161
;;      reg 100 { d647(bb 18 insn 160) }
(jump_insn 161 160 162 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 195)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 195)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(7) 120[693],125[698,699,700,701],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u177(7){ }u178(13){ }u179(102){ }u180(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 144 204 206 207 208
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 144 204 206 207 208
;; live  kill	
;; rd  in  	(7) 120[693],125[698,699,700,701],129[705],130[706]
;; rd  gen 	(6) 100[648],144[709],204[730],206[731],207[732],208[733]
;; rd  kill	(33) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],144[709],204[730],206[731],207[732],208[733]
;;  UD chains for artificial uses at top

(note 162 161 163 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 163
(debug_insn 163 162 165 19 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 165
;;      reg 244 { }
(insn 165 163 166 19 (set (reg:SI 204 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 166
;;      reg 204 { d730(bb 19 insn 165) }
(insn 166 165 167 19 (set (reg:SF 144 [ _91 ])
        (float:SF (reg:SI 204 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 204 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 167
;;      reg 144 { d709(bb 19 insn 166) }
(debug_insn 167 166 168 19 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
            (reg:SF 144 [ _91 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 168
(debug_insn 168 167 169 19 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 169
(debug_insn 169 168 170 19 (var_location:SF D#16 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 170
;;      reg 144 { d709(bb 19 insn 166) }
(debug_insn 170 169 171 19 (var_location:SF D#15 (div:SF (debug_expr:SF D#16)
        (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 171
(debug_insn 171 170 172 19 (var_location:SI spy (fix:SI (debug_expr:SF D#15))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 172
(debug_insn 172 171 174 19 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 174
;;      reg 250 { }
(insn 174 172 175 19 (set (reg:SF 207 [ sp[1].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 452 [0x1c4])) [1 sp[1].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 10 uid 175
;;      reg 144 { d709(bb 19 insn 166) }
;;      reg 207 { d732(bb 19 insn 174) }
(insn 175 174 176 19 (set (reg:SF 206)
        (div:SF (reg:SF 207 [ sp[1].x ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 207 [ sp[1].x ])
        (nil)))
;;   UD chains for insn luid 11 uid 176
;;      reg 206 { d731(bb 19 insn 175) }
(insn 176 175 177 19 (set (reg:SI 208 [ spx ])
        (fix:SI (fix:SF (reg:SF 206)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 206)
        (nil)))
;;   UD chains for insn luid 12 uid 177
;;      reg 120 { d693(bb 8 insn 59) }
;;      reg 208 { d733(bb 19 insn 176) }
(insn 177 176 178 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 208 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 208 [ spx ])
        (nil)))
;;   UD chains for insn luid 13 uid 178
;;      reg 100 { d648(bb 19 insn 177) }
(jump_insn 178 177 179 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 195)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130 144
;; rd  out 	(8) 120[693],125[698,699,700,701],129[705],130[706],144[709]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u193(7){ }u194(13){ }u195(102){ }u196(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 144 250
;; lr  def 	 100 [cc] 210 211 212
;; live  in  	 120 125 129 130 144
;; live  gen 	 100 [cc] 210 211 212
;; live  kill	
;; rd  in  	(8) 120[693],125[698,699,700,701],129[705],130[706],144[709]
;; rd  gen 	(4) 100[649],210[734],211[735],212[736]
;; rd  kill	(31) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],210[734],211[735],212[736]
;;  UD chains for artificial uses at top

(note 179 178 181 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 181
;;      reg 250 { }
(insn 181 179 182 20 (set (reg:SF 211 [ sp[1].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 456 [0x1c8])) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 1 uid 182
;;      reg 144 { d709(bb 19 insn 166) }
;;      reg 211 { d735(bb 20 insn 181) }
(insn 182 181 183 20 (set (reg:SF 210)
        (div:SF (reg:SF 211 [ sp[1].y ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 211 [ sp[1].y ])
        (expr_list:REG_DEAD (reg:SF 144 [ _91 ])
            (nil))))
;;   UD chains for insn luid 2 uid 183
;;      reg 210 { d734(bb 20 insn 182) }
(insn 183 182 184 20 (set (reg:SI 212 [ spy ])
        (fix:SI (fix:SF (reg:SF 210)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 210)
        (nil)))
;;   UD chains for insn luid 3 uid 184
;;      reg 119 { }
;;      reg 212 { d736(bb 20 insn 183) }
(insn 184 183 185 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 212 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ spy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
;;   UD chains for insn luid 4 uid 185
;;      reg 100 { d649(bb 20 insn 184) }
(jump_insn 185 184 186 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 195)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(7) 120[693],125[698,699,700,701],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u205(7){ }u206(13){ }u207(102){ }u208(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 150
;; live  in  	 120 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 150
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 120[693],125[698,699,700,701],129[705],130[706]
;; rd  gen 	(3) 0[11],125[702],150[710]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[697,698,699,700,701,702,703,704],150[710]
;;  UD chains for artificial uses at top

(note 186 185 187 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 187
(debug_insn 187 186 188 21 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 188
(insn 188 187 189 21 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 189
;;      reg 2 { d42(bb 21 insn 188) }
(insn 189 188 190 21 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 190
(insn 190 189 191 21 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 191
;;      reg 13 { }
;;      reg 0 { d10(bb 21 insn 190) }
;;      reg 1 { d26(bb 21 insn 189) }
;;      reg 2 { d42(bb 21 insn 188) }
(call_insn 191 190 192 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 192
;;      reg 0 { d11(bb 21 insn 191) }
(insn 192 191 193 21 (set (reg:SI 150 [ _98 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 193
;;      reg 150 { d710(bb 21 insn 192) }
(insn 193 192 194 21 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 150 [ _98 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 150 [ _98 ])
        (nil)))
;;   UD chains for insn luid 7 uid 194
;;      reg 125 { d702(bb 21 insn 193) }
(debug_insn 194 193 195 21 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(4) 120[693],125[702],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u217(7){ }u218(13){ }u219(102){ }u220(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 214
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 214
;; live  kill	
;; rd  in  	(9) 120[693],125[698,699,700,701,702],129[705],130[706],144[709]
;; rd  gen 	(2) 100[651],214[737]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],214[737]
;;  UD chains for artificial uses at top

(code_label 195 194 196 22 37 (nil) [3 uses])
(note 196 195 197 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 197
;;      reg 125 { d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 197 196 198 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 198
(debug_insn 198 197 199 22 (debug_marker) "../System/map.c":101:33 -1
     (nil))
;;   UD chains for insn luid 2 uid 199
(debug_insn 199 198 200 22 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
;;   UD chains for insn luid 3 uid 200
;;      reg 125 { d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 200 199 201 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 4 uid 201
(debug_insn 201 200 202 22 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 5 uid 202
(debug_insn 202 201 204 22 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 6 uid 204
;;      reg 250 { }
(insn 204 202 205 22 (set (reg:SI 214 [ sp[2].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 912 [0x390])) [0 sp[2].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 912 [0x390]))) [0 sp[2].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 7 uid 205
;;      reg 214 { d737(bb 22 insn 204) }
(insn 205 204 206 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 214 [ sp[2].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 214 [ sp[2].life ])
        (nil)))
;;   UD chains for insn luid 8 uid 206
;;      reg 100 { d651(bb 22 insn 205) }
(jump_insn 206 205 207 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 240)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 240)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(8) 120[693],125[698,699,700,701,702],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u226(7){ }u227(13){ }u228(102){ }u229(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 154 216 218 219 220
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 154 216 218 219 220
;; live  kill	
;; rd  in  	(8) 120[693],125[698,699,700,701,702],129[705],130[706]
;; rd  gen 	(6) 100[652],154[711],216[738],218[739],219[740],220[741]
;; rd  kill	(33) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],154[711],216[738],218[739],219[740],220[741]
;;  UD chains for artificial uses at top

(note 207 206 208 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 208
(debug_insn 208 207 210 23 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 210
;;      reg 244 { }
(insn 210 208 211 23 (set (reg:SI 216 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 211
;;      reg 216 { d738(bb 23 insn 210) }
(insn 211 210 212 23 (set (reg:SF 154 [ _109 ])
        (float:SF (reg:SI 216 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 216 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 212
;;      reg 154 { d711(bb 23 insn 211) }
(debug_insn 212 211 213 23 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
            (reg:SF 154 [ _109 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 213
(debug_insn 213 212 214 23 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 214
(debug_insn 214 213 215 23 (var_location:SF D#14 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 215
;;      reg 154 { d711(bb 23 insn 211) }
(debug_insn 215 214 216 23 (var_location:SF D#13 (div:SF (debug_expr:SF D#14)
        (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 216
(debug_insn 216 215 217 23 (var_location:SI spy (fix:SI (debug_expr:SF D#13))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 217
(debug_insn 217 216 219 23 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 219
;;      reg 250 { }
(insn 219 217 220 23 (set (reg:SF 219 [ sp[2].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 896 [0x380])) [1 sp[2].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 10 uid 220
;;      reg 154 { d711(bb 23 insn 211) }
;;      reg 219 { d740(bb 23 insn 219) }
(insn 220 219 221 23 (set (reg:SF 218)
        (div:SF (reg:SF 219 [ sp[2].x ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 219 [ sp[2].x ])
        (nil)))
;;   UD chains for insn luid 11 uid 221
;;      reg 218 { d739(bb 23 insn 220) }
(insn 221 220 222 23 (set (reg:SI 220 [ spx ])
        (fix:SI (fix:SF (reg:SF 218)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 218)
        (nil)))
;;   UD chains for insn luid 12 uid 222
;;      reg 120 { d693(bb 8 insn 59) }
;;      reg 220 { d741(bb 23 insn 221) }
(insn 222 221 223 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 220 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 220 [ spx ])
        (nil)))
;;   UD chains for insn luid 13 uid 223
;;      reg 100 { d652(bb 23 insn 222) }
(jump_insn 223 222 224 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 240)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130 154
;; rd  out 	(9) 120[693],125[698,699,700,701,702],129[705],130[706],154[711]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u242(7){ }u243(13){ }u244(102){ }u245(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 154 250
;; lr  def 	 100 [cc] 222 223 224
;; live  in  	 120 125 129 130 154
;; live  gen 	 100 [cc] 222 223 224
;; live  kill	
;; rd  in  	(9) 120[693],125[698,699,700,701,702],129[705],130[706],154[711]
;; rd  gen 	(4) 100[653],222[742],223[743],224[744]
;; rd  kill	(31) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],222[742],223[743],224[744]
;;  UD chains for artificial uses at top

(note 224 223 226 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 226
;;      reg 250 { }
(insn 226 224 227 24 (set (reg:SF 223 [ sp[2].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 900 [0x384])) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 1 uid 227
;;      reg 154 { d711(bb 23 insn 211) }
;;      reg 223 { d743(bb 24 insn 226) }
(insn 227 226 228 24 (set (reg:SF 222)
        (div:SF (reg:SF 223 [ sp[2].y ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 223 [ sp[2].y ])
        (expr_list:REG_DEAD (reg:SF 154 [ _109 ])
            (nil))))
;;   UD chains for insn luid 2 uid 228
;;      reg 222 { d742(bb 24 insn 227) }
(insn 228 227 229 24 (set (reg:SI 224 [ spy ])
        (fix:SI (fix:SF (reg:SF 222)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 222)
        (nil)))
;;   UD chains for insn luid 3 uid 229
;;      reg 119 { }
;;      reg 224 { d744(bb 24 insn 228) }
(insn 229 228 230 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 224 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 224 [ spy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
;;   UD chains for insn luid 4 uid 230
;;      reg 100 { d653(bb 24 insn 229) }
(jump_insn 230 229 231 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 240)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(8) 120[693],125[698,699,700,701,702],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u254(7){ }u255(13){ }u256(102){ }u257(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 160
;; live  in  	 120 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 160
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 120[693],125[698,699,700,701,702],129[705],130[706]
;; rd  gen 	(3) 0[13],125[703],160[712]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[697,698,699,700,701,702,703,704],160[712]
;;  UD chains for artificial uses at top

(note 231 230 232 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 232
(debug_insn 232 231 233 25 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 233
(insn 233 232 234 25 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 234
;;      reg 2 { d44(bb 25 insn 233) }
(insn 234 233 235 25 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 235
(insn 235 234 236 25 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 236
;;      reg 13 { }
;;      reg 0 { d12(bb 25 insn 235) }
;;      reg 1 { d28(bb 25 insn 234) }
;;      reg 2 { d44(bb 25 insn 233) }
(call_insn 236 235 237 25 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 237
;;      reg 0 { d13(bb 25 insn 236) }
(insn 237 236 238 25 (set (reg:SI 160 [ _116 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 238
;;      reg 160 { d712(bb 25 insn 237) }
(insn 238 237 239 25 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 160 [ _116 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 160 [ _116 ])
        (nil)))
;;   UD chains for insn luid 7 uid 239
;;      reg 125 { d703(bb 25 insn 238) }
(debug_insn 239 238 240 25 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(4) 120[693],125[703],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u266(7){ }u267(13){ }u268(102){ }u269(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 226
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 226
;; live  kill	
;; rd  in  	(10) 120[693],125[698,699,700,701,702,703],129[705],130[706],154[711]
;; rd  gen 	(2) 100[655],226[745]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],226[745]
;;  UD chains for artificial uses at top

(code_label 240 239 241 26 38 (nil) [3 uses])
(note 241 240 242 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 242
;;      reg 125 { d703(bb 25 insn 238) d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 242 241 243 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 243
(debug_insn 243 242 244 26 (debug_marker) "../System/map.c":101:33 -1
     (nil))
;;   UD chains for insn luid 2 uid 244
(debug_insn 244 243 245 26 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
;;   UD chains for insn luid 3 uid 245
;;      reg 125 { d703(bb 25 insn 238) d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 245 244 246 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 4 uid 246
(debug_insn 246 245 247 26 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 5 uid 247
(debug_insn 247 246 249 26 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 6 uid 249
;;      reg 250 { }
(insn 249 247 250 26 (set (reg:SI 226 [ sp[3].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 1356 [0x54c])) [0 sp[3].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 1356 [0x54c]))) [0 sp[3].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 7 uid 250
;;      reg 226 { d745(bb 26 insn 249) }
(insn 250 249 251 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 226 [ sp[3].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 226 [ sp[3].life ])
        (nil)))
;;   UD chains for insn luid 8 uid 251
;;      reg 100 { d655(bb 26 insn 250) }
(jump_insn 251 250 252 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 291)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 291)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(9) 120[693],125[698,699,700,701,702,703],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u275(7){ }u276(13){ }u277(102){ }u278(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 251 253
;; lr  def 	 100 [cc] 164 228 232 233 234 235
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 164 228 232 233 234 235
;; live  kill	
;; rd  in  	(9) 120[693],125[698,699,700,701,702,703],129[705],130[706]
;; rd  gen 	(7) 100[656],164[713],228[746],232[747],233[748],234[749],235[750]
;; rd  kill	(34) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],164[713],228[746],232[747],233[748],234[749],235[750]
;;  UD chains for artificial uses at top

(note 252 251 253 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 253
(debug_insn 253 252 255 27 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 255
;;      reg 244 { }
(insn 255 253 256 27 (set (reg:SI 228 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 256
;;      reg 228 { d746(bb 27 insn 255) }
(insn 256 255 257 27 (set (reg:SF 164 [ _127 ])
        (float:SF (reg:SI 228 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 228 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 257
;;      reg 164 { d713(bb 27 insn 256) }
(debug_insn 257 256 258 27 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
            (reg:SF 164 [ _127 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 258
(debug_insn 258 257 259 27 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 259
(debug_insn 259 258 260 27 (var_location:SF D#12 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 260
;;      reg 164 { d713(bb 27 insn 256) }
(debug_insn 260 259 261 27 (var_location:SF D#11 (div:SF (debug_expr:SF D#12)
        (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 261
(debug_insn 261 260 262 27 (var_location:SI spy (fix:SI (debug_expr:SF D#11))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 262
(debug_insn 262 261 382 27 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 382
;;      reg 253 { }
(insn 382 262 267 27 (set (reg/f:SI 232)
        (reg/f:SI 253)) "../System/map.c":103:21 -1
     (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_UNUSED (reg/f:SI 232)
            (nil))))
;;   UD chains for insn luid 10 uid 267
;;      reg 251 { }
(insn 267 382 268 27 (set (reg:SF 234 [ sp[3].x ])
        (mem/c:SF (reg/f:SI 251) [1 sp[3].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 251)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 11 uid 268
;;      reg 164 { d713(bb 27 insn 256) }
;;      reg 234 { d749(bb 27 insn 267) }
(insn 268 267 269 27 (set (reg:SF 233)
        (div:SF (reg:SF 234 [ sp[3].x ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 234 [ sp[3].x ])
        (nil)))
;;   UD chains for insn luid 12 uid 269
;;      reg 233 { d748(bb 27 insn 268) }
(insn 269 268 270 27 (set (reg:SI 235 [ spx ])
        (fix:SI (fix:SF (reg:SF 233)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 233)
        (nil)))
;;   UD chains for insn luid 13 uid 270
;;      reg 120 { d693(bb 8 insn 59) }
;;      reg 235 { d750(bb 27 insn 269) }
(insn 270 269 271 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 235 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 235 [ spx ])
        (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
            (nil))))
;;   UD chains for insn luid 14 uid 271
;;      reg 100 { d656(bb 27 insn 270) }
(jump_insn 271 270 272 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 291)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 244 247 248 249 250 251 252 253 254
;; live  out 	 125 129 130 164
;; rd  out 	(9) 125[698,699,700,701,702,703],129[705],130[706],164[713]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u293(7){ }u294(13){ }u295(102){ }u296(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 164 254
;; lr  def 	 100 [cc] 239 240 241 242
;; live  in  	 125 129 130 164
;; live  gen 	 100 [cc] 239 240 241 242
;; live  kill	
;; rd  in  	(9) 125[698,699,700,701,702,703],129[705],130[706],164[713]
;; rd  gen 	(5) 100[657],239[751],240[752],241[753],242[754]
;; rd  kill	(32) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],239[751],240[752],241[753],242[754]
;;  UD chains for artificial uses at top

(note 272 271 383 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 383
;;      reg 254 { }
(insn 383 272 277 28 (set (reg/f:SI 239)
        (reg/f:SI 254)) "../System/map.c":104:21 -1
     (expr_list:REG_UNUSED (reg/f:SI 239)
        (nil)))
;;   UD chains for insn luid 1 uid 277
;;      reg 254 { }
(insn 277 383 278 28 (set (reg:SF 241 [ sp[3].y ])
        (mem/c:SF (reg/f:SI 254) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 254)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 278
;;      reg 164 { d713(bb 27 insn 256) }
;;      reg 241 { d753(bb 28 insn 277) }
(insn 278 277 279 28 (set (reg:SF 240)
        (div:SF (reg:SF 241 [ sp[3].y ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 241 [ sp[3].y ])
        (expr_list:REG_DEAD (reg:SF 164 [ _127 ])
            (nil))))
;;   UD chains for insn luid 3 uid 279
;;      reg 240 { d752(bb 28 insn 278) }
(insn 279 278 280 28 (set (reg:SI 242 [ spy ])
        (fix:SI (fix:SF (reg:SF 240)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 240)
        (nil)))
;;   UD chains for insn luid 4 uid 280
;;      reg 119 { }
;;      reg 242 { d754(bb 28 insn 279) }
(insn 280 279 281 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 242 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ spy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
;;   UD chains for insn luid 5 uid 281
;;      reg 100 { d657(bb 28 insn 280) }
(jump_insn 281 280 282 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 291)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 125 129 130
;; rd  out 	(8) 125[698,699,700,701,702,703],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u307(7){ }u308(13){ }u309(102){ }u310(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 170
;; live  in  	 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 170
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 125[698,699,700,701,702,703],129[705],130[706]
;; rd  gen 	(3) 0[15],125[704],170[714]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[697,698,699,700,701,702,703,704],170[714]
;;  UD chains for artificial uses at top

(note 282 281 283 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 283
(debug_insn 283 282 284 29 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 284
(insn 284 283 285 29 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 285
;;      reg 2 { d46(bb 29 insn 284) }
(insn 285 284 286 29 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 286
(insn 286 285 287 29 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 287
;;      reg 13 { }
;;      reg 0 { d14(bb 29 insn 286) }
;;      reg 1 { d30(bb 29 insn 285) }
;;      reg 2 { d46(bb 29 insn 284) }
(call_insn 287 286 288 29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 288
;;      reg 0 { d15(bb 29 insn 287) }
(insn 288 287 289 29 (set (reg:SI 170 [ _134 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 289
;;      reg 170 { d714(bb 29 insn 288) }
(insn 289 288 290 29 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 170 [ _134 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 170 [ _134 ])
        (nil)))
;;   UD chains for insn luid 7 uid 290
;;      reg 125 { d704(bb 29 insn 289) }
(debug_insn 290 289 291 29 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 125 129 130
;; rd  out 	(3) 125[704],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u319(7){ }u320(13){ }u321(102){ }u322(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 129 130
;; lr  def 	 100 [cc] 129 130 243
;; live  in  	 125 129 130
;; live  gen 	 100 [cc] 129 130 243
;; live  kill	
;; rd  in  	(12) 120[693],125[697,698,699,700,701,702,703,704],129[705],130[706],164[713]
;; rd  gen 	(4) 100[659],129[705],130[706],243[757]
;; rd  kill	(30) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],129[705],130[706]
;;  UD chains for artificial uses at top

(code_label 291 290 292 30 32 (nil) [3 uses])
(note 292 291 293 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 293
(debug_insn 293 292 294 30 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 294
;;      reg 125 { d704(bb 29 insn 289) d703(bb 25 insn 238) d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) d697(bb 7 insn 52) }
(debug_insn 294 293 295 30 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 2 uid 295
(debug_insn 295 294 296 30 (debug_marker) "../System/map.c":109:4 -1
     (nil))
;;   UD chains for insn luid 3 uid 296
(debug_insn 296 295 297 30 (debug_marker) "../System/map.c":110:4 -1
     (nil))
;;   UD chains for insn luid 4 uid 297
(insn 297 296 298 30 (set (reg:SI 243 [ color ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 5 uid 298
;;      reg 125 { d704(bb 29 insn 289) d703(bb 25 insn 238) d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) d697(bb 7 insn 52) }
;;      reg 243 read/write { d755(bb 30 insn 297) }
(insn 298 297 299 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 0 [0]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (nil))
;;   UD chains for insn luid 6 uid 299
;;      reg 125 { d704(bb 29 insn 289) d703(bb 25 insn 238) d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) d697(bb 7 insn 52) }
;;      reg 243 read/write { d756(bb 30 insn 298) d755(bb 30 insn 297) }
(insn 299 298 301 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (expr_list:REG_DEAD (reg/v:SI 125 [ color ])
        (nil)))
;;   UD chains for insn luid 7 uid 301
;;      reg 129 { d705(bb 30 insn 309) }
;;      reg 243 { d757(bb 30 insn 299) d756(bb 30 insn 298) d755(bb 30 insn 297) }
(insn 301 299 302 30 (set (mem:SI (reg:SI 129 [ ivtmp.54 ]) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.45_242]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":109:27 158 {unaligned_storesi}
     (nil))
;;   UD chains for insn luid 8 uid 302
(debug_insn 302 301 303 30 (debug_marker) "../System/map.c":111:4 -1
     (nil))
;;   UD chains for insn luid 9 uid 303
(debug_insn 303 302 304 30 (debug_marker) "../System/map.c":112:4 -1
     (nil))
;;   UD chains for insn luid 10 uid 304
;;      reg 129 { d705(bb 30 insn 309) }
;;      reg 243 { d757(bb 30 insn 299) d756(bb 30 insn 298) d755(bb 30 insn 297) }
(insn 304 303 305 30 (set (mem:SI (plus:SI (reg:SI 129 [ ivtmp.54 ])
                (const_int 480 [0x1e0])) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)_229]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":111:31 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 243 [ color ])
        (nil)))
;;   UD chains for insn luid 11 uid 305
(debug_insn 305 304 306 30 (debug_marker) "../System/map.c":93:29 -1
     (nil))
;;   UD chains for insn luid 12 uid 306
;;      reg 130 { d706(bb 30 insn 306) }
(insn 306 305 307 30 (set (reg/v:SI 130 [ x ])
        (plus:SI (reg/v:SI 130 [ x ])
            (const_int 2 [0x2]))) "../System/map.c":93:30 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 13 uid 307
;;      reg 130 { d706(bb 30 insn 306) }
(debug_insn 307 306 308 30 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
;;   UD chains for insn luid 14 uid 308
(debug_insn 308 307 309 30 (debug_marker) "../System/map.c":93:15 -1
     (nil))
;;   UD chains for insn luid 15 uid 309
;;      reg 129 { d705(bb 30 insn 309) }
(insn 309 308 311 30 (set (reg:SI 129 [ ivtmp.54 ])
        (plus:SI (reg:SI 129 [ ivtmp.54 ])
            (const_int 4 [0x4]))) "../System/map.c":93:3 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 16 uid 311
;;      reg 130 { d706(bb 30 insn 306) }
(insn 311 309 312 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 100 [0x64]))) "../System/map.c":93:3 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 17 uid 312
;;      reg 100 { d659(bb 30 insn 311) }
(jump_insn 312 311 374 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 374)
            (pc))) "../System/map.c":93:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1052275756 (nil)))
 -> 374)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 129 130
;; rd  out 	(2) 129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 129 130
;; live  gen 	
;; live  kill	
;; rd  in  	(2) 129[705],130[706]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 374 312 373 35 55 (nil) [1 uses])
(note 373 374 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 129 130
;; rd  out 	(2) 129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



starting the processing of deferred insns
ending the processing of deferred insns
setting blocks to analyze 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 35
starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 56 count 58 (  1.6)
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 56 count 63 (  1.8)
df_worklist_dataflow_doublequeue: n_basic_blocks 36 n_edges 56 count 64 (  1.8)


starting region dump


drawMiniMap

Dataflow summary:
def_info->table_size = 759, use_info->table_size = 363
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,16u} r1={17d,8u} r2={17d,19u} r3={9d} r7={1d,35u} r12={16d} r13={1d,43u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={29d,21u} r101={8d} r102={1d,35u} r103={1d,34u} r104={8d} r105={8d} r106={8d} r115={1d,2u} r118={1d,1u} r119={1d,6u} r120={1d,6u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={8d,19u} r126={1d,2u} r127={1d,2u} r128={2d,7u} r129={2d,3u} r130={2d,7u} r134={1d,4u} r140={1d,1u} r144={1d,4u} r150={1d,1u} r154={1d,4u} r160={1d,1u} r164={1d,4u} r170={1d,1u} r171={2d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d} r184={1d} r185={1d} r186={1d} r187={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} r228={1d,1u} r232={1d} r233={1d,1u} r234={1d,1u} r235={1d,1u} r239={1d} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={3d,4u} r244={1d,5u} r245={1d} r246={1d,2u} r247={1d,2u} r248={1d,2u} r249={1d,2u} r250={1d,11u} r251={1d,2u} r252={1d,1u} r253={1d,1u} r254={1d,2u} 
;;    total ref usage 1176{811d,365u,0e} in 264{256 regular + 8 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691
;;  reg->defs[] map:	0[0,15] 1[16,31] 2[32,47] 3[48,55] 12[56,71] 14[72,79] 15[80,87] 16[88,95] 17[96,103] 18[104,111] 19[112,119] 20[120,127] 21[128,135] 22[136,143] 23[144,151] 24[152,159] 25[160,167] 26[168,175] 27[176,183] 28[184,191] 29[192,199] 30[200,207] 31[208,215] 48[216,223] 49[224,231] 50[232,239] 51[240,247] 52[248,255] 53[256,263] 54[264,271] 55[272,279] 56[280,287] 57[288,295] 58[296,303] 59[304,311] 60[312,319] 61[320,327] 62[328,335] 63[336,343] 64[344,351] 65[352,359] 66[360,367] 67[368,375] 68[376,383] 69[384,391] 70[392,399] 71[400,407] 72[408,415] 73[416,423] 74[424,431] 75[432,439] 76[440,447] 77[448,455] 78[456,463] 79[464,471] 80[472,479] 81[480,487] 82[488,495] 83[496,503] 84[504,511] 85[512,519] 86[520,527] 87[528,535] 88[536,543] 89[544,551] 90[552,559] 91[560,567] 92[568,575] 93[576,583] 94[584,591] 95[592,599] 96[600,607] 97[608,615] 98[616,623] 99[624,631] 100[632,659] 101[660,667] 104[668,675] 105[676,683] 106[684,691] 118[692,692] 120[693,693] 122[694,694] 123[695,695] 124[696,696] 125[697,704] 129[705,705] 130[706,706] 134[707,707] 140[708,708] 144[709,709] 150[710,710] 154[711,711] 160[712,712] 164[713,713] 170[714,714] 183[715,715] 184[716,716] 185[717,717] 186[718,718] 187[719,719] 188[720,720] 190[721,721] 192[722,722] 194[723,723] 195[724,724] 196[725,725] 198[726,726] 199[727,727] 200[728,728] 202[729,729] 204[730,730] 206[731,731] 207[732,732] 208[733,733] 210[734,734] 211[735,735] 212[736,736] 214[737,737] 216[738,738] 218[739,739] 219[740,740] 220[741,741] 222[742,742] 223[743,743] 224[744,744] 226[745,745] 228[746,746] 232[747,747] 233[748,748] 234[749,749] 235[750,750] 239[751,751] 240[752,752] 241[753,753] 242[754,754] 243[755,757] 245[758,758] 
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u15(7){ }u16(13){ }u17(102){ }u18(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(2) 129[705],130[706]
;; rd  gen 	(1) 100[632]
;; rd  kill	(28) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659]
;;  UD chains for artificial uses at top

(code_label 310 276 29 3 39 (nil) [0 uses])
(note 29 310 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 30
;;      reg 130 { d706(bb 30 insn 306) }
(debug_insn 30 29 31 3 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
;;   UD chains for insn luid 1 uid 31
(debug_insn 31 30 32 3 (debug_marker) "../System/map.c":94:4 -1
     (nil))
;;   UD chains for insn luid 2 uid 32
(debug_insn 32 31 33 3 (debug_marker) "../System/map.c":95:4 -1
     (nil))
;;   UD chains for insn luid 3 uid 33
;;      reg 128 { }
(insn 33 32 34 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 0 [0]))) "../System/map.c":95:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ y ])
        (nil)))
;;   UD chains for insn luid 4 uid 34
;;      reg 100 { d632(bb 3 insn 33) }
(jump_insn 34 33 35 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 232894604 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 129 130
;; rd  out 	(2) 129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u22(7){ }u23(13){ }u24(102){ }u25(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(3) 100[632],129[705],130[706]
;; rd  gen 	(1) 100[633]
;; rd  kill	(28) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659]
;;  UD chains for artificial uses at top

(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 36
;;      reg 130 { d706(bb 30 insn 306) }
(insn 36 35 37 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 0 [0]))) "../System/map.c":95:14 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 1 uid 37
;;      reg 100 { d633(bb 4 insn 36) }
(jump_insn 37 36 38 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 386547060 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 129 130
;; rd  out 	(2) 129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u28(7){ }u29(13){ }u30(102){ }u31(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 128
;; lr  def 	 100 [cc]
;; live  in  	 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(2) 129[705],130[706]
;; rd  gen 	(1) 100[634]
;; rd  kill	(28) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659]
;;  UD chains for artificial uses at top

(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 39
;;      reg 128 { }
(insn 39 38 40 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 48 [0x30]))) "../System/map.c":95:24 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ y ])
        (nil)))
;;   UD chains for insn luid 1 uid 40
;;      reg 100 { d634(bb 5 insn 39) }
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241269788 (nil)))
 -> 44)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 129 130
;; rd  out 	(2) 129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u34(7){ }u35(13){ }u36(102){ }u37(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130
;; lr  def 	 100 [cc]
;; live  in  	 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(2) 129[705],130[706]
;; rd  gen 	(1) 100[635]
;; rd  kill	(28) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659]
;;  UD chains for artificial uses at top

(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 42
;;      reg 130 { d706(bb 30 insn 306) }
(insn 42 41 43 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 98 [0x62]))) "../System/map.c":95:47 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 1 uid 43
;;      reg 100 { d635(bb 6 insn 42) }
(jump_insn 43 42 44 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../System/map.c":95:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 602047044 (nil)))
 -> 56)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 129 130
;; rd  out 	(2) 129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u40(7){ }u41(13){ }u42(102){ }u43(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 118 125
;; live  in  	 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 118 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(3) 100[632],129[705],130[706]
;; rd  gen 	(3) 0[1],118[692],125[697]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],118[692],125[697,698,699,700,701,702,703,704]
;;  UD chains for artificial uses at top

(code_label 44 43 45 7 30 (nil) [3 uses])
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 46
(debug_insn 46 45 47 7 (debug_marker) "../System/map.c":96:5 -1
     (nil))
;;   UD chains for insn luid 1 uid 47
(insn 47 46 48 7 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 48
;;      reg 2 { d32(bb 7 insn 47) }
(insn 48 47 49 7 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
;;   UD chains for insn luid 3 uid 49
(insn 49 48 50 7 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 50
;;      reg 13 { }
;;      reg 0 { d0(bb 7 insn 49) }
;;      reg 1 { d16(bb 7 insn 48) }
;;      reg 2 { d32(bb 7 insn 47) }
(call_insn 50 49 51 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":96:13 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 51
;;      reg 0 { d1(bb 7 insn 50) }
(insn 51 50 52 7 (set (reg:SI 118 [ _7 ])
        (reg:SI 0 r0)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 52
;;      reg 118 { d692(bb 7 insn 51) }
(insn 52 51 53 7 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 118 [ _7 ]) 0))) "../System/map.c":96:11 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
;;   UD chains for insn luid 7 uid 53
;;      reg 125 { d697(bb 7 insn 52) }
(debug_insn 53 52 56 7 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":96:11 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 125 129 130
;; rd  out 	(3) 125[697],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u52(7){ }u53(13){ }u54(102){ }u55(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 130 247 248 249 252
;; lr  def 	 100 [cc] 120 183 184 185 186 187 188
;; live  in  	 129 130
;; live  gen 	 100 [cc] 120 183 184 185 186 187 188
;; live  kill	
;; rd  in  	(2) 129[705],130[706]
;; rd  gen 	(8) 100[637],120[693],183[715],184[716],185[717],186[718],187[719],188[720]
;; rd  kill	(35) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],120[693],183[715],184[716],185[717],186[718],187[719],188[720]
;;  UD chains for artificial uses at top

(code_label 56 53 57 8 31 (nil) [1 uses])
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 58
(debug_insn 58 57 59 8 (debug_marker) "../System/map.c":98:5 -1
     (nil))
;;   UD chains for insn luid 1 uid 59
;;      reg 130 { d706(bb 30 insn 306) }
(insn 59 58 381 8 (set (reg:SI 120 [ _9 ])
        (ashiftrt:SI (reg/v:SI 130 [ x ])
            (const_int 1 [0x1]))) "../System/map.c":98:18 147 {*arm_shiftsi3}
     (nil))
;;   UD chains for insn luid 2 uid 381
;;      reg 252 { }
(insn 381 59 376 8 (set (reg/f:SI 183)
        (reg/f:SI 252)) "../System/map.c":98:16 -1
     (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_UNUSED (reg/f:SI 183)
            (nil))))
;;   UD chains for insn luid 3 uid 376
;;      reg 247 { }
(insn 376 381 377 8 (set (reg:SI 185)
        (reg:SI 247)) "../System/map.c":98:16 -1
     (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_UNUSED (reg:SI 185)
            (nil))))
;;   UD chains for insn luid 4 uid 377
;;      reg 248 { }
(insn 377 376 378 8 (set (reg:SI 184)
        (reg:SI 248)) "../System/map.c":98:16 -1
     (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_UNUSED (reg:SI 184)
            (nil))))
;;   UD chains for insn luid 5 uid 378
;;      reg 249 { }
(insn 378 377 64 8 (set (reg:SI 186)
        (reg:SI 249)) "../System/map.c":98:16 -1
     (expr_list:REG_UNUSED (reg:SI 186)
        (nil)))
;;   UD chains for insn luid 6 uid 64
;;      reg 120 { d693(bb 8 insn 59) }
;;      reg 249 { }
(insn 64 378 65 8 (set (reg/f:SI 187)
        (plus:SI (reg:SI 249)
            (reg:SI 120 [ _9 ]))) "../System/map.c":98:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 249)
        (nil)))
;;   UD chains for insn luid 7 uid 65
;;      reg 187 { d719(bb 8 insn 64) }
(insn 65 64 66 8 (set (reg:SI 188 [ map[_8][_9] ])
        (zero_extend:SI (mem:QI (reg/f:SI 187) [0 map[_8][_9]+0 S1 A8]))) "../System/map.c":98:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 187)
        (nil)))
;;   UD chains for insn luid 8 uid 66
;;      reg 188 { d720(bb 8 insn 65) }
(insn 66 65 67 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 188 [ map[_8][_9] ])
            (const_int 0 [0]))) "../System/map.c":98:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ map[_8][_9] ])
        (nil)))
;;   UD chains for insn luid 9 uid 67
;;      reg 100 { d637(bb 8 insn 66) }
(jump_insn 67 66 68 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "../System/map.c":98:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 79)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 129 130
;; rd  out 	(3) 120[693],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u66(7){ }u67(13){ }u68(102){ }u69(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 122 125
;; live  in  	 120 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 122 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(3) 120[693],129[705],130[706]
;; rd  gen 	(3) 0[3],122[694],125[698]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],122[694],125[697,698,699,700,701,702,703,704]
;;  UD chains for artificial uses at top

(note 68 67 69 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 69
(debug_insn 69 68 70 9 (debug_marker) "../System/map.c":98:28 -1
     (nil))
;;   UD chains for insn luid 1 uid 70
(insn 70 69 71 9 (set (reg:SI 2 r2)
        (const_int 255 [0xff])) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 71
;;      reg 2 { d34(bb 9 insn 70) }
(insn 71 70 72 9 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
;;   UD chains for insn luid 3 uid 72
;;      reg 2 { d34(bb 9 insn 70) }
(insn 72 71 73 9 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
;;   UD chains for insn luid 4 uid 73
;;      reg 13 { }
;;      reg 0 { d2(bb 9 insn 72) }
;;      reg 1 { d18(bb 9 insn 71) }
;;      reg 2 { d34(bb 9 insn 70) }
(call_insn 73 72 74 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":98:36 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 74
;;      reg 0 { d3(bb 9 insn 73) }
(insn 74 73 75 9 (set (reg:SI 122 [ _11 ])
        (reg:SI 0 r0)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 75
;;      reg 122 { d694(bb 9 insn 74) }
(insn 75 74 76 9 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 122 [ _11 ]) 0))) "../System/map.c":98:34 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
;;   UD chains for insn luid 7 uid 76
;;      reg 125 { d698(bb 9 insn 75) }
(debug_insn 76 75 79 9 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":98:34 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(4) 120[693],125[698],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u79(7){ }u80(13){ }u81(102){ }u82(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 123 125
;; live  in  	 120 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 123 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(3) 120[693],129[705],130[706]
;; rd  gen 	(3) 0[5],123[695],125[699]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],123[695],125[697,698,699,700,701,702,703,704]
;;  UD chains for artificial uses at top

(code_label 79 76 80 10 33 (nil) [1 uses])
(note 80 79 81 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 81
(debug_insn 81 80 82 10 (debug_marker) "../System/map.c":99:10 -1
     (nil))
;;   UD chains for insn luid 1 uid 82
(insn 82 81 83 10 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 83
;;      reg 2 { d36(bb 10 insn 82) }
(insn 83 82 84 10 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
;;   UD chains for insn luid 3 uid 84
;;      reg 2 { d36(bb 10 insn 82) }
(insn 84 83 85 10 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
;;   UD chains for insn luid 4 uid 85
;;      reg 13 { }
;;      reg 0 { d4(bb 10 insn 84) }
;;      reg 1 { d20(bb 10 insn 83) }
;;      reg 2 { d36(bb 10 insn 82) }
(call_insn 85 84 86 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":99:18 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 86
;;      reg 0 { d5(bb 10 insn 85) }
(insn 86 85 87 10 (set (reg:SI 123 [ _12 ])
        (reg:SI 0 r0)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 87
;;      reg 123 { d695(bb 10 insn 86) }
(insn 87 86 88 10 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 123 [ _12 ]) 0))) "../System/map.c":99:16 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
;;   UD chains for insn luid 7 uid 88
;;      reg 125 { d699(bb 10 insn 87) }
(debug_insn 88 87 89 10 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":99:16 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(4) 120[693],125[699],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u92(7){ }u93(13){ }u94(102){ }u95(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 126
;; lr  def 	 100 [cc]
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 120[693],125[698,699],129[705],130[706]
;; rd  gen 	(1) 100[640]
;; rd  kill	(28) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659]
;;  UD chains for artificial uses at top

(code_label 89 88 90 11 34 (nil) [0 uses])
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 91
;;      reg 125 { d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 91 90 92 11 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 92
(debug_insn 92 91 93 11 (debug_marker) "../System/map.c":100:5 -1
     (nil))
;;   UD chains for insn luid 2 uid 93
;;      reg 120 { d693(bb 8 insn 59) }
;;      reg 126 { }
(insn 93 92 94 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg/v:SI 126 [ dpx ]))) "../System/map.c":100:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 126 [ dpx ])
        (nil)))
;;   UD chains for insn luid 3 uid 94
;;      reg 100 { d640(bb 11 insn 93) }
(jump_insn 94 93 95 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 107)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(5) 120[693],125[698,699],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u100(7){ }u101(13){ }u102(102){ }u103(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 127
;; lr  def 	 100 [cc]
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(5) 120[693],125[698,699],129[705],130[706]
;; rd  gen 	(1) 100[641]
;; rd  kill	(28) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659]
;;  UD chains for artificial uses at top

(note 95 94 96 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 96
;;      reg 119 { }
;;      reg 127 { }
(insn 96 95 97 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg/v:SI 127 [ dpy ]))) "../System/map.c":100:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 127 [ dpy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
;;   UD chains for insn luid 1 uid 97
;;      reg 100 { d641(bb 12 insn 96) }
(jump_insn 97 96 98 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 107)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(5) 120[693],125[698,699],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u107(7){ }u108(13){ }u109(102){ }u110(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 124 125
;; live  in  	 120 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 124 125
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(5) 120[693],125[698,699],129[705],130[706]
;; rd  gen 	(3) 0[7],124[696],125[700]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],124[696],125[697,698,699,700,701,702,703,704]
;;  UD chains for artificial uses at top

(note 98 97 99 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 99
(debug_insn 99 98 100 13 (debug_marker) "../System/map.c":100:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 100
(insn 100 99 101 13 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 101
;;      reg 2 { d38(bb 13 insn 100) }
(insn 101 100 102 13 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 102
;;      reg 2 { d38(bb 13 insn 100) }
(insn 102 101 103 13 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 4 uid 103
;;      reg 13 { }
;;      reg 0 { d6(bb 13 insn 102) }
;;      reg 1 { d22(bb 13 insn 101) }
;;      reg 2 { d38(bb 13 insn 100) }
(call_insn 103 102 104 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":100:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 104
;;      reg 0 { d7(bb 13 insn 103) }
(insn 104 103 105 13 (set (reg:SI 124 [ _13 ])
        (reg:SI 0 r0)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 105
;;      reg 124 { d696(bb 13 insn 104) }
(insn 105 104 106 13 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 124 [ _13 ]) 0))) "../System/map.c":100:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
;;   UD chains for insn luid 7 uid 106
;;      reg 125 { d700(bb 13 insn 105) }
(debug_insn 106 105 107 13 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":100:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(4) 120[693],125[700],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u120(7){ }u121(13){ }u122(102){ }u123(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 190 245
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 190 245
;; live  kill	
;; rd  in  	(6) 120[693],125[698,699,700],129[705],130[706]
;; rd  gen 	(3) 100[643],190[721],245[758]
;; rd  kill	(30) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],190[721],245[758]
;;  UD chains for artificial uses at top

(code_label 107 106 108 14 35 (nil) [2 uses])
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 109
(debug_insn 109 108 110 14 (var_location:SI i (const_int 0 [0])) -1
     (nil))
;;   UD chains for insn luid 1 uid 110
;;      reg 125 { d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 110 109 111 14 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 2 uid 111
(debug_insn 111 110 112 14 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 3 uid 112
(debug_insn 112 111 379 14 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 4 uid 379
;;      reg 250 { }
(insn 379 112 114 14 (set (reg/f:SI 245)
        (reg/f:SI 250)) "../System/map.c":102:14 -1
     (expr_list:REG_UNUSED (reg/f:SI 245)
        (nil)))
;;   UD chains for insn luid 5 uid 114
;;      reg 250 { }
(insn 114 379 115 14 (set (reg:SI 190 [ sp[0].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 24 [0x18])) [0 sp[0].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 24 [0x18]))) [0 sp[0].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 6 uid 115
;;      reg 190 { d721(bb 14 insn 114) }
(insn 115 114 116 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 190 [ sp[0].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ sp[0].life ])
        (nil)))
;;   UD chains for insn luid 7 uid 116
;;      reg 100 { d643(bb 14 insn 115) }
(jump_insn 116 115 117 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 150)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(6) 120[693],125[698,699,700],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u128(7){ }u129(13){ }u130(102){ }u131(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 134 192 194 195 196
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 134 192 194 195 196
;; live  kill	
;; rd  in  	(6) 120[693],125[698,699,700],129[705],130[706]
;; rd  gen 	(6) 100[644],134[707],192[722],194[723],195[724],196[725]
;; rd  kill	(33) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],134[707],192[722],194[723],195[724],196[725]
;;  UD chains for artificial uses at top

(note 117 116 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 118
(debug_insn 118 117 120 15 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 120
;;      reg 244 { }
(insn 120 118 121 15 (set (reg:SI 192 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 121
;;      reg 192 { d722(bb 15 insn 120) }
(insn 121 120 122 15 (set (reg:SF 134 [ _73 ])
        (float:SF (reg:SI 192 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 192 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 122
;;      reg 134 { d707(bb 15 insn 121) }
(debug_insn 122 121 123 15 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
            (reg:SF 134 [ _73 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 123
(debug_insn 123 122 124 15 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 124
(debug_insn 124 123 125 15 (var_location:SF D#18 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 125
;;      reg 134 { d707(bb 15 insn 121) }
(debug_insn 125 124 126 15 (var_location:SF D#17 (div:SF (debug_expr:SF D#18)
        (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 126
(debug_insn 126 125 127 15 (var_location:SI spy (fix:SI (debug_expr:SF D#17))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 127
(debug_insn 127 126 129 15 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 129
;;      reg 250 { }
(insn 129 127 130 15 (set (reg:SF 195 [ sp[0].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 8 [0x8])) [1 sp[0].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 10 uid 130
;;      reg 134 { d707(bb 15 insn 121) }
;;      reg 195 { d724(bb 15 insn 129) }
(insn 130 129 131 15 (set (reg:SF 194)
        (div:SF (reg:SF 195 [ sp[0].x ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 195 [ sp[0].x ])
        (nil)))
;;   UD chains for insn luid 11 uid 131
;;      reg 194 { d723(bb 15 insn 130) }
(insn 131 130 132 15 (set (reg:SI 196 [ spx ])
        (fix:SI (fix:SF (reg:SF 194)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 194)
        (nil)))
;;   UD chains for insn luid 12 uid 132
;;      reg 120 { d693(bb 8 insn 59) }
;;      reg 196 { d725(bb 15 insn 131) }
(insn 132 131 133 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 196 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ spx ])
        (nil)))
;;   UD chains for insn luid 13 uid 133
;;      reg 100 { d644(bb 15 insn 132) }
(jump_insn 133 132 134 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 150)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130 134
;; rd  out 	(7) 120[693],125[698,699,700],129[705],130[706],134[707]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u144(7){ }u145(13){ }u146(102){ }u147(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 134 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 134 250
;; lr  def 	 100 [cc] 198 199 200
;; live  in  	 120 125 129 130 134
;; live  gen 	 100 [cc] 198 199 200
;; live  kill	
;; rd  in  	(7) 120[693],125[698,699,700],129[705],130[706],134[707]
;; rd  gen 	(4) 100[645],198[726],199[727],200[728]
;; rd  kill	(31) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],198[726],199[727],200[728]
;;  UD chains for artificial uses at top

(note 134 133 136 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 136
;;      reg 250 { }
(insn 136 134 137 16 (set (reg:SF 199 [ sp[0].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 12 [0xc])) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 1 uid 137
;;      reg 134 { d707(bb 15 insn 121) }
;;      reg 199 { d727(bb 16 insn 136) }
(insn 137 136 138 16 (set (reg:SF 198)
        (div:SF (reg:SF 199 [ sp[0].y ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 199 [ sp[0].y ])
        (expr_list:REG_DEAD (reg:SF 134 [ _73 ])
            (nil))))
;;   UD chains for insn luid 2 uid 138
;;      reg 198 { d726(bb 16 insn 137) }
(insn 138 137 139 16 (set (reg:SI 200 [ spy ])
        (fix:SI (fix:SF (reg:SF 198)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 198)
        (nil)))
;;   UD chains for insn luid 3 uid 139
;;      reg 119 { }
;;      reg 200 { d728(bb 16 insn 138) }
(insn 139 138 140 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 200 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ spy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
;;   UD chains for insn luid 4 uid 140
;;      reg 100 { d645(bb 16 insn 139) }
(jump_insn 140 139 141 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 150)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(6) 120[693],125[698,699,700],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u156(7){ }u157(13){ }u158(102){ }u159(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 140
;; live  in  	 120 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 140
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(6) 120[693],125[698,699,700],129[705],130[706]
;; rd  gen 	(3) 0[9],125[701],140[708]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[697,698,699,700,701,702,703,704],140[708]
;;  UD chains for artificial uses at top

(note 141 140 142 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 142
(debug_insn 142 141 143 17 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 143
(insn 143 142 144 17 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 144
;;      reg 2 { d40(bb 17 insn 143) }
(insn 144 143 145 17 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 145
(insn 145 144 146 17 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 146
;;      reg 13 { }
;;      reg 0 { d8(bb 17 insn 145) }
;;      reg 1 { d24(bb 17 insn 144) }
;;      reg 2 { d40(bb 17 insn 143) }
(call_insn 146 145 147 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 147
;;      reg 0 { d9(bb 17 insn 146) }
(insn 147 146 148 17 (set (reg:SI 140 [ _80 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 148
;;      reg 140 { d708(bb 17 insn 147) }
(insn 148 147 149 17 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 140 [ _80 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 140 [ _80 ])
        (nil)))
;;   UD chains for insn luid 7 uid 149
;;      reg 125 { d701(bb 17 insn 148) }
(debug_insn 149 148 150 17 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(4) 120[693],125[701],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u168(7){ }u169(13){ }u170(102){ }u171(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 202
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 202
;; live  kill	
;; rd  in  	(8) 120[693],125[698,699,700,701],129[705],130[706],134[707]
;; rd  gen 	(2) 100[647],202[729]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],202[729]
;;  UD chains for artificial uses at top

(code_label 150 149 151 18 36 (nil) [3 uses])
(note 151 150 152 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 152
;;      reg 125 { d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 152 151 153 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 153
(debug_insn 153 152 154 18 (debug_marker) "../System/map.c":101:33 -1
     (nil))
;;   UD chains for insn luid 2 uid 154
(debug_insn 154 153 155 18 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
;;   UD chains for insn luid 3 uid 155
;;      reg 125 { d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 155 154 156 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 4 uid 156
(debug_insn 156 155 157 18 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 5 uid 157
(debug_insn 157 156 159 18 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 6 uid 159
;;      reg 250 { }
(insn 159 157 160 18 (set (reg:SI 202 [ sp[1].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 468 [0x1d4])) [0 sp[1].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 468 [0x1d4]))) [0 sp[1].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 7 uid 160
;;      reg 202 { d729(bb 18 insn 159) }
(insn 160 159 161 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 202 [ sp[1].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ sp[1].life ])
        (nil)))
;;   UD chains for insn luid 8 uid 161
;;      reg 100 { d647(bb 18 insn 160) }
(jump_insn 161 160 162 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 195)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 195)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(7) 120[693],125[698,699,700,701],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u177(7){ }u178(13){ }u179(102){ }u180(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 144 204 206 207 208
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 144 204 206 207 208
;; live  kill	
;; rd  in  	(7) 120[693],125[698,699,700,701],129[705],130[706]
;; rd  gen 	(6) 100[648],144[709],204[730],206[731],207[732],208[733]
;; rd  kill	(33) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],144[709],204[730],206[731],207[732],208[733]
;;  UD chains for artificial uses at top

(note 162 161 163 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 163
(debug_insn 163 162 165 19 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 165
;;      reg 244 { }
(insn 165 163 166 19 (set (reg:SI 204 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 166
;;      reg 204 { d730(bb 19 insn 165) }
(insn 166 165 167 19 (set (reg:SF 144 [ _91 ])
        (float:SF (reg:SI 204 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 204 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 167
;;      reg 144 { d709(bb 19 insn 166) }
(debug_insn 167 166 168 19 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
            (reg:SF 144 [ _91 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 168
(debug_insn 168 167 169 19 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 169
(debug_insn 169 168 170 19 (var_location:SF D#16 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 170
;;      reg 144 { d709(bb 19 insn 166) }
(debug_insn 170 169 171 19 (var_location:SF D#15 (div:SF (debug_expr:SF D#16)
        (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 171
(debug_insn 171 170 172 19 (var_location:SI spy (fix:SI (debug_expr:SF D#15))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 172
(debug_insn 172 171 174 19 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 174
;;      reg 250 { }
(insn 174 172 175 19 (set (reg:SF 207 [ sp[1].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 452 [0x1c4])) [1 sp[1].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 10 uid 175
;;      reg 144 { d709(bb 19 insn 166) }
;;      reg 207 { d732(bb 19 insn 174) }
(insn 175 174 176 19 (set (reg:SF 206)
        (div:SF (reg:SF 207 [ sp[1].x ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 207 [ sp[1].x ])
        (nil)))
;;   UD chains for insn luid 11 uid 176
;;      reg 206 { d731(bb 19 insn 175) }
(insn 176 175 177 19 (set (reg:SI 208 [ spx ])
        (fix:SI (fix:SF (reg:SF 206)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 206)
        (nil)))
;;   UD chains for insn luid 12 uid 177
;;      reg 120 { d693(bb 8 insn 59) }
;;      reg 208 { d733(bb 19 insn 176) }
(insn 177 176 178 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 208 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 208 [ spx ])
        (nil)))
;;   UD chains for insn luid 13 uid 178
;;      reg 100 { d648(bb 19 insn 177) }
(jump_insn 178 177 179 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 195)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130 144
;; rd  out 	(8) 120[693],125[698,699,700,701],129[705],130[706],144[709]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u193(7){ }u194(13){ }u195(102){ }u196(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 144 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 144 250
;; lr  def 	 100 [cc] 210 211 212
;; live  in  	 120 125 129 130 144
;; live  gen 	 100 [cc] 210 211 212
;; live  kill	
;; rd  in  	(8) 120[693],125[698,699,700,701],129[705],130[706],144[709]
;; rd  gen 	(4) 100[649],210[734],211[735],212[736]
;; rd  kill	(31) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],210[734],211[735],212[736]
;;  UD chains for artificial uses at top

(note 179 178 181 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 181
;;      reg 250 { }
(insn 181 179 182 20 (set (reg:SF 211 [ sp[1].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 456 [0x1c8])) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 1 uid 182
;;      reg 144 { d709(bb 19 insn 166) }
;;      reg 211 { d735(bb 20 insn 181) }
(insn 182 181 183 20 (set (reg:SF 210)
        (div:SF (reg:SF 211 [ sp[1].y ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 211 [ sp[1].y ])
        (expr_list:REG_DEAD (reg:SF 144 [ _91 ])
            (nil))))
;;   UD chains for insn luid 2 uid 183
;;      reg 210 { d734(bb 20 insn 182) }
(insn 183 182 184 20 (set (reg:SI 212 [ spy ])
        (fix:SI (fix:SF (reg:SF 210)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 210)
        (nil)))
;;   UD chains for insn luid 3 uid 184
;;      reg 119 { }
;;      reg 212 { d736(bb 20 insn 183) }
(insn 184 183 185 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 212 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ spy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
;;   UD chains for insn luid 4 uid 185
;;      reg 100 { d649(bb 20 insn 184) }
(jump_insn 185 184 186 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 195)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(7) 120[693],125[698,699,700,701],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u205(7){ }u206(13){ }u207(102){ }u208(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 150
;; live  in  	 120 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 150
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 120[693],125[698,699,700,701],129[705],130[706]
;; rd  gen 	(3) 0[11],125[702],150[710]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[697,698,699,700,701,702,703,704],150[710]
;;  UD chains for artificial uses at top

(note 186 185 187 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 187
(debug_insn 187 186 188 21 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 188
(insn 188 187 189 21 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 189
;;      reg 2 { d42(bb 21 insn 188) }
(insn 189 188 190 21 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 190
(insn 190 189 191 21 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 191
;;      reg 13 { }
;;      reg 0 { d10(bb 21 insn 190) }
;;      reg 1 { d26(bb 21 insn 189) }
;;      reg 2 { d42(bb 21 insn 188) }
(call_insn 191 190 192 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 192
;;      reg 0 { d11(bb 21 insn 191) }
(insn 192 191 193 21 (set (reg:SI 150 [ _98 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 193
;;      reg 150 { d710(bb 21 insn 192) }
(insn 193 192 194 21 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 150 [ _98 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 150 [ _98 ])
        (nil)))
;;   UD chains for insn luid 7 uid 194
;;      reg 125 { d702(bb 21 insn 193) }
(debug_insn 194 193 195 21 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(4) 120[693],125[702],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u217(7){ }u218(13){ }u219(102){ }u220(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 214
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 214
;; live  kill	
;; rd  in  	(9) 120[693],125[698,699,700,701,702],129[705],130[706],144[709]
;; rd  gen 	(2) 100[651],214[737]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],214[737]
;;  UD chains for artificial uses at top

(code_label 195 194 196 22 37 (nil) [3 uses])
(note 196 195 197 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 197
;;      reg 125 { d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 197 196 198 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 198
(debug_insn 198 197 199 22 (debug_marker) "../System/map.c":101:33 -1
     (nil))
;;   UD chains for insn luid 2 uid 199
(debug_insn 199 198 200 22 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
;;   UD chains for insn luid 3 uid 200
;;      reg 125 { d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 200 199 201 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 4 uid 201
(debug_insn 201 200 202 22 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 5 uid 202
(debug_insn 202 201 204 22 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 6 uid 204
;;      reg 250 { }
(insn 204 202 205 22 (set (reg:SI 214 [ sp[2].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 912 [0x390])) [0 sp[2].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 912 [0x390]))) [0 sp[2].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 7 uid 205
;;      reg 214 { d737(bb 22 insn 204) }
(insn 205 204 206 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 214 [ sp[2].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 214 [ sp[2].life ])
        (nil)))
;;   UD chains for insn luid 8 uid 206
;;      reg 100 { d651(bb 22 insn 205) }
(jump_insn 206 205 207 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 240)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 240)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(8) 120[693],125[698,699,700,701,702],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u226(7){ }u227(13){ }u228(102){ }u229(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 250
;; lr  def 	 100 [cc] 154 216 218 219 220
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 154 216 218 219 220
;; live  kill	
;; rd  in  	(8) 120[693],125[698,699,700,701,702],129[705],130[706]
;; rd  gen 	(6) 100[652],154[711],216[738],218[739],219[740],220[741]
;; rd  kill	(33) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],154[711],216[738],218[739],219[740],220[741]
;;  UD chains for artificial uses at top

(note 207 206 208 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 208
(debug_insn 208 207 210 23 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 210
;;      reg 244 { }
(insn 210 208 211 23 (set (reg:SI 216 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 211
;;      reg 216 { d738(bb 23 insn 210) }
(insn 211 210 212 23 (set (reg:SF 154 [ _109 ])
        (float:SF (reg:SI 216 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 216 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 212
;;      reg 154 { d711(bb 23 insn 211) }
(debug_insn 212 211 213 23 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
            (reg:SF 154 [ _109 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 213
(debug_insn 213 212 214 23 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 214
(debug_insn 214 213 215 23 (var_location:SF D#14 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 215
;;      reg 154 { d711(bb 23 insn 211) }
(debug_insn 215 214 216 23 (var_location:SF D#13 (div:SF (debug_expr:SF D#14)
        (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 216
(debug_insn 216 215 217 23 (var_location:SI spy (fix:SI (debug_expr:SF D#13))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 217
(debug_insn 217 216 219 23 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 219
;;      reg 250 { }
(insn 219 217 220 23 (set (reg:SF 219 [ sp[2].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 896 [0x380])) [1 sp[2].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 10 uid 220
;;      reg 154 { d711(bb 23 insn 211) }
;;      reg 219 { d740(bb 23 insn 219) }
(insn 220 219 221 23 (set (reg:SF 218)
        (div:SF (reg:SF 219 [ sp[2].x ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 219 [ sp[2].x ])
        (nil)))
;;   UD chains for insn luid 11 uid 221
;;      reg 218 { d739(bb 23 insn 220) }
(insn 221 220 222 23 (set (reg:SI 220 [ spx ])
        (fix:SI (fix:SF (reg:SF 218)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 218)
        (nil)))
;;   UD chains for insn luid 12 uid 222
;;      reg 120 { d693(bb 8 insn 59) }
;;      reg 220 { d741(bb 23 insn 221) }
(insn 222 221 223 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 220 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 220 [ spx ])
        (nil)))
;;   UD chains for insn luid 13 uid 223
;;      reg 100 { d652(bb 23 insn 222) }
(jump_insn 223 222 224 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 240)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130 154
;; rd  out 	(9) 120[693],125[698,699,700,701,702],129[705],130[706],154[711]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u242(7){ }u243(13){ }u244(102){ }u245(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 154 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 154 250
;; lr  def 	 100 [cc] 222 223 224
;; live  in  	 120 125 129 130 154
;; live  gen 	 100 [cc] 222 223 224
;; live  kill	
;; rd  in  	(9) 120[693],125[698,699,700,701,702],129[705],130[706],154[711]
;; rd  gen 	(4) 100[653],222[742],223[743],224[744]
;; rd  kill	(31) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],222[742],223[743],224[744]
;;  UD chains for artificial uses at top

(note 224 223 226 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 226
;;      reg 250 { }
(insn 226 224 227 24 (set (reg:SF 223 [ sp[2].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 900 [0x384])) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 1 uid 227
;;      reg 154 { d711(bb 23 insn 211) }
;;      reg 223 { d743(bb 24 insn 226) }
(insn 227 226 228 24 (set (reg:SF 222)
        (div:SF (reg:SF 223 [ sp[2].y ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 223 [ sp[2].y ])
        (expr_list:REG_DEAD (reg:SF 154 [ _109 ])
            (nil))))
;;   UD chains for insn luid 2 uid 228
;;      reg 222 { d742(bb 24 insn 227) }
(insn 228 227 229 24 (set (reg:SI 224 [ spy ])
        (fix:SI (fix:SF (reg:SF 222)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 222)
        (nil)))
;;   UD chains for insn luid 3 uid 229
;;      reg 119 { }
;;      reg 224 { d744(bb 24 insn 228) }
(insn 229 228 230 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 224 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 224 [ spy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
;;   UD chains for insn luid 4 uid 230
;;      reg 100 { d653(bb 24 insn 229) }
(jump_insn 230 229 231 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 240)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(8) 120[693],125[698,699,700,701,702],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u254(7){ }u255(13){ }u256(102){ }u257(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 160
;; live  in  	 120 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 160
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 120[693],125[698,699,700,701,702],129[705],130[706]
;; rd  gen 	(3) 0[13],125[703],160[712]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[697,698,699,700,701,702,703,704],160[712]
;;  UD chains for artificial uses at top

(note 231 230 232 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 232
(debug_insn 232 231 233 25 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 233
(insn 233 232 234 25 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 234
;;      reg 2 { d44(bb 25 insn 233) }
(insn 234 233 235 25 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 235
(insn 235 234 236 25 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 236
;;      reg 13 { }
;;      reg 0 { d12(bb 25 insn 235) }
;;      reg 1 { d28(bb 25 insn 234) }
;;      reg 2 { d44(bb 25 insn 233) }
(call_insn 236 235 237 25 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 237
;;      reg 0 { d13(bb 25 insn 236) }
(insn 237 236 238 25 (set (reg:SI 160 [ _116 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 238
;;      reg 160 { d712(bb 25 insn 237) }
(insn 238 237 239 25 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 160 [ _116 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 160 [ _116 ])
        (nil)))
;;   UD chains for insn luid 7 uid 239
;;      reg 125 { d703(bb 25 insn 238) }
(debug_insn 239 238 240 25 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(4) 120[693],125[703],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u266(7){ }u267(13){ }u268(102){ }u269(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 250
;; lr  def 	 100 [cc] 226
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 226
;; live  kill	
;; rd  in  	(10) 120[693],125[698,699,700,701,702,703],129[705],130[706],154[711]
;; rd  gen 	(2) 100[655],226[745]
;; rd  kill	(29) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],226[745]
;;  UD chains for artificial uses at top

(code_label 240 239 241 26 38 (nil) [3 uses])
(note 241 240 242 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 242
;;      reg 125 { d703(bb 25 insn 238) d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 242 241 243 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 1 uid 243
(debug_insn 243 242 244 26 (debug_marker) "../System/map.c":101:33 -1
     (nil))
;;   UD chains for insn luid 2 uid 244
(debug_insn 244 243 245 26 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
;;   UD chains for insn luid 3 uid 245
;;      reg 125 { d703(bb 25 insn 238) d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) }
(debug_insn 245 244 246 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 4 uid 246
(debug_insn 246 245 247 26 (debug_marker) "../System/map.c":101:17 -1
     (nil))
;;   UD chains for insn luid 5 uid 247
(debug_insn 247 246 249 26 (debug_marker) "../System/map.c":102:6 -1
     (nil))
;;   UD chains for insn luid 6 uid 249
;;      reg 250 { }
(insn 249 247 250 26 (set (reg:SI 226 [ sp[3].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 1356 [0x54c])) [0 sp[3].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 1356 [0x54c]))) [0 sp[3].life+0 S1 A32]))
            (nil))))
;;   UD chains for insn luid 7 uid 250
;;      reg 226 { d745(bb 26 insn 249) }
(insn 250 249 251 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 226 [ sp[3].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 226 [ sp[3].life ])
        (nil)))
;;   UD chains for insn luid 8 uid 251
;;      reg 100 { d655(bb 26 insn 250) }
(jump_insn 251 250 252 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 291)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 291)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 120 125 129 130
;; rd  out 	(9) 120[693],125[698,699,700,701,702,703],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u275(7){ }u276(13){ }u277(102){ }u278(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 120 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 120 244 251 253
;; lr  def 	 100 [cc] 164 228 232 233 234 235
;; live  in  	 120 125 129 130
;; live  gen 	 100 [cc] 164 228 232 233 234 235
;; live  kill	
;; rd  in  	(9) 120[693],125[698,699,700,701,702,703],129[705],130[706]
;; rd  gen 	(7) 100[656],164[713],228[746],232[747],233[748],234[749],235[750]
;; rd  kill	(34) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],164[713],228[746],232[747],233[748],234[749],235[750]
;;  UD chains for artificial uses at top

(note 252 251 253 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 253
(debug_insn 253 252 255 27 (debug_marker) "../System/map.c":103:6 -1
     (nil))
;;   UD chains for insn luid 1 uid 255
;;      reg 244 { }
(insn 255 253 256 27 (set (reg:SI 228 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 256
;;      reg 228 { d746(bb 27 insn 255) }
(insn 256 255 257 27 (set (reg:SF 164 [ _127 ])
        (float:SF (reg:SI 228 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 228 [ Blocksize ])
        (nil)))
;;   UD chains for insn luid 3 uid 257
;;      reg 164 { d713(bb 27 insn 256) }
(debug_insn 257 256 258 27 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
            (reg:SF 164 [ _127 ])))) "../System/map.c":103:10 -1
     (nil))
;;   UD chains for insn luid 4 uid 258
(debug_insn 258 257 259 27 (debug_marker) "../System/map.c":104:6 -1
     (nil))
;;   UD chains for insn luid 5 uid 259
(debug_insn 259 258 260 27 (var_location:SF D#12 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
;;   UD chains for insn luid 6 uid 260
;;      reg 164 { d713(bb 27 insn 256) }
(debug_insn 260 259 261 27 (var_location:SF D#11 (div:SF (debug_expr:SF D#12)
        (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 -1
     (nil))
;;   UD chains for insn luid 7 uid 261
(debug_insn 261 260 262 27 (var_location:SI spy (fix:SI (debug_expr:SF D#11))) "../System/map.c":104:10 -1
     (nil))
;;   UD chains for insn luid 8 uid 262
(debug_insn 262 261 382 27 (debug_marker) "../System/map.c":105:6 -1
     (nil))
;;   UD chains for insn luid 9 uid 382
;;      reg 253 { }
(insn 382 262 267 27 (set (reg/f:SI 232)
        (reg/f:SI 253)) "../System/map.c":103:21 -1
     (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_UNUSED (reg/f:SI 232)
            (nil))))
;;   UD chains for insn luid 10 uid 267
;;      reg 251 { }
(insn 267 382 268 27 (set (reg:SF 234 [ sp[3].x ])
        (mem/c:SF (reg/f:SI 251) [1 sp[3].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 251)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 11 uid 268
;;      reg 164 { d713(bb 27 insn 256) }
;;      reg 234 { d749(bb 27 insn 267) }
(insn 268 267 269 27 (set (reg:SF 233)
        (div:SF (reg:SF 234 [ sp[3].x ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 234 [ sp[3].x ])
        (nil)))
;;   UD chains for insn luid 12 uid 269
;;      reg 233 { d748(bb 27 insn 268) }
(insn 269 268 270 27 (set (reg:SI 235 [ spx ])
        (fix:SI (fix:SF (reg:SF 233)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 233)
        (nil)))
;;   UD chains for insn luid 13 uid 270
;;      reg 120 { d693(bb 8 insn 59) }
;;      reg 235 { d750(bb 27 insn 269) }
(insn 270 269 271 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 235 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 235 [ spx ])
        (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
            (nil))))
;;   UD chains for insn luid 14 uid 271
;;      reg 100 { d656(bb 27 insn 270) }
(jump_insn 271 270 272 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 291)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 244 247 248 249 250 251 252 253 254
;; live  out 	 125 129 130 164
;; rd  out 	(9) 125[698,699,700,701,702,703],129[705],130[706],164[713]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u293(7){ }u294(13){ }u295(102){ }u296(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 164 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 164 254
;; lr  def 	 100 [cc] 239 240 241 242
;; live  in  	 125 129 130 164
;; live  gen 	 100 [cc] 239 240 241 242
;; live  kill	
;; rd  in  	(9) 125[698,699,700,701,702,703],129[705],130[706],164[713]
;; rd  gen 	(5) 100[657],239[751],240[752],241[753],242[754]
;; rd  kill	(32) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],239[751],240[752],241[753],242[754]
;;  UD chains for artificial uses at top

(note 272 271 383 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 383
;;      reg 254 { }
(insn 383 272 277 28 (set (reg/f:SI 239)
        (reg/f:SI 254)) "../System/map.c":104:21 -1
     (expr_list:REG_UNUSED (reg/f:SI 239)
        (nil)))
;;   UD chains for insn luid 1 uid 277
;;      reg 254 { }
(insn 277 383 278 28 (set (reg:SF 241 [ sp[3].y ])
        (mem/c:SF (reg/f:SI 254) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 254)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])
            (nil))))
;;   UD chains for insn luid 2 uid 278
;;      reg 164 { d713(bb 27 insn 256) }
;;      reg 241 { d753(bb 28 insn 277) }
(insn 278 277 279 28 (set (reg:SF 240)
        (div:SF (reg:SF 241 [ sp[3].y ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 241 [ sp[3].y ])
        (expr_list:REG_DEAD (reg:SF 164 [ _127 ])
            (nil))))
;;   UD chains for insn luid 3 uid 279
;;      reg 240 { d752(bb 28 insn 278) }
(insn 279 278 280 28 (set (reg:SI 242 [ spy ])
        (fix:SI (fix:SF (reg:SF 240)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 240)
        (nil)))
;;   UD chains for insn luid 4 uid 280
;;      reg 119 { }
;;      reg 242 { d754(bb 28 insn 279) }
(insn 280 279 281 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 242 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ spy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
;;   UD chains for insn luid 5 uid 281
;;      reg 100 { d657(bb 28 insn 280) }
(jump_insn 281 280 282 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 291)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 125 129 130
;; rd  out 	(8) 125[698,699,700,701,702,703],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u307(7){ }u308(13){ }u309(102){ }u310(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 125 170
;; live  in  	 129 130
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 125 170
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 125[698,699,700,701,702,703],129[705],130[706]
;; rd  gen 	(3) 0[15],125[704],170[714]
;; rd  kill	(33) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15],14[72,73,74,75,76,77,78,79],125[697,698,699,700,701,702,703,704],170[714]
;;  UD chains for artificial uses at top

(note 282 281 283 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 283
(debug_insn 283 282 284 29 (debug_marker) "../System/map.c":105:34 -1
     (nil))
;;   UD chains for insn luid 1 uid 284
(insn 284 283 285 29 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 2 uid 285
;;      reg 2 { d46(bb 29 insn 284) }
(insn 285 284 286 29 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
;;   UD chains for insn luid 3 uid 286
(insn 286 285 287 29 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 4 uid 287
;;      reg 13 { }
;;      reg 0 { d14(bb 29 insn 286) }
;;      reg 1 { d30(bb 29 insn 285) }
;;      reg 2 { d46(bb 29 insn 284) }
(call_insn 287 286 288 29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
;;   UD chains for insn luid 5 uid 288
;;      reg 0 { d15(bb 29 insn 287) }
(insn 288 287 289 29 (set (reg:SI 170 [ _134 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
;;   UD chains for insn luid 6 uid 289
;;      reg 170 { d714(bb 29 insn 288) }
(insn 289 288 290 29 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 170 [ _134 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 170 [ _134 ])
        (nil)))
;;   UD chains for insn luid 7 uid 290
;;      reg 125 { d704(bb 29 insn 289) }
(debug_insn 290 289 291 29 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 125 129 130
;; rd  out 	(3) 125[704],129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u319(7){ }u320(13){ }u321(102){ }u322(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 125 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 129 130
;; lr  def 	 100 [cc] 129 130 243
;; live  in  	 125 129 130
;; live  gen 	 100 [cc] 129 130 243
;; live  kill	
;; rd  in  	(12) 120[693],125[697,698,699,700,701,702,703,704],129[705],130[706],164[713]
;; rd  gen 	(4) 100[659],129[705],130[706],243[757]
;; rd  kill	(30) 100[632,633,634,635,636,637,638,639,640,641,642,643,644,645,646,647,648,649,650,651,652,653,654,655,656,657,658,659],129[705],130[706]
;;  UD chains for artificial uses at top

(code_label 291 290 292 30 32 (nil) [3 uses])
(note 292 291 293 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
;;   UD chains for insn luid 0 uid 293
(debug_insn 293 292 294 30 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
;;   UD chains for insn luid 1 uid 294
;;      reg 125 { d704(bb 29 insn 289) d703(bb 25 insn 238) d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) d697(bb 7 insn 52) }
(debug_insn 294 293 295 30 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
;;   UD chains for insn luid 2 uid 295
(debug_insn 295 294 296 30 (debug_marker) "../System/map.c":109:4 -1
     (nil))
;;   UD chains for insn luid 3 uid 296
(debug_insn 296 295 297 30 (debug_marker) "../System/map.c":110:4 -1
     (nil))
;;   UD chains for insn luid 4 uid 297
(insn 297 296 298 30 (set (reg:SI 243 [ color ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
;;   UD chains for insn luid 5 uid 298
;;      reg 125 { d704(bb 29 insn 289) d703(bb 25 insn 238) d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) d697(bb 7 insn 52) }
;;      reg 243 read/write { d755(bb 30 insn 297) }
(insn 298 297 299 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 0 [0]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (nil))
;;   UD chains for insn luid 6 uid 299
;;      reg 125 { d704(bb 29 insn 289) d703(bb 25 insn 238) d702(bb 21 insn 193) d701(bb 17 insn 148) d700(bb 13 insn 105) d699(bb 10 insn 87) d698(bb 9 insn 75) d697(bb 7 insn 52) }
;;      reg 243 read/write { d756(bb 30 insn 298) d755(bb 30 insn 297) }
(insn 299 298 301 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (expr_list:REG_DEAD (reg/v:SI 125 [ color ])
        (nil)))
;;   UD chains for insn luid 7 uid 301
;;      reg 129 { d705(bb 30 insn 309) }
;;      reg 243 { d757(bb 30 insn 299) d756(bb 30 insn 298) d755(bb 30 insn 297) }
(insn 301 299 302 30 (set (mem:SI (reg:SI 129 [ ivtmp.54 ]) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.45_242]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":109:27 158 {unaligned_storesi}
     (nil))
;;   UD chains for insn luid 8 uid 302
(debug_insn 302 301 303 30 (debug_marker) "../System/map.c":111:4 -1
     (nil))
;;   UD chains for insn luid 9 uid 303
(debug_insn 303 302 304 30 (debug_marker) "../System/map.c":112:4 -1
     (nil))
;;   UD chains for insn luid 10 uid 304
;;      reg 129 { d705(bb 30 insn 309) }
;;      reg 243 { d757(bb 30 insn 299) d756(bb 30 insn 298) d755(bb 30 insn 297) }
(insn 304 303 305 30 (set (mem:SI (plus:SI (reg:SI 129 [ ivtmp.54 ])
                (const_int 480 [0x1e0])) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)_229]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":111:31 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 243 [ color ])
        (nil)))
;;   UD chains for insn luid 11 uid 305
(debug_insn 305 304 306 30 (debug_marker) "../System/map.c":93:29 -1
     (nil))
;;   UD chains for insn luid 12 uid 306
;;      reg 130 { d706(bb 30 insn 306) }
(insn 306 305 307 30 (set (reg/v:SI 130 [ x ])
        (plus:SI (reg/v:SI 130 [ x ])
            (const_int 2 [0x2]))) "../System/map.c":93:30 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 13 uid 307
;;      reg 130 { d706(bb 30 insn 306) }
(debug_insn 307 306 308 30 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
;;   UD chains for insn luid 14 uid 308
(debug_insn 308 307 309 30 (debug_marker) "../System/map.c":93:15 -1
     (nil))
;;   UD chains for insn luid 15 uid 309
;;      reg 129 { d705(bb 30 insn 309) }
(insn 309 308 311 30 (set (reg:SI 129 [ ivtmp.54 ])
        (plus:SI (reg:SI 129 [ ivtmp.54 ])
            (const_int 4 [0x4]))) "../System/map.c":93:3 7 {*arm_addsi3}
     (nil))
;;   UD chains for insn luid 16 uid 311
;;      reg 130 { d706(bb 30 insn 306) }
(insn 311 309 312 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 100 [0x64]))) "../System/map.c":93:3 268 {*arm_cmpsi_insn}
     (nil))
;;   UD chains for insn luid 17 uid 312
;;      reg 100 { d659(bb 30 insn 311) }
(jump_insn 312 311 374 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 374)
            (pc))) "../System/map.c":93:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1052275756 (nil)))
 -> 374)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 129 130
;; rd  out 	(2) 129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }


;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u-1(7){ }u-1(13){ }u-1(102){ }u-1(103){ }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 129 130
;; live  gen 	
;; live  kill	
;; rd  in  	(2) 129[705],130[706]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top

(code_label 374 312 373 35 55 (nil) [1 uses])
(note 373 374 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 119 126 127 128 129 130 244 247 248 249 250 251 252 253 254
;; live  out 	 129 130
;; rd  out 	(2) 129[705],130[706]
;;  UD chains for artificial uses at bottom
;;   reg 7 { }
;;   reg 13 { }
;;   reg 102 { }
;;   reg 103 { }



Analyzing operand (reg/v:SI 130 [ x ]) of insn (insn 311 309 312 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 100 [0x64]))) "../System/map.c":93:3 268 {*arm_cmpsi_insn}
     (nil))
Analyzing def of (reg/v:SI 130 [ x ]) in insn (insn 306 305 307 30 (set (reg/v:SI 130 [ x ])
        (plus:SI (reg/v:SI 130 [ x ])
            (const_int 2 [0x2]))) "../System/map.c":93:30 7 {*arm_addsi3}
     (nil))
Analyzing operand (reg/v:SI 130 [ x ]) of insn (insn 306 305 307 30 (set (reg/v:SI 130 [ x ])
        (plus:SI (reg/v:SI 130 [ x ])
            (const_int 2 [0x2]))) "../System/map.c":93:30 7 {*arm_addsi3}
     (nil))
Analyzing (reg/v:SI 130 [ x ]) for bivness.
  (reg/v:SI 130 [ x ]) + (const_int 2 [0x2]) * iteration (in SI)
Analyzing operand (const_int 2 [0x2]) of insn (insn 306 305 307 30 (set (reg/v:SI 130 [ x ])
        (plus:SI (reg/v:SI 130 [ x ])
            (const_int 2 [0x2]))) "../System/map.c":93:30 7 {*arm_addsi3}
     (nil))
  invariant (const_int 2 [0x2]) (in SI)
(reg/v:SI 130 [ x ]) in insn (insn 306 305 307 30 (set (reg/v:SI 130 [ x ])
        (plus:SI (reg/v:SI 130 [ x ])
            (const_int 2 [0x2]))) "../System/map.c":93:30 7 {*arm_addsi3}
     (nil))
  is (plus:SI (reg/v:SI 130 [ x ])
    (const_int 2 [0x2])) + (const_int 2 [0x2]) * iteration (in SI)
Analyzing operand (const_int 100 [0x64]) of insn (insn 311 309 312 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 100 [0x64]))) "../System/map.c":93:3 268 {*arm_cmpsi_insn}
     (nil))
  invariant (const_int 100 [0x64]) (in SI)
Loop 2 is simple:
  simple exit 30 -> 31
  number of iterations: (const_int 49 [0x31])
  upper bound: 49
  likely upper bound: 49
  realistic bound: 49
Doloop: Function call in loop.
Doloop: The loop is not suitable.
starting the processing of deferred insns
ending the processing of deferred insns


drawMiniMap

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={17d,16u} r1={17d,8u} r2={17d,19u} r3={9d} r7={1d,35u} r12={16d} r13={1d,43u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={29d,21u} r101={8d} r102={1d,35u} r103={1d,34u} r104={8d} r105={8d} r106={8d} r115={1d,2u} r118={1d,1u} r119={1d,6u} r120={1d,6u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={8d,19u} r126={1d,2u} r127={1d,2u} r128={2d,7u} r129={2d,3u} r130={2d,7u} r134={1d,4u} r140={1d,1u} r144={1d,4u} r150={1d,1u} r154={1d,4u} r160={1d,1u} r164={1d,4u} r170={1d,1u} r171={2d,2u} r177={1d,1u} r178={1d,1u} r179={1d,1u} r180={1d,1u} r181={1d,1u} r182={1d,1u} r183={1d} r184={1d} r185={1d} r186={1d} r187={1d,1u} r188={1d,1u} r190={1d,1u} r192={1d,1u} r194={1d,1u} r195={1d,1u} r196={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r202={1d,1u} r204={1d,1u} r206={1d,1u} r207={1d,1u} r208={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r214={1d,1u} r216={1d,1u} r218={1d,1u} r219={1d,1u} r220={1d,1u} r222={1d,1u} r223={1d,1u} r224={1d,1u} r226={1d,1u} r228={1d,1u} r232={1d} r233={1d,1u} r234={1d,1u} r235={1d,1u} r239={1d} r240={1d,1u} r241={1d,1u} r242={1d,1u} r243={3d,4u} r244={1d,5u} r245={1d} r246={1d,2u} r247={1d,2u} r248={1d,2u} r249={1d,2u} r250={1d,11u} r251={1d,2u} r252={1d,1u} r253={1d,1u} r254={1d,2u} 
;;    total ref usage 1176{811d,365u,0e} in 264{256 regular + 8 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 6 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 2 9 2 (debug_marker) "../System/map.c":90:2 -1
     (nil))
(insn 9 8 10 2 (set (reg/f:SI 244)
        (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>)) "../System/map.c":90:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (reg:SI 115 [ Blocksize.4_3 ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":90:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
        (nil)))
(insn 11 10 12 2 (set (reg/f:SI 177)
        (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059d42d0 px>)) "../System/map.c":90:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SF 179 [ px ])
        (mem/c:SF (reg/f:SI 177) [1 px+0 S4 A32])) "../System/map.c":90:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 177)
        (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("px") [flags 0xc0]  <var_decl 00000000059d42d0 px>) [1 px+0 S4 A32])
            (nil))))
(insn 13 12 14 2 (set (reg:SI 178)
        (fix:SI (fix:SF (reg:SF 179 [ px ])))) "../System/map.c":90:13 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 179 [ px ])
        (nil)))
(insn 14 13 15 2 (set (reg/v:SI 126 [ dpx ])
        (div:SI (reg:SI 178)
            (reg:SI 115 [ Blocksize.4_3 ]))) "../System/map.c":90:6 162 {divsi3}
     (expr_list:REG_DEAD (reg:SI 178)
        (nil)))
(debug_insn 15 14 16 2 (var_location:SI dpx (reg/v:SI 126 [ dpx ])) "../System/map.c":90:6 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../System/map.c":91:2 -1
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 180)
        (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059d4360 py>)) "../System/map.c":91:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 18 17 19 2 (set (reg:SF 182 [ py ])
        (mem/c:SF (reg/f:SI 180) [1 py+0 S4 A32])) "../System/map.c":91:13 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 180)
        (expr_list:REG_EQUAL (mem/c:SF (symbol_ref:SI ("py") [flags 0xc0]  <var_decl 00000000059d4360 py>) [1 py+0 S4 A32])
            (nil))))
(insn 19 18 20 2 (set (reg:SI 181)
        (fix:SI (fix:SF (reg:SF 182 [ py ])))) "../System/map.c":91:13 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 182 [ py ])
        (nil)))
(insn 20 19 21 2 (set (reg/v:SI 127 [ dpy ])
        (div:SI (reg:SI 181)
            (reg:SI 115 [ Blocksize.4_3 ]))) "../System/map.c":91:6 162 {divsi3}
     (expr_list:REG_DEAD (reg:SI 181)
        (expr_list:REG_DEAD (reg:SI 115 [ Blocksize.4_3 ])
            (nil))))
(debug_insn 21 20 22 2 (var_location:SI dpy (reg/v:SI 127 [ dpy ])) "../System/map.c":91:6 -1
     (nil))
(debug_insn 22 21 23 2 (debug_marker) "../System/map.c":92:2 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/map.c":92:6 -1
     (nil))
(debug_insn 24 23 25 2 (var_location:SI y (const_int 0 [0])) -1
     (nil))
(debug_insn 25 24 26 2 (debug_marker) "../System/map.c":92:14 -1
     (nil))
(insn 26 25 5 2 (set (reg:SI 171 [ ivtmp.67 ])
        (const:SI (plus:SI (symbol_ref:SI ("pixels") [flags 0xc0]  <var_decl 00000000059d4a20 pixels>)
                (const_int 140 [0x8c])))) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 26 60 2 (set (reg/v:SI 128 [ y ])
        (const_int 0 [0])) "../System/map.c":92:10 728 {*thumb2_movsi_vfp}
     (nil))
(insn 60 5 113 2 (set (reg/f:SI 246)
        (symbol_ref:SI ("map") [flags 0xc0]  <var_decl 00000000059d4990 map>)) "../System/map.c":98:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 60 266 2 (set (reg/f:SI 250)
        (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)) "../System/map.c":102:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 266 113 375 2 (set (reg/f:SI 251)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 1340 [0x53c])))) "../System/map.c":103:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 375 266 380 2 (set (reg/f:SI 252)
        (reg/f:SI 246)) "../System/map.c":98:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 380 375 276 2 (set (reg/f:SI 253)
        (reg/f:SI 251)) "../System/map.c":103:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 276 380 310 2 (set (reg/f:SI 254)
        (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 1344 [0x540])))) "../System/map.c":104:21 728 {*thumb2_movsi_vfp}
     (nil))
      ; pc falls through to BB 32
(code_label 310 276 29 3 39 (nil) [0 uses])
(note 29 310 30 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 30 29 31 3 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
(debug_insn 31 30 32 3 (debug_marker) "../System/map.c":94:4 -1
     (nil))
(debug_insn 32 31 33 3 (debug_marker) "../System/map.c":95:4 -1
     (nil))
(insn 33 32 34 3 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 0 [0]))) "../System/map.c":95:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ y ])
        (nil)))
(jump_insn 34 33 35 3 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 232894604 (nil)))
 -> 44)
(note 35 34 36 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 36 35 37 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 0 [0]))) "../System/map.c":95:14 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 37 36 38 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:14 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 386547060 (nil)))
 -> 44)
(note 38 37 39 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 39 38 40 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 48 [0x30]))) "../System/map.c":95:24 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 128 [ y ])
        (nil)))
(jump_insn 40 39 41 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 44)
            (pc))) "../System/map.c":95:24 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 241269788 (nil)))
 -> 44)
(note 41 40 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 98 [0x62]))) "../System/map.c":95:47 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 43 42 44 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 56)
            (pc))) "../System/map.c":95:47 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 602047044 (nil)))
 -> 56)
(code_label 44 43 45 7 30 (nil) [3 uses])
(note 45 44 46 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 46 45 47 7 (debug_marker) "../System/map.c":96:5 -1
     (nil))
(insn 47 46 48 7 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 48 47 49 7 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
(insn 49 48 50 7 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 50 49 51 7 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":96:13 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 51 50 52 7 (set (reg:SI 118 [ _7 ])
        (reg:SI 0 r0)) "../System/map.c":96:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 52 51 53 7 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 118 [ _7 ]) 0))) "../System/map.c":96:11 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(debug_insn 53 52 56 7 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":96:11 -1
     (nil))
      ; pc falls through to BB 30
(code_label 56 53 57 8 31 (nil) [1 uses])
(note 57 56 58 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 58 57 59 8 (debug_marker) "../System/map.c":98:5 -1
     (nil))
(insn 59 58 381 8 (set (reg:SI 120 [ _9 ])
        (ashiftrt:SI (reg/v:SI 130 [ x ])
            (const_int 1 [0x1]))) "../System/map.c":98:18 147 {*arm_shiftsi3}
     (nil))
(insn 381 59 376 8 (set (reg/f:SI 183)
        (reg/f:SI 252)) "../System/map.c":98:16 -1
     (expr_list:REG_DEAD (reg/f:SI 252)
        (expr_list:REG_UNUSED (reg/f:SI 183)
            (nil))))
(insn 376 381 377 8 (set (reg:SI 185)
        (reg:SI 247)) "../System/map.c":98:16 -1
     (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_UNUSED (reg:SI 185)
            (nil))))
(insn 377 376 378 8 (set (reg:SI 184)
        (reg:SI 248)) "../System/map.c":98:16 -1
     (expr_list:REG_DEAD (reg:SI 248)
        (expr_list:REG_UNUSED (reg:SI 184)
            (nil))))
(insn 378 377 64 8 (set (reg:SI 186)
        (reg:SI 249)) "../System/map.c":98:16 -1
     (expr_list:REG_UNUSED (reg:SI 186)
        (nil)))
(insn 64 378 65 8 (set (reg/f:SI 187)
        (plus:SI (reg:SI 249)
            (reg:SI 120 [ _9 ]))) "../System/map.c":98:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 249)
        (nil)))
(insn 65 64 66 8 (set (reg:SI 188 [ map[_8][_9] ])
        (zero_extend:SI (mem:QI (reg/f:SI 187) [0 map[_8][_9]+0 S1 A8]))) "../System/map.c":98:7 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 187)
        (nil)))
(insn 66 65 67 8 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 188 [ map[_8][_9] ])
            (const_int 0 [0]))) "../System/map.c":98:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 188 [ map[_8][_9] ])
        (nil)))
(jump_insn 67 66 68 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 79)
            (pc))) "../System/map.c":98:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 79)
(note 68 67 69 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(debug_insn 69 68 70 9 (debug_marker) "../System/map.c":98:28 -1
     (nil))
(insn 70 69 71 9 (set (reg:SI 2 r2)
        (const_int 255 [0xff])) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 71 70 72 9 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
(insn 72 71 73 9 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 255 [0xff])
        (nil)))
(call_insn 73 72 74 9 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":98:36 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 74 73 75 9 (set (reg:SI 122 [ _11 ])
        (reg:SI 0 r0)) "../System/map.c":98:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 75 74 76 9 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 122 [ _11 ]) 0))) "../System/map.c":98:34 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 76 75 79 9 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":98:34 -1
     (nil))
      ; pc falls through to BB 11
(code_label 79 76 80 10 33 (nil) [1 uses])
(note 80 79 81 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 81 80 82 10 (debug_marker) "../System/map.c":99:10 -1
     (nil))
(insn 82 81 83 10 (set (reg:SI 2 r2)
        (const_int 71 [0x47])) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 82 84 10 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
(insn 84 83 85 10 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 71 [0x47])
        (nil)))
(call_insn 85 84 86 10 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":99:18 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 86 85 87 10 (set (reg:SI 123 [ _12 ])
        (reg:SI 0 r0)) "../System/map.c":99:18 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 87 86 88 10 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 123 [ _12 ]) 0))) "../System/map.c":99:16 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
(debug_insn 88 87 89 10 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":99:16 -1
     (nil))
(code_label 89 88 90 11 34 (nil) [0 uses])
(note 90 89 91 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(debug_insn 91 90 92 11 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 92 91 93 11 (debug_marker) "../System/map.c":100:5 -1
     (nil))
(insn 93 92 94 11 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg/v:SI 126 [ dpx ]))) "../System/map.c":100:7 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 126 [ dpx ])
        (nil)))
(jump_insn 94 93 95 11 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:7 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 107)
(note 95 94 96 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 96 95 97 12 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg/v:SI 127 [ dpy ]))) "../System/map.c":100:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 127 [ dpy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
(jump_insn 97 96 98 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 107)
            (pc))) "../System/map.c":100:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 107)
(note 98 97 99 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 99 98 100 13 (debug_marker) "../System/map.c":100:34 -1
     (nil))
(insn 100 99 101 13 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 101 100 102 13 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 102 101 103 13 (set (reg:SI 0 r0)
        (reg:SI 2 r2)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 103 102 104 13 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":100:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 104 103 105 13 (set (reg:SI 124 [ _13 ])
        (reg:SI 0 r0)) "../System/map.c":100:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 105 104 106 13 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 124 [ _13 ]) 0))) "../System/map.c":100:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 106 105 107 13 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":100:40 -1
     (nil))
(code_label 107 106 108 14 35 (nil) [2 uses])
(note 108 107 109 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 109 108 110 14 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 110 109 111 14 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 111 110 112 14 (debug_marker) "../System/map.c":101:17 -1
     (nil))
(debug_insn 112 111 379 14 (debug_marker) "../System/map.c":102:6 -1
     (nil))
(insn 379 112 114 14 (set (reg/f:SI 245)
        (reg/f:SI 250)) "../System/map.c":102:14 -1
     (expr_list:REG_UNUSED (reg/f:SI 245)
        (nil)))
(insn 114 379 115 14 (set (reg:SI 190 [ sp[0].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 24 [0x18])) [0 sp[0].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 24 [0x18]))) [0 sp[0].life+0 S1 A32]))
            (nil))))
(insn 115 114 116 14 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 190 [ sp[0].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 190 [ sp[0].life ])
        (nil)))
(jump_insn 116 115 117 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 150)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 150)
(note 117 116 118 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(debug_insn 118 117 120 15 (debug_marker) "../System/map.c":103:6 -1
     (nil))
(insn 120 118 121 15 (set (reg:SI 192 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
(insn 121 120 122 15 (set (reg:SF 134 [ _73 ])
        (float:SF (reg:SI 192 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 192 [ Blocksize ])
        (nil)))
(debug_insn 122 121 123 15 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
            (reg:SF 134 [ _73 ])))) "../System/map.c":103:10 -1
     (nil))
(debug_insn 123 122 124 15 (debug_marker) "../System/map.c":104:6 -1
     (nil))
(debug_insn 124 123 125 15 (var_location:SF D#18 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
(debug_insn 125 124 126 15 (var_location:SF D#17 (div:SF (debug_expr:SF D#18)
        (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 -1
     (nil))
(debug_insn 126 125 127 15 (var_location:SI spy (fix:SI (debug_expr:SF D#17))) "../System/map.c":104:10 -1
     (nil))
(debug_insn 127 126 129 15 (debug_marker) "../System/map.c":105:6 -1
     (nil))
(insn 129 127 130 15 (set (reg:SF 195 [ sp[0].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 8 [0x8])) [1 sp[0].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 8 [0x8]))) [1 sp[0].x+0 S4 A32])
            (nil))))
(insn 130 129 131 15 (set (reg:SF 194)
        (div:SF (reg:SF 195 [ sp[0].x ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 195 [ sp[0].x ])
        (nil)))
(insn 131 130 132 15 (set (reg:SI 196 [ spx ])
        (fix:SI (fix:SF (reg:SF 194)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 194)
        (nil)))
(insn 132 131 133 15 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 196 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196 [ spx ])
        (nil)))
(jump_insn 133 132 134 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 150)
(note 134 133 136 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 136 134 137 16 (set (reg:SF 199 [ sp[0].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 12 [0xc])) [1 sp[0].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 12 [0xc]))) [1 sp[0].y+0 S4 A32])
            (nil))))
(insn 137 136 138 16 (set (reg:SF 198)
        (div:SF (reg:SF 199 [ sp[0].y ])
            (reg:SF 134 [ _73 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 199 [ sp[0].y ])
        (expr_list:REG_DEAD (reg:SF 134 [ _73 ])
            (nil))))
(insn 138 137 139 16 (set (reg:SI 200 [ spy ])
        (fix:SI (fix:SF (reg:SF 198)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 198)
        (nil)))
(insn 139 138 140 16 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 200 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 200 [ spy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
(jump_insn 140 139 141 16 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 150)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 150)
(note 141 140 142 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(debug_insn 142 141 143 17 (debug_marker) "../System/map.c":105:34 -1
     (nil))
(insn 143 142 144 17 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 144 143 145 17 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 145 144 146 17 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 146 145 147 17 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 147 146 148 17 (set (reg:SI 140 [ _80 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 148 147 149 17 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 140 [ _80 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 140 [ _80 ])
        (nil)))
(debug_insn 149 148 150 17 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
(code_label 150 149 151 18 36 (nil) [3 uses])
(note 151 150 152 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(debug_insn 152 151 153 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 153 152 154 18 (debug_marker) "../System/map.c":101:33 -1
     (nil))
(debug_insn 154 153 155 18 (var_location:SI i (const_int 1 [0x1])) -1
     (nil))
(debug_insn 155 154 156 18 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 156 155 157 18 (debug_marker) "../System/map.c":101:17 -1
     (nil))
(debug_insn 157 156 159 18 (debug_marker) "../System/map.c":102:6 -1
     (nil))
(insn 159 157 160 18 (set (reg:SI 202 [ sp[1].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 468 [0x1d4])) [0 sp[1].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 468 [0x1d4]))) [0 sp[1].life+0 S1 A32]))
            (nil))))
(insn 160 159 161 18 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 202 [ sp[1].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 202 [ sp[1].life ])
        (nil)))
(jump_insn 161 160 162 18 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 195)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 195)
(note 162 161 163 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 163 162 165 19 (debug_marker) "../System/map.c":103:6 -1
     (nil))
(insn 165 163 166 19 (set (reg:SI 204 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
(insn 166 165 167 19 (set (reg:SF 144 [ _91 ])
        (float:SF (reg:SI 204 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 204 [ Blocksize ])
        (nil)))
(debug_insn 167 166 168 19 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
            (reg:SF 144 [ _91 ])))) "../System/map.c":103:10 -1
     (nil))
(debug_insn 168 167 169 19 (debug_marker) "../System/map.c":104:6 -1
     (nil))
(debug_insn 169 168 170 19 (var_location:SF D#16 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
(debug_insn 170 169 171 19 (var_location:SF D#15 (div:SF (debug_expr:SF D#16)
        (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 -1
     (nil))
(debug_insn 171 170 172 19 (var_location:SI spy (fix:SI (debug_expr:SF D#15))) "../System/map.c":104:10 -1
     (nil))
(debug_insn 172 171 174 19 (debug_marker) "../System/map.c":105:6 -1
     (nil))
(insn 174 172 175 19 (set (reg:SF 207 [ sp[1].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 452 [0x1c4])) [1 sp[1].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 452 [0x1c4]))) [1 sp[1].x+0 S4 A32])
            (nil))))
(insn 175 174 176 19 (set (reg:SF 206)
        (div:SF (reg:SF 207 [ sp[1].x ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 207 [ sp[1].x ])
        (nil)))
(insn 176 175 177 19 (set (reg:SI 208 [ spx ])
        (fix:SI (fix:SF (reg:SF 206)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 206)
        (nil)))
(insn 177 176 178 19 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 208 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 208 [ spx ])
        (nil)))
(jump_insn 178 177 179 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 195)
(note 179 178 181 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 181 179 182 20 (set (reg:SF 211 [ sp[1].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 456 [0x1c8])) [1 sp[1].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 456 [0x1c8]))) [1 sp[1].y+0 S4 A32])
            (nil))))
(insn 182 181 183 20 (set (reg:SF 210)
        (div:SF (reg:SF 211 [ sp[1].y ])
            (reg:SF 144 [ _91 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 211 [ sp[1].y ])
        (expr_list:REG_DEAD (reg:SF 144 [ _91 ])
            (nil))))
(insn 183 182 184 20 (set (reg:SI 212 [ spy ])
        (fix:SI (fix:SF (reg:SF 210)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 210)
        (nil)))
(insn 184 183 185 20 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 212 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 212 [ spy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
(jump_insn 185 184 186 20 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 195)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 195)
(note 186 185 187 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 187 186 188 21 (debug_marker) "../System/map.c":105:34 -1
     (nil))
(insn 188 187 189 21 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 189 188 190 21 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 190 189 191 21 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 191 190 192 21 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 192 191 193 21 (set (reg:SI 150 [ _98 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 193 192 194 21 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 150 [ _98 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 150 [ _98 ])
        (nil)))
(debug_insn 194 193 195 21 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
(code_label 195 194 196 22 37 (nil) [3 uses])
(note 196 195 197 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(debug_insn 197 196 198 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 198 197 199 22 (debug_marker) "../System/map.c":101:33 -1
     (nil))
(debug_insn 199 198 200 22 (var_location:SI i (const_int 2 [0x2])) -1
     (nil))
(debug_insn 200 199 201 22 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 201 200 202 22 (debug_marker) "../System/map.c":101:17 -1
     (nil))
(debug_insn 202 201 204 22 (debug_marker) "../System/map.c":102:6 -1
     (nil))
(insn 204 202 205 22 (set (reg:SI 214 [ sp[2].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 912 [0x390])) [0 sp[2].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 912 [0x390]))) [0 sp[2].life+0 S1 A32]))
            (nil))))
(insn 205 204 206 22 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 214 [ sp[2].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 214 [ sp[2].life ])
        (nil)))
(jump_insn 206 205 207 22 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 240)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 240)
(note 207 206 208 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(debug_insn 208 207 210 23 (debug_marker) "../System/map.c":103:6 -1
     (nil))
(insn 210 208 211 23 (set (reg:SI 216 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
(insn 211 210 212 23 (set (reg:SF 154 [ _109 ])
        (float:SF (reg:SI 216 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 216 [ Blocksize ])
        (nil)))
(debug_insn 212 211 213 23 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
            (reg:SF 154 [ _109 ])))) "../System/map.c":103:10 -1
     (nil))
(debug_insn 213 212 214 23 (debug_marker) "../System/map.c":104:6 -1
     (nil))
(debug_insn 214 213 215 23 (var_location:SF D#14 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
(debug_insn 215 214 216 23 (var_location:SF D#13 (div:SF (debug_expr:SF D#14)
        (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 -1
     (nil))
(debug_insn 216 215 217 23 (var_location:SI spy (fix:SI (debug_expr:SF D#13))) "../System/map.c":104:10 -1
     (nil))
(debug_insn 217 216 219 23 (debug_marker) "../System/map.c":105:6 -1
     (nil))
(insn 219 217 220 23 (set (reg:SF 219 [ sp[2].x ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 896 [0x380])) [1 sp[2].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 896 [0x380]))) [1 sp[2].x+0 S4 A32])
            (nil))))
(insn 220 219 221 23 (set (reg:SF 218)
        (div:SF (reg:SF 219 [ sp[2].x ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 219 [ sp[2].x ])
        (nil)))
(insn 221 220 222 23 (set (reg:SI 220 [ spx ])
        (fix:SI (fix:SF (reg:SF 218)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 218)
        (nil)))
(insn 222 221 223 23 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 220 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 220 [ spx ])
        (nil)))
(jump_insn 223 222 224 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 240)
(note 224 223 226 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 226 224 227 24 (set (reg:SF 223 [ sp[2].y ])
        (mem/c:SF (plus:SI (reg/f:SI 250)
                (const_int 900 [0x384])) [1 sp[2].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 900 [0x384]))) [1 sp[2].y+0 S4 A32])
            (nil))))
(insn 227 226 228 24 (set (reg:SF 222)
        (div:SF (reg:SF 223 [ sp[2].y ])
            (reg:SF 154 [ _109 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 223 [ sp[2].y ])
        (expr_list:REG_DEAD (reg:SF 154 [ _109 ])
            (nil))))
(insn 228 227 229 24 (set (reg:SI 224 [ spy ])
        (fix:SI (fix:SF (reg:SF 222)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 222)
        (nil)))
(insn 229 228 230 24 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 224 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 224 [ spy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
(jump_insn 230 229 231 24 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 240)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 240)
(note 231 230 232 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(debug_insn 232 231 233 25 (debug_marker) "../System/map.c":105:34 -1
     (nil))
(insn 233 232 234 25 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 234 233 235 25 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 235 234 236 25 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 236 235 237 25 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 237 236 238 25 (set (reg:SI 160 [ _116 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 238 237 239 25 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 160 [ _116 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 160 [ _116 ])
        (nil)))
(debug_insn 239 238 240 25 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
(code_label 240 239 241 26 38 (nil) [3 uses])
(note 241 240 242 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 242 241 243 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 243 242 244 26 (debug_marker) "../System/map.c":101:33 -1
     (nil))
(debug_insn 244 243 245 26 (var_location:SI i (const_int 3 [0x3])) -1
     (nil))
(debug_insn 245 244 246 26 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 246 245 247 26 (debug_marker) "../System/map.c":101:17 -1
     (nil))
(debug_insn 247 246 249 26 (debug_marker) "../System/map.c":102:6 -1
     (nil))
(insn 249 247 250 26 (set (reg:SI 226 [ sp[3].life ])
        (zero_extend:SI (mem/c:QI (plus:SI (reg/f:SI 250)
                    (const_int 1356 [0x54c])) [0 sp[3].life+0 S1 A32]))) "../System/map.c":102:8 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg/f:SI 250)
        (expr_list:REG_EQUAL (zero_extend:SI (mem/c:QI (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                            (const_int 1356 [0x54c]))) [0 sp[3].life+0 S1 A32]))
            (nil))))
(insn 250 249 251 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 226 [ sp[3].life ])
            (const_int 0 [0]))) "../System/map.c":102:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 226 [ sp[3].life ])
        (nil)))
(jump_insn 251 250 252 26 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 291)
            (pc))) "../System/map.c":102:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 354334804 (nil)))
 -> 291)
(note 252 251 253 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(debug_insn 253 252 255 27 (debug_marker) "../System/map.c":103:6 -1
     (nil))
(insn 255 253 256 27 (set (reg:SI 228 [ Blocksize ])
        (mem/c:SI (reg/f:SI 244) [2 Blocksize+0 S4 A32])) "../System/map.c":103:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 244)
        (expr_list:REG_EQUAL (mem/c:SI (symbol_ref:SI ("Blocksize") [flags 0xc0]  <var_decl 00000000059d47e0 Blocksize>) [2 Blocksize+0 S4 A32])
            (nil))))
(insn 256 255 257 27 (set (reg:SF 164 [ _127 ])
        (float:SF (reg:SI 228 [ Blocksize ]))) "../System/map.c":103:24 809 {*floatsisf2_vfp}
     (expr_list:REG_DEAD (reg:SI 228 [ Blocksize ])
        (nil)))
(debug_insn 257 256 258 27 (var_location:SI spx (fix:SI (div:SF (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
            (reg:SF 164 [ _127 ])))) "../System/map.c":103:10 -1
     (nil))
(debug_insn 258 257 259 27 (debug_marker) "../System/map.c":104:6 -1
     (nil))
(debug_insn 259 258 260 27 (var_location:SF D#12 (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:21 -1
     (nil))
(debug_insn 260 259 261 27 (var_location:SF D#11 (div:SF (debug_expr:SF D#12)
        (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 -1
     (nil))
(debug_insn 261 260 262 27 (var_location:SI spy (fix:SI (debug_expr:SF D#11))) "../System/map.c":104:10 -1
     (nil))
(debug_insn 262 261 382 27 (debug_marker) "../System/map.c":105:6 -1
     (nil))
(insn 382 262 267 27 (set (reg/f:SI 232)
        (reg/f:SI 253)) "../System/map.c":103:21 -1
     (expr_list:REG_DEAD (reg/f:SI 253)
        (expr_list:REG_UNUSED (reg/f:SI 232)
            (nil))))
(insn 267 382 268 27 (set (reg:SF 234 [ sp[3].x ])
        (mem/c:SF (reg/f:SI 251) [1 sp[3].x+0 S4 A32])) "../System/map.c":103:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 251)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1340 [0x53c]))) [1 sp[3].x+0 S4 A32])
            (nil))))
(insn 268 267 269 27 (set (reg:SF 233)
        (div:SF (reg:SF 234 [ sp[3].x ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":103:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 234 [ sp[3].x ])
        (nil)))
(insn 269 268 270 27 (set (reg:SI 235 [ spx ])
        (fix:SI (fix:SF (reg:SF 233)))) "../System/map.c":103:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 233)
        (nil)))
(insn 270 269 271 27 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 120 [ _9 ])
            (reg:SI 235 [ spx ]))) "../System/map.c":105:8 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 235 [ spx ])
        (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
            (nil))))
(jump_insn 271 270 272 27 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 291)
(note 272 271 383 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 383 272 277 28 (set (reg/f:SI 239)
        (reg/f:SI 254)) "../System/map.c":104:21 -1
     (expr_list:REG_UNUSED (reg/f:SI 239)
        (nil)))
(insn 277 383 278 28 (set (reg:SF 241 [ sp[3].y ])
        (mem/c:SF (reg/f:SI 254) [1 sp[3].y+0 S4 A32])) "../System/map.c":104:24 737 {*thumb2_movsf_vfp}
     (expr_list:REG_DEAD (reg/f:SI 254)
        (expr_list:REG_EQUAL (mem/c:SF (const:SI (plus:SI (symbol_ref:SI ("sp") [flags 0xc0]  <var_decl 00000000059d4870 sp>)
                        (const_int 1344 [0x540]))) [1 sp[3].y+0 S4 A32])
            (nil))))
(insn 278 277 279 28 (set (reg:SF 240)
        (div:SF (reg:SF 241 [ sp[3].y ])
            (reg:SF 164 [ _127 ]))) "../System/map.c":104:24 764 {*divsf3_vfp}
     (expr_list:REG_DEAD (reg:SF 241 [ sp[3].y ])
        (expr_list:REG_DEAD (reg:SF 164 [ _127 ])
            (nil))))
(insn 279 278 280 28 (set (reg:SI 242 [ spy ])
        (fix:SI (fix:SF (reg:SF 240)))) "../System/map.c":104:10 805 {*truncsisf2_vfp}
     (expr_list:REG_DEAD (reg:SF 240)
        (nil)))
(insn 280 279 281 28 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 119 [ _8 ])
            (reg:SI 242 [ spy ]))) "../System/map.c":105:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 242 [ spy ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
(jump_insn 281 280 282 28 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 291)
            (pc))) "../System/map.c":105:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 856416484 (nil)))
 -> 291)
(note 282 281 283 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 283 282 284 29 (debug_marker) "../System/map.c":105:34 -1
     (nil))
(insn 284 283 285 29 (set (reg:SI 2 r2)
        (const_int 0 [0])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(insn 285 284 286 29 (set (reg:SI 1 r1)
        (reg:SI 2 r2)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 286 285 287 29 (set (reg:SI 0 r0)
        (const_int 255 [0xff])) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 287 286 288 29 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>) [0 create_rgb S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/map.c":105:42 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("create_rgb") [flags 0x41]  <function_decl 0000000005e2b600 create_rgb>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(insn 288 287 289 29 (set (reg:SI 170 [ _134 ])
        (reg:SI 0 r0)) "../System/map.c":105:42 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 289 288 290 29 (set (reg/v:SI 125 [ color ])
        (zero_extend:SI (subreg:HI (reg:SI 170 [ _134 ]) 0))) "../System/map.c":105:40 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg:SI 170 [ _134 ])
        (nil)))
(debug_insn 290 289 291 29 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) "../System/map.c":105:40 -1
     (nil))
(code_label 291 290 292 30 32 (nil) [3 uses])
(note 292 291 293 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(debug_insn 293 292 294 30 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 294 293 295 30 (var_location:HI color (subreg:HI (reg/v:SI 125 [ color ]) 0)) -1
     (nil))
(debug_insn 295 294 296 30 (debug_marker) "../System/map.c":109:4 -1
     (nil))
(debug_insn 296 295 297 30 (debug_marker) "../System/map.c":110:4 -1
     (nil))
(insn 297 296 298 30 (set (reg:SI 243 [ color ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(insn 298 297 299 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 0 [0]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (nil))
(insn 299 298 301 30 (set (zero_extract:SI (reg:SI 243 [ color ])
            (const_int 16 [0x10])
            (const_int 16 [0x10]))
        (reg/v:SI 125 [ color ])) 99 {insv_t2}
     (expr_list:REG_DEAD (reg/v:SI 125 [ color ])
        (nil)))
(insn 301 299 302 30 (set (mem:SI (reg:SI 129 [ ivtmp.54 ]) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)vectp.45_242]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":109:27 158 {unaligned_storesi}
     (nil))
(debug_insn 302 301 303 30 (debug_marker) "../System/map.c":111:4 -1
     (nil))
(debug_insn 303 302 304 30 (debug_marker) "../System/map.c":112:4 -1
     (nil))
(insn 304 303 305 30 (set (mem:SI (plus:SI (reg:SI 129 [ ivtmp.54 ])
                (const_int 480 [0x1e0])) [3 MEM <vector(2) short unsigned int> [(short unsigned int *)_229]+0 S4 A16])
        (unspec:SI [
                (reg:SI 243 [ color ])
            ] UNSPEC_UNALIGNED_STORE)) "../System/map.c":111:31 158 {unaligned_storesi}
     (expr_list:REG_DEAD (reg:SI 243 [ color ])
        (nil)))
(debug_insn 305 304 306 30 (debug_marker) "../System/map.c":93:29 -1
     (nil))
(insn 306 305 307 30 (set (reg/v:SI 130 [ x ])
        (plus:SI (reg/v:SI 130 [ x ])
            (const_int 2 [0x2]))) "../System/map.c":93:30 7 {*arm_addsi3}
     (nil))
(debug_insn 307 306 308 30 (var_location:SI x (reg/v:SI 130 [ x ])) -1
     (nil))
(debug_insn 308 307 309 30 (debug_marker) "../System/map.c":93:15 -1
     (nil))
(insn 309 308 311 30 (set (reg:SI 129 [ ivtmp.54 ])
        (plus:SI (reg:SI 129 [ ivtmp.54 ])
            (const_int 4 [0x4]))) "../System/map.c":93:3 7 {*arm_addsi3}
     (nil))
(insn 311 309 312 30 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 130 [ x ])
            (const_int 100 [0x64]))) "../System/map.c":93:3 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 312 311 374 30 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 374)
            (pc))) "../System/map.c":93:3 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1052275756 (nil)))
 -> 374)
      ; pc falls through to BB 31
(code_label 374 312 373 35 55 (nil) [1 uses])
(note 373 374 313 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
      ; pc falls through to BB 3
(note 313 373 314 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 314 313 315 31 (debug_marker) "../System/map.c":92:29 -1
     (nil))
(insn 315 314 316 31 (set (reg/v:SI 128 [ y ])
        (plus:SI (reg/v:SI 128 [ y ])
            (const_int 2 [0x2]))) "../System/map.c":92:30 7 {*arm_addsi3}
     (nil))
(debug_insn 316 315 317 31 (var_location:SI y (reg/v:SI 128 [ y ])) -1
     (nil))
(debug_insn 317 316 318 31 (debug_marker) "../System/map.c":92:14 -1
     (nil))
(insn 318 317 319 31 (set (reg:SI 171 [ ivtmp.67 ])
        (plus:SI (reg:SI 171 [ ivtmp.67 ])
            (const_int 960 [0x3c0]))) "../System/map.c":92:2 7 {*arm_addsi3}
     (nil))
(insn 319 318 320 31 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 128 [ y ])
            (const_int 50 [0x32]))) "../System/map.c":92:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 320 319 372 31 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 331)
            (pc))) "../System/map.c":92:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 42994324 (nil)))
 -> 331)
(note 372 320 321 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(code_label 321 372 322 32 29 (nil) [0 uses])
(note 322 321 323 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 323 322 324 32 (var_location:SI y (reg/v:SI 128 [ y ])) -1
     (nil))
(debug_insn 324 323 325 32 (var_location:SI x (const_int 0 [0])) -1
     (nil))
(debug_insn 325 324 326 32 (debug_marker) "../System/map.c":93:15 -1
     (nil))
(insn 326 325 3 32 (set (reg:SI 119 [ _8 ])
        (ashiftrt:SI (reg/v:SI 128 [ y ])
            (const_int 1 [0x1]))) "../System/map.c":98:13 147 {*arm_shiftsi3}
     (nil))
(insn 3 326 4 32 (set (reg:SI 129 [ ivtmp.54 ])
        (reg:SI 171 [ ivtmp.67 ])) "../System/map.c":98:13 728 {*thumb2_movsi_vfp}
     (nil))
(insn 4 3 61 32 (set (reg/v:SI 130 [ x ])
        (const_int 0 [0])) "../System/map.c":93:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 61 4 62 32 (set (reg:SI 247)
        (const_int 50 [0x32])) "../System/map.c":98:16 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 32 (set (reg:SI 248)
        (mult:SI (reg:SI 247)
            (reg:SI 119 [ _8 ]))) "../System/map.c":98:16 56 {*mul}
     (nil))
(insn 63 62 331 32 (set (reg:SI 249)
        (plus:SI (reg/f:SI 246)
            (reg:SI 248))) "../System/map.c":98:16 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg/f:SI 246)
        (nil)))
      ; pc falls through to BB 3
(code_label 331 63 332 33 28 (nil) [1 uses])
(note 332 331 0 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
