{
  "top" : "I2CLog",
  "ports" : [
     {
        "name": "Current_addr[14]",
        "direction": "output"
     },
     {
        "name": "Current_addr[13]",
        "direction": "output"
     },
     {
        "name": "Current_addr[12]",
        "direction": "output"
     },
     {
        "name": "Current_addr[11]",
        "direction": "output"
     },
     {
        "name": "Current_addr[10]",
        "direction": "output"
     },
     {
        "name": "Current_addr[9]",
        "direction": "output"
     },
     {
        "name": "Current_addr[8]",
        "direction": "output"
     },
     {
        "name": "Current_addr[7]",
        "direction": "output"
     },
     {
        "name": "Current_addr[6]",
        "direction": "output"
     },
     {
        "name": "Current_addr[5]",
        "direction": "output"
     },
     {
        "name": "Current_addr[4]",
        "direction": "output"
     },
     {
        "name": "Current_addr[3]",
        "direction": "output"
     },
     {
        "name": "Current_addr[2]",
        "direction": "output"
     },
     {
        "name": "Current_addr[1]",
        "direction": "output"
     },
     {
        "name": "Current_addr[0]",
        "direction": "output"
     },
     {
        "name": "Dout[0]",
        "direction": "output"
     },
     {
        "name": "ACK",
        "direction": "output"
     },
     {
        "name": "Ce",
        "direction": "output"
     },
     {
        "name": "Clk",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "Dout[4]",
        "direction": "output"
     },
     {
        "name": "Dout[7]",
        "direction": "output"
     },
     {
        "name": "Dout[2]",
        "direction": "output"
     },
     {
        "name": "Dout[3]",
        "direction": "output"
     },
     {
        "name": "Dout[6]",
        "direction": "output"
     },
     {
        "name": "Dout[1]",
        "direction": "output"
     },
     {
        "name": "Dout[5]",
        "direction": "output"
     },
     {
        "name": "Oe",
        "direction": "output"
     },
     {
        "name": "Rst",
        "direction": "input",
        "async_reset": "active_high"
     },
     {
        "name": "SCL",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "SDA",
        "direction": "input",
        "clock": "active_high"
     },
     {
        "name": "We",
        "direction": "output"
     }
   ]
}
