//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_89
.address_size 64

	// .globl	triton__0d1d2d3d4d5de6
.extern .shared .align 1 .b8 global_smem[];

.visible .entry triton__0d1d2d3d4d5de6(
	.param .u64 triton__0d1d2d3d4d5de6_param_0,
	.param .u64 triton__0d1d2d3d4d5de6_param_1,
	.param .u64 triton__0d1d2d3d4d5de6_param_2,
	.param .u64 triton__0d1d2d3d4d5de6_param_3,
	.param .u64 triton__0d1d2d3d4d5de6_param_4,
	.param .u32 triton__0d1d2d3d4d5de6_param_5,
	.param .u32 triton__0d1d2d3d4d5de6_param_6
)
.maxntid 128, 1, 1
{
	.reg .pred 	%p<29>;
	.reg .b16 	%rs<81>;
	.reg .b32 	%r<89>;
	.reg .f32 	%f<65>;
	.reg .b64 	%rd<35>;
	.loc	1 20 0
$L__func_begin0:
	.loc	1 20 0

	ld.param.u64 	%rd20, [triton__0d1d2d3d4d5de6_param_0];
	ld.param.u64 	%rd21, [triton__0d1d2d3d4d5de6_param_1];
$L__tmp0:
	.loc	1 24 44
	mov.u32 	%r16, %tid.x;
	and.b32  	%r17, %r16, 127;
	ld.param.u64 	%rd22, [triton__0d1d2d3d4d5de6_param_2];
	shl.b32 	%r18, %r17, 3;
	ld.param.u64 	%rd23, [triton__0d1d2d3d4d5de6_param_3];
	or.b32  	%r19, %r17, 128;
	ld.param.u64 	%rd24, [triton__0d1d2d3d4d5de6_param_4];
	or.b32  	%r20, %r17, 256;
	or.b32  	%r21, %r17, 384;
	or.b32  	%r22, %r17, 512;
	or.b32  	%r23, %r17, 640;
	or.b32  	%r24, %r17, 768;
	or.b32  	%r25, %r17, 896;
	.loc	1 23 28
	mov.u32 %r1, %ctaid.y;
	.loc	1 23 48
	mov.u32 %r2, %ctaid.z;
	.loc	1 23 53
	add.s32 	%r26, %r2, 1;
	.loc	1 23 58
	mul.lo.s32 	%r27, %r1, %r26;
	shl.b32 	%r28, %r27, 10;
	.loc	1 24 23
	or.b32  	%r29, %r28, %r18;
	or.b32  	%r30, %r28, %r17;
	or.b32  	%r31, %r28, %r19;
	or.b32  	%r32, %r28, %r20;
	or.b32  	%r33, %r28, %r21;
	or.b32  	%r34, %r28, %r22;
	or.b32  	%r35, %r28, %r23;
	or.b32  	%r36, %r28, %r24;
	or.b32  	%r37, %r28, %r25;
	.loc	1 25 21
	setp.lt.s32 	%p2, %r29, 7040;
	setp.lt.s32 	%p20, %r30, 7040;
	setp.lt.s32 	%p21, %r31, 7040;
	setp.lt.s32 	%p22, %r32, 7040;
	setp.lt.s32 	%p23, %r33, 7040;
	setp.lt.s32 	%p24, %r34, 7040;
	setp.lt.s32 	%p25, %r35, 7040;
	setp.lt.s32 	%p26, %r36, 7040;
	setp.lt.s32 	%p27, %r37, 7040;
	.loc	1 26 28
	mov.u32 %r3, %ctaid.x;
	.loc	1 28 21
	setp.lt.s32 	%p28, %r3, 2700;
	.loc	1 31 20
	mul.hi.s32 	%r39, %r29, 1717986919;
	shr.u32 	%r40, %r39, 31;
	shr.s32 	%r41, %r39, 7;
	add.s32 	%r42, %r41, %r40;
	mul.lo.s32 	%r43, %r42, 320;
	sub.s32 	%r44, %r29, %r43;
	.loc	1 33 36
	mad.lo.s32 	%r45, %r3, 320, %r44;
	.loc	1 33 47
	mad.lo.s32 	%r46, %r42, 864000, %r45;
	.loc	1 33 30
	mul.wide.s32 	%rd25, %r46, 2;
	add.s64 	%rd1, %rd20, %rd25;
	.loc	1 33 68
	and.pred  	%p1, %p28, %p2;
	and.pred  	%p4, %p28, %p20;
	and.pred  	%p5, %p28, %p21;
	and.pred  	%p6, %p28, %p22;
	and.pred  	%p7, %p28, %p23;
	and.pred  	%p8, %p28, %p24;
	and.pred  	%p9, %p28, %p25;
	and.pred  	%p10, %p28, %p26;
	and.pred  	%p11, %p28, %p27;
	.loc	1 33 60
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r4, %r5, %r6, %r7 }, [ %rd1 + 0 ];
	.loc	1 34 30
	mul.wide.s32 	%rd26, %r44, 2;
	add.s64 	%rd2, %rd21, %rd26;
	.loc	1 34 35
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r8, %r9, %r10, %r11 }, [ %rd2 + 0 ];
	{ .reg .b16 tmp; mov.b32 {tmp, %rs17}, %r8; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs19}, %r9; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs21}, %r10; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs23}, %r11; }
	.loc	1 33 60
	cvt.u16.u32 	%rs25, %r4;
	cvt.u16.u32 	%rs26, %r8;
	mov.b32 	%r47, {%rs25, %rs26};
	.loc	1 33 108
	mov.b32 	{%rs27, %rs28}, %r47;
	cvt.f32.f16 	%f1, %rs27;
	cvt.f32.f16 	%f2, %rs28;
	.loc	1 34 75
	cvt.f32.f16 	%f3, %rs17;
	.loc	1 33 60
	cvt.u16.u32 	%rs29, %r5;
	cvt.u16.u32 	%rs30, %r9;
	mov.b32 	%r49, {%rs29, %rs30};
	.loc	1 33 108
	mov.b32 	{%rs31, %rs32}, %r49;
	cvt.f32.f16 	%f4, %rs31;
	cvt.f32.f16 	%f5, %rs32;
	.loc	1 34 75
	cvt.f32.f16 	%f6, %rs19;
	.loc	1 33 60
	cvt.u16.u32 	%rs33, %r6;
	cvt.u16.u32 	%rs34, %r10;
	mov.b32 	%r51, {%rs33, %rs34};
	.loc	1 33 108
	mov.b32 	{%rs35, %rs36}, %r51;
	cvt.f32.f16 	%f7, %rs35;
	cvt.f32.f16 	%f8, %rs36;
	.loc	1 34 75
	cvt.f32.f16 	%f9, %rs21;
	.loc	1 33 60
	cvt.u16.u32 	%rs37, %r7;
	cvt.u16.u32 	%rs38, %r11;
	mov.b32 	%r53, {%rs37, %rs38};
	.loc	1 33 108
	mov.b32 	{%rs39, %rs40}, %r53;
	cvt.f32.f16 	%f10, %rs39;
	cvt.f32.f16 	%f11, %rs40;
	.loc	1 34 75
	cvt.f32.f16 	%f12, %rs23;
	.loc	1 35 30
	add.s64 	%rd3, %rd22, %rd25;
	.loc	1 35 60
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r12, %r13, %r14, %r15 }, [ %rd3 + 0 ];
	cvt.u16.u32 	%rs41, %r12;
	cvt.u16.u32 	%rs43, %r13;
	cvt.u16.u32 	%rs45, %r14;
	cvt.u16.u32 	%rs47, %r15;
	.loc	1 35 108
	cvt.f32.f16 	%f13, %rs41;
	cvt.f32.f16 	%f14, %rs43;
	cvt.f32.f16 	%f15, %rs45;
	cvt.f32.f16 	%f16, %rs47;
	.loc	1 36 36
	mad.lo.s32 	%r55, %r30, 2700, %r3;
	mad.lo.s32 	%r56, %r31, 2700, %r3;
	mad.lo.s32 	%r57, %r32, 2700, %r3;
	mad.lo.s32 	%r58, %r33, 2700, %r3;
	mad.lo.s32 	%r59, %r34, 2700, %r3;
	mad.lo.s32 	%r60, %r35, 2700, %r3;
	mad.lo.s32 	%r61, %r36, 2700, %r3;
	mad.lo.s32 	%r62, %r37, 2700, %r3;
	.loc	1 36 30
	mul.wide.s32 	%rd27, %r55, 2;
	add.s64 	%rd4, %rd23, %rd27;
	mul.wide.s32 	%rd28, %r56, 2;
	add.s64 	%rd5, %rd23, %rd28;
	mul.wide.s32 	%rd29, %r57, 2;
	add.s64 	%rd6, %rd23, %rd29;
	mul.wide.s32 	%rd30, %r58, 2;
	add.s64 	%rd7, %rd23, %rd30;
	mul.wide.s32 	%rd31, %r59, 2;
	add.s64 	%rd8, %rd23, %rd31;
	mul.wide.s32 	%rd32, %r60, 2;
	add.s64 	%rd9, %rd23, %rd32;
	mul.wide.s32 	%rd33, %r61, 2;
	add.s64 	%rd10, %rd23, %rd33;
	mul.wide.s32 	%rd34, %r62, 2;
	add.s64 	%rd11, %rd23, %rd34;
	.loc	1 36 47
	mov.u16 %rs1, 0x0;
	@%p4 ld.global.L1::evict_last.b16 { %rs1 }, [ %rd4 + 0 ];
	mov.u16 %rs2, 0x0;
	@%p5 ld.global.L1::evict_last.b16 { %rs2 }, [ %rd5 + 0 ];
	mov.u16 %rs3, 0x0;
	@%p6 ld.global.L1::evict_last.b16 { %rs3 }, [ %rd6 + 0 ];
	mov.u16 %rs4, 0x0;
	@%p7 ld.global.L1::evict_last.b16 { %rs4 }, [ %rd7 + 0 ];
	mov.u16 %rs5, 0x0;
	@%p8 ld.global.L1::evict_last.b16 { %rs5 }, [ %rd8 + 0 ];
	mov.u16 %rs6, 0x0;
	@%p9 ld.global.L1::evict_last.b16 { %rs6 }, [ %rd9 + 0 ];
	mov.u16 %rs7, 0x0;
	@%p10 ld.global.L1::evict_last.b16 { %rs7 }, [ %rd10 + 0 ];
	mov.u16 %rs8, 0x0;
	@%p11 ld.global.L1::evict_last.b16 { %rs8 }, [ %rd11 + 0 ];
	.loc	1 36 95
	cvt.f32.f16 	%f17, %rs1;
	cvt.f32.f16 	%f18, %rs2;
	cvt.f32.f16 	%f19, %rs3;
	cvt.f32.f16 	%f20, %rs4;
	cvt.f32.f16 	%f21, %rs5;
	cvt.f32.f16 	%f22, %rs6;
	cvt.f32.f16 	%f23, %rs7;
	cvt.f32.f16 	%f24, %rs8;
	.loc	1 37 18
	add.f32 	%f25, %f2, %f1;
	add.f32 	%f26, %f5, %f4;
	add.f32 	%f27, %f8, %f7;
	add.f32 	%f28, %f11, %f10;
	.loc	1 33 60
	{ .reg .b16 tmp; mov.b32 {tmp, %rs57}, %r4; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs58}, %r12; }
	mov.b32 	%r63, {%rs57, %rs58};
	.loc	1 33 108
	mov.b32 	{%rs59, %rs60}, %r63;
	cvt.f32.f16 	%f29, %rs60;
	cvt.f32.f16 	%f30, %rs59;
	.loc	1 33 60
	{ .reg .b16 tmp; mov.b32 {tmp, %rs61}, %r5; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs62}, %r13; }
	mov.b32 	%r65, {%rs61, %rs62};
	.loc	1 33 108
	mov.b32 	{%rs63, %rs64}, %r65;
	cvt.f32.f16 	%f31, %rs64;
	cvt.f32.f16 	%f32, %rs63;
	.loc	1 33 60
	{ .reg .b16 tmp; mov.b32 {tmp, %rs65}, %r6; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs66}, %r14; }
	mov.b32 	%r67, {%rs65, %rs66};
	.loc	1 33 108
	mov.b32 	{%rs67, %rs68}, %r67;
	cvt.f32.f16 	%f33, %rs68;
	cvt.f32.f16 	%f34, %rs67;
	.loc	1 33 60
	{ .reg .b16 tmp; mov.b32 {tmp, %rs69}, %r7; }
	{ .reg .b16 tmp; mov.b32 {tmp, %rs70}, %r15; }
	mov.b32 	%r69, {%rs69, %rs70};
	.loc	1 33 108
	mov.b32 	{%rs71, %rs72}, %r69;
	cvt.f32.f16 	%f35, %rs72;
	cvt.f32.f16 	%f36, %rs71;
	.loc	1 40 18
	fma.rn.f32 	%f37, %f13, 0f3E000000, %f25;
	add.f32 	%f38, %f30, %f3;
	fma.rn.f32 	%f39, %f29, 0f3E000000, %f38;
	fma.rn.f32 	%f40, %f14, 0f3E000000, %f26;
	add.f32 	%f41, %f32, %f6;
	fma.rn.f32 	%f42, %f31, 0f3E000000, %f41;
	fma.rn.f32 	%f43, %f15, 0f3E000000, %f27;
	add.f32 	%f44, %f34, %f9;
	fma.rn.f32 	%f45, %f33, 0f3E000000, %f44;
	fma.rn.f32 	%f46, %f16, 0f3E000000, %f28;
	add.f32 	%f47, %f36, %f12;
	fma.rn.f32 	%f48, %f35, 0f3E000000, %f47;
	shl.b32 	%r71, %r17, 6;
	mov.u32 	%r72, global_smem;
	add.s32 	%r73, %r72, %r71;
	st.shared.f32 	[%r73], %f37;
	st.shared.f32 	[%r73+8], %f39;
	st.shared.f32 	[%r73+16], %f40;
	st.shared.f32 	[%r73+24], %f42;
	st.shared.f32 	[%r73+32], %f43;
	st.shared.f32 	[%r73+40], %f45;
	st.shared.f32 	[%r73+48], %f46;
	st.shared.f32 	[%r73+56], %f48;
	bar.sync 	0;
	add.s32 	%r74, %r72, %r18;
	ld.shared.f32 	%f49, [%r74];
	shl.b32 	%r75, %r19, 3;
	add.s32 	%r76, %r72, %r75;
	ld.shared.f32 	%f50, [%r76];
	shl.b32 	%r77, %r20, 3;
	add.s32 	%r78, %r72, %r77;
	ld.shared.f32 	%f51, [%r78];
	shl.b32 	%r79, %r21, 3;
	add.s32 	%r80, %r72, %r79;
	ld.shared.f32 	%f52, [%r80];
	shl.b32 	%r81, %r22, 3;
	add.s32 	%r82, %r72, %r81;
	ld.shared.f32 	%f53, [%r82];
	shl.b32 	%r83, %r23, 3;
	add.s32 	%r84, %r72, %r83;
	ld.shared.f32 	%f54, [%r84];
	shl.b32 	%r85, %r24, 3;
	add.s32 	%r86, %r72, %r85;
	ld.shared.f32 	%f55, [%r86];
	shl.b32 	%r87, %r25, 3;
	add.s32 	%r88, %r72, %r87;
	ld.shared.f32 	%f56, [%r88];
	.loc	1 41 18
	add.f32 	%f57, %f49, %f17;
	add.f32 	%f58, %f50, %f18;
	add.f32 	%f59, %f51, %f19;
	add.f32 	%f60, %f52, %f20;
	add.f32 	%f61, %f53, %f21;
	add.f32 	%f62, %f54, %f22;
	add.f32 	%f63, %f55, %f23;
	add.f32 	%f64, %f56, %f24;
	.loc	1 42 25
	add.s64 	%rd12, %rd24, %rd27;
	add.s64 	%rd13, %rd24, %rd28;
	add.s64 	%rd14, %rd24, %rd29;
	add.s64 	%rd15, %rd24, %rd30;
	add.s64 	%rd16, %rd24, %rd31;
	add.s64 	%rd17, %rd24, %rd32;
	add.s64 	%rd18, %rd24, %rd33;
	add.s64 	%rd19, %rd24, %rd34;
	.loc	1 42 48
	cvt.rn.f16.f32 	%rs73, %f57;
	cvt.rn.f16.f32 	%rs74, %f58;
	cvt.rn.f16.f32 	%rs75, %f59;
	cvt.rn.f16.f32 	%rs76, %f60;
	cvt.rn.f16.f32 	%rs77, %f61;
	cvt.rn.f16.f32 	%rs78, %f62;
	cvt.rn.f16.f32 	%rs79, %f63;
	cvt.rn.f16.f32 	%rs80, %f64;
	@%p4 st.global.b16 [ %rd12 + 0 ], { %rs73 };
	@%p5 st.global.b16 [ %rd13 + 0 ], { %rs74 };
	@%p6 st.global.b16 [ %rd14 + 0 ], { %rs75 };
	@%p7 st.global.b16 [ %rd15 + 0 ], { %rs76 };
	@%p8 st.global.b16 [ %rd16 + 0 ], { %rs77 };
	@%p9 st.global.b16 [ %rd17 + 0 ], { %rs78 };
	@%p10 st.global.b16 [ %rd18 + 0 ], { %rs79 };
	@%p11 st.global.b16 [ %rd19 + 0 ], { %rs80 };
	.loc	1 42 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/workspace/caption-remover-main/src/stages/inpaint/../../../.torch_compile_cache/uw/cuwudlitabc4tos2oztf6jaxh24gzbno753bi6gidux5mkpnwqqu.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 1
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 180
.b8 66
.b8 12
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 2
.b8 46
.b8 0
.b8 17
.b8 1
.b8 18
.b8 1
.b8 64
.b8 10
.b8 135
.b8 64
.b8 8
.b8 3
.b8 8
.b8 58
.b8 11
.b8 59
.b8 11
.b8 63
.b8 12
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 247
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 117
.b8 119
.b8 117
.b8 100
.b8 108
.b8 105
.b8 116
.b8 97
.b8 98
.b8 99
.b8 52
.b8 116
.b8 111
.b8 115
.b8 50
.b8 111
.b8 122
.b8 116
.b8 102
.b8 54
.b8 106
.b8 97
.b8 120
.b8 104
.b8 50
.b8 52
.b8 103
.b8 122
.b8 98
.b8 110
.b8 111
.b8 55
.b8 53
.b8 51
.b8 98
.b8 105
.b8 54
.b8 103
.b8 105
.b8 100
.b8 117
.b8 120
.b8 53
.b8 109
.b8 107
.b8 112
.b8 110
.b8 119
.b8 113
.b8 113
.b8 117
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 119
.b8 111
.b8 114
.b8 107
.b8 115
.b8 112
.b8 97
.b8 99
.b8 101
.b8 47
.b8 99
.b8 97
.b8 112
.b8 116
.b8 105
.b8 111
.b8 110
.b8 45
.b8 114
.b8 101
.b8 109
.b8 111
.b8 118
.b8 101
.b8 114
.b8 45
.b8 109
.b8 97
.b8 105
.b8 110
.b8 47
.b8 115
.b8 114
.b8 99
.b8 47
.b8 115
.b8 116
.b8 97
.b8 103
.b8 101
.b8 115
.b8 47
.b8 105
.b8 110
.b8 112
.b8 97
.b8 105
.b8 110
.b8 116
.b8 47
.b8 46
.b8 46
.b8 47
.b8 46
.b8 46
.b8 47
.b8 46
.b8 46
.b8 47
.b8 46
.b8 116
.b8 111
.b8 114
.b8 99
.b8 104
.b8 95
.b8 99
.b8 111
.b8 109
.b8 112
.b8 105
.b8 108
.b8 101
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 117
.b8 119
.b8 0
.b8 1
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 2
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 1
.b8 156
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 51
.b8 100
.b8 52
.b8 100
.b8 53
.b8 100
.b8 101
.b8 54
.b8 0
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 51
.b8 100
.b8 52
.b8 100
.b8 53
.b8 100
.b8 101
.b8 54
.b8 0
.b8 1
.b8 20
.b8 1
.b8 0
	}
	.section	.debug_pubnames
	{
.b32 $L__pubNames_end0-$L__pubNames_start0
$L__pubNames_start0:
.b8 2
.b8 0
.b32 .debug_info
.b32 251
.b32 182
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 95
.b8 48
.b8 100
.b8 49
.b8 100
.b8 50
.b8 100
.b8 51
.b8 100
.b8 52
.b8 100
.b8 53
.b8 100
.b8 101
.b8 54
.b8 0
.b32 0
$L__pubNames_end0:
	}
	.section	.debug_pubtypes
	{
.b32 $L__pubTypes_end0-$L__pubTypes_start0
$L__pubTypes_start0:
.b8 2
.b8 0
.b32 .debug_info
.b32 251
.b32 0
$L__pubTypes_end0:
	}
	.section	.debug_loc	{	}
