#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: False # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Sung-Yun Lee
    tagline: M.S.-Ph.D. Candidate
    avatar: image.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: syun.lee@postech.ac.kr
    phone: +82-54-279-2883
    website: csdl.postech.ac.kr
    linkedin: sung-yun-lee-8b0327236/
    github: syunlee
    gitlab:
    bitbucket:
    twitter:
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Professional

    interests:
      - item: VLSI physical design optimization
        link:
        
      - item: Design technology co-optimization
        link:
      
      - item: AI in EDA
        link:


career-profile:
    title: Career Profile
    summary: <strong>Sung-Yun Lee</strong> received the B.S. degree in electrical engineering from the Pohang University of Science and Technology (POSTECH), Pohang, South Korea, in 2018. 
             He is currently pursuing the M.S.-Ph.D. combined degree at the [CAD and SoC Design Laboratory](http://csdl.postech.ac.kr) in [Pohang University of Science and Technology (POSTECH)](http://postech.ac.kr), Pohang, South Korea. 
             His current research interests include VLSI physical design optimization, design technology co-optimization, and machine learning & reinforcement learning on EDA.
      #Summarise your career here lorem ipsum dolor sit amet, consectetuer
      #adipiscing elit. You can [download this free resume/CV template here]().
      #Aenean commodo ligula eget dolor aenean massa. Cum sociis natoque
      #penatibus et magnis dis parturient montes, nascetur ridiculus mus.
      #Donec quam felis, ultricies nec, pellentesque eu.
      #Second paragraph if required.
      
education:
    - degree: M.S.-Ph.D. in Electrical Engineering
      university: Pohang University of Science and Technology (POSTECH)
      time: 2018 - Present
      details: |
      
    - degree: B.Sc. in Electrical Engineering
      university: Pohang University of Science and Technology (POSTECH)
      time: 2014 - 2018
      details: |
      
      
experiences:
    - role: Ph.D. Graduate Student Researcher
      time: Sep. 2018 - Present
      company: Pohang University of Science and Technology (POSTECH)
      details: "-- CAD & SoC Design Lab. (Advisor: Seokhyeong Kang)"
      
    - role: Research Internship in Design Technology Team
      time: Jul. 2022 - Sep. 2022
      company: Samsung Electronics
      details: |
      
    - role: Peer Review Experience
      time: |
      company: |
      details: "-- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD) (2023-)"

    - role: Teaching Assistant (TA)
      time: |
      company: Pohang University of Science and Technology (POSTECH)
      details: |+
                -- [EECE667] VLSI Analysis & Design Software (2021)
                
                -- [PSEP501] Introduction of semiconductor engineering (2020)
                
                -- [EECE276] Electronics & electrical engineering lab I (2019-2020)
                
                -- [EECE273] Digital system design (2018)
                
                
    - role: Undergraduate Student Researcher
      time: |
      company: Pohang University of Science and Technology (POSTECH)
      details: |+
               -- CAD & SoC Design Lab. (Apr. 2018 - Aug. 2018)
               
               -- Energy System Lab. (Nov. 2017 - Feb. 2018)
               
               -- Postech Integrated Circuits and Systems Lab. (Dec. 2016 - Feb. 2017)
      
    
    


projects:
    title: Projects
    intro: |
    assignments: 
      - title: Machine Learning Based Electronic Design Automation Software
        tagline: Samsung Electronics, 2022 - Present
        
      - title: Software Systems for AI Semiconductor Design
        tagline: Institute for Information & Communication Technology Planning & Evaluation (IITP), 2021 - Present
              
      - title: Physical design (place & route) optimization
        tagline: Samsung Electronics, 2018 - Present
        
      - title: Block Standard Cell Usage Aware Virtual Netlist Development
        tagline: Samsung Electronics, 2021 - 2022
        
      - title: Wafer-Scale Deep Learning Accelerator Placement
        tagline: 2020 ISPD contest organized by Cerebras Systems, 2020
        
      - title: LEF/DEF Based Open-Source Global Router
        tagline: 2019 ICCAD CAD contest organized by Mentor Graphics & University of California San Diego, 2019
     
      - title: Initial Detailed Routing Contest
        tagline: 2019 ISPD contest organized by Cadence Design Systems, 2019
        
      - title: Obstacle Avoiding Topology-aware Bus Router
        tagline: 2018 ICCAD CAD contest organized by Synopsys Taiwan Co., Ltd., 2018
      
      - title: Nano Material Technology Development Program
        tagline: National Research Foundation of Korea (NRF), 2018

journals:
    title: International Journals
    intro: |
    
    papers:
      - title: "Construction of Realistic Place-and-route Benchmarks for Machine Learning Applications"
        authors: Daeyeon Kim, <strong>Sung-Yun Lee</strong>, Kyungjun Min, Seokhyeong Kang
        conference: "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2023"
        
      - title: "A Logic Synthesis Methodology for Low-Power Ternary Logic Circuits"
        authors: Sunmean Kim, <strong>Sung-Yun Lee</strong>, Sunghye Park, Seokhyeong Kang
        conference: "IEEE Transactions on Circuits and Systems I: Regular Papers (TCAS-I), 2020"
                
      - title: "Additive Statistical Leakage Analysis Using Exponential Mixture Model"
        authors: Hyeonjeong Kwon, <strong>Sung-Yun Lee</strong>, Younghwan Kim, Seokhyeong Kang
        conference: "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2020"
    
      - title: "Compact Topology-aware Bus Routing for Design Regularity"
        authors: Daeyeon Kim, Sanggi Do, <strong>Sung-Yun Lee</strong>, Seokhyeong Kang
        conference: "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2019"


conferences:
    title: International Conferences
    intro: |
    
    papers:
      - title: "ClusterNet: Routing Congestion Prediction and Optimization using Netlist Clustering and Graph Neural Networks"
        authors: Kyungjun Min, Seongbin Kwon, <strong>Sung-Yun Lee</strong>, Dohun Kim, Sunghye Park, Seokhyeong Kang
        conference: "IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2023"
      
      - title: "RL-Legalizer: Reinforcement Learning-based Cell Priority Optimization in Mixed-Height Standard Cell Legalization"
        authors: <strong>Sung-Yun Lee</strong>, Seonghyeon Park, Daeyeon Kim, Minjae Kim, Tuyen P. Le, Seokhyeong Kang
        conference: "IEEE/ACM Design, Automation and Test in Europe Conference & Exhibition (DATE), 2023"
      
      - title: "Signal-Integrity-Aware Interposer Bus Routing in 2.5D Heterogeneous Integration"
        authors: <strong>Sung-Yun Lee</strong>, Daeyeon Kim, Kyungjun Min, Seokhyeong Kang
        conference: "IEEE/ACM Asia and South Pacific Automation Conference (ASP-DAC), 2022"
      
      - title: "Machine Learning Framework for Early Routability Predicion with Aritificial Netlist Generator"
        authors: Daeyeon Kim, Hyunjeong Kwon, <strong>Sung-Yun Lee</strong>, Seungwon Kim, Mingyu Woo, Seokhyeong Kang
        conference: "IEEE/ACM Design, Automation and Test in Europe Conference & Exhibition (DATE), 2021"
        
      - title: "Ternary Logic Synthesis with Modified Quine-McCluskey Algorithm"
        authors: <strong>Sung-Yun Lee</strong>, Sunmean Kim, Seokhyeong Kang
        conference: "IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 2019"
        
      - title: "Design of Quad-Edge-Triggered Sequential Logic Circuits for Ternary Logic"
        authors: Sunmean Kim, <strong>Sung-Yun Lee</strong>, Sunghye Park, Seokhyeong Kang
        conference: "IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), 2019"

awards:
    title: Awards
    intro: |
    
    papers:
        - title: Honorable mention in ISPD-2020 contest 'Wafer-Scale Deep Learning Accelerator Placement', 2020
          authors: Minhyuk Kweon, Sunghye Park, Jongho Yoon, Daeyeon Kim, <strong>Sung-Yun Lee</strong>, Seokhyeong Kang
          conference: Organized by Cerebras Systems
          
        - title: Third place award in ISPD-2019 contest 'Initial Detailed Routing Contest', 2019
          authors: Team Kim&Lee ― Daeyeon Kim, <strong>Sung-Yun Lee</strong>, Minhyuk Kweon, Seokhyeong Kang
          conference: Organized by Cadence Design Systems
          
        - title: Third place award in ICCAD-2019 CAD contest 'LEF/DEF Based Open-Source Global Router', 2019 
          authors: Team PosGRouter ― Daeyeon Kim, <strong>Sung-Yun Lee</strong>, Seokhyeong Kang
          conference: Organized by Mentor Graphics & University of California San Diego

        - title: Best paper award in IEIE SoC Conference, 2019
          authors: Sunghye Park, Sunmean Kim, <strong>Sung-Yun Lee</strong>, Seokhyeong Kang
          conference: Organized by The Institute of Electronics and Information Engineers
        
        #- title: Republic of Korea National Science and Engineering Scholarship, 2014-2018.


patents:
    title: Patents
    intro: |
    
    papers:
      - title: TERNARY LOGIC CIRCUIT DEVICE
        authors: Sunmean Kim, <strong>Sung-Yun Lee</strong>, Sunghye Park, Seokhyeong Kang
        conference: US 17/489,629 (Registered) & KR 10-2505200 (Registered)
        
      - title: TERNARY LOGIC CIRCUIT DEVICE
        authors: Sunmean Kim, <strong>Sung-Yun Lee</strong>, Sunghye Park, Seokhyeong Kang
        conference: US 11,533,054 (Registered) & KR 10-2505205 (Registered)
      
      - title: APPARATUS FOR LOW POWER TERNARY LOGIC CIRCUIT
        authors: Sunmean Kim, <strong>Sung-Yun Lee</strong>, Sunghye Park, Seokhyeong Kang
        conference: US 17/175,570 (Registered) & KR 10-2348169 (Registered)
        
      - title: APPARATUS AND METHOD FOR TERNARY LOGIC SYNTHESIS WITH MODIFIED QUINE-MCCLUSKEY ALGORITHM
        authors: <strong>Sung-Yun Lee</strong>, Sunmean Kim, Seokhyeong Kang
        conference: US 11,036,904 (Registered)  &  KR 10-2130980 (Registered)

skills:
    title: Skills
    intro: |
    
    papers:
        - title: Linux
          conference: ― Server manager (CentOS, Ubuntu)
          
        - title: Programming Language
          conference: ― C/C++, Python, Tcl, Verilog
        
        - title: Electronic Design Automation (EDA) Tools
          authors: <strong>CADENCE</strong>
          conference: ― Innovus, Virtuoso, Quantus, Genus, Xcelium, NC verilog
        - title:
          authors: <strong>SYNOPSYS</strong>
          conference: ― Design Compiler, IC Compiler II, StarRC, PrimeTime, Hspice
        - title:  
          authors: <strong>ANSYS</strong>
          conference: ― HFSS, SIwave, AEDT, RedHawk
        

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
