{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413328389210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413328389210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 16:13:08 2014 " "Processing started: Tue Oct 14 16:13:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413328389210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413328389210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off integration -c integration " "Command: quartus_map --read_settings_files=on --write_settings_files=off integration -c integration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413328389210 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1413328391316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/integrated_module1.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/integrated_module1.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1 " "Found entity 1: integrated_module1" {  } { { "integrated_module1/synthesis/integrated_module1.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_irq_mapper " "Found entity 1: integrated_module1_irq_mapper" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_irq_mapper.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391628 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_rsp_xbar_mux_001 " "Found entity 1: integrated_module1_rsp_xbar_mux_001" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_rsp_xbar_mux " "Found entity 1: integrated_module1_rsp_xbar_mux" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_mux.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_rsp_xbar_demux_008 " "Found entity 1: integrated_module1_rsp_xbar_demux_008" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_008.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_rsp_xbar_demux_005 " "Found entity 1: integrated_module1_rsp_xbar_demux_005" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_005.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_rsp_xbar_demux_004 " "Found entity 1: integrated_module1_rsp_xbar_demux_004" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_004.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_rsp_xbar_demux_002 " "Found entity 1: integrated_module1_rsp_xbar_demux_002" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_rsp_xbar_demux " "Found entity 1: integrated_module1_rsp_xbar_demux" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_cmd_xbar_mux_005 " "Found entity 1: integrated_module1_cmd_xbar_mux_005" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux_005.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux_005.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_cmd_xbar_mux_002 " "Found entity 1: integrated_module1_cmd_xbar_mux_002" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux_002.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_cmd_xbar_mux " "Found entity 1: integrated_module1_cmd_xbar_mux" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_cmd_xbar_demux_002 " "Found entity 1: integrated_module1_cmd_xbar_demux_002" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_demux_002.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_cmd_xbar_demux_001 " "Found entity 1: integrated_module1_cmd_xbar_demux_001" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_cmd_xbar_demux " "Found entity 1: integrated_module1_cmd_xbar_demux" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_demux.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "integrated_module1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "integrated_module1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391722 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391722 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391722 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391722 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391722 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391722 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "integrated_module1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel integrated_module1_id_router_008.sv(48) " "Verilog HDL Declaration information at integrated_module1_id_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_008.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel integrated_module1_id_router_008.sv(49) " "Verilog HDL Declaration information at integrated_module1_id_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_008.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_id_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_id_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_id_router_008_default_decode " "Found entity 1: integrated_module1_id_router_008_default_decode" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_008.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391737 ""} { "Info" "ISGN_ENTITY_NAME" "2 integrated_module1_id_router_008 " "Found entity 2: integrated_module1_id_router_008" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_008.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_008.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel integrated_module1_id_router_005.sv(48) " "Verilog HDL Declaration information at integrated_module1_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_005.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel integrated_module1_id_router_005.sv(49) " "Verilog HDL Declaration information at integrated_module1_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_005.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_id_router_005_default_decode " "Found entity 1: integrated_module1_id_router_005_default_decode" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_005.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391753 ""} { "Info" "ISGN_ENTITY_NAME" "2 integrated_module1_id_router_005 " "Found entity 2: integrated_module1_id_router_005" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_005.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel integrated_module1_id_router_004.sv(48) " "Verilog HDL Declaration information at integrated_module1_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_004.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel integrated_module1_id_router_004.sv(49) " "Verilog HDL Declaration information at integrated_module1_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_004.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_id_router_004_default_decode " "Found entity 1: integrated_module1_id_router_004_default_decode" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_004.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391753 ""} { "Info" "ISGN_ENTITY_NAME" "2 integrated_module1_id_router_004 " "Found entity 2: integrated_module1_id_router_004" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_004.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel integrated_module1_id_router_002.sv(48) " "Verilog HDL Declaration information at integrated_module1_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_002.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel integrated_module1_id_router_002.sv(49) " "Verilog HDL Declaration information at integrated_module1_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_002.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_id_router_002_default_decode " "Found entity 1: integrated_module1_id_router_002_default_decode" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_002.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391753 ""} { "Info" "ISGN_ENTITY_NAME" "2 integrated_module1_id_router_002 " "Found entity 2: integrated_module1_id_router_002" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_002.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel integrated_module1_id_router.sv(48) " "Verilog HDL Declaration information at integrated_module1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel integrated_module1_id_router.sv(49) " "Verilog HDL Declaration information at integrated_module1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_id_router_default_decode " "Found entity 1: integrated_module1_id_router_default_decode" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391769 ""} { "Info" "ISGN_ENTITY_NAME" "2 integrated_module1_id_router " "Found entity 2: integrated_module1_id_router" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel integrated_module1_addr_router_002.sv(48) " "Verilog HDL Declaration information at integrated_module1_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router_002.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel integrated_module1_addr_router_002.sv(49) " "Verilog HDL Declaration information at integrated_module1_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router_002.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_addr_router_002_default_decode " "Found entity 1: integrated_module1_addr_router_002_default_decode" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router_002.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391769 ""} { "Info" "ISGN_ENTITY_NAME" "2 integrated_module1_addr_router_002 " "Found entity 2: integrated_module1_addr_router_002" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router_002.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel integrated_module1_addr_router_001.sv(48) " "Verilog HDL Declaration information at integrated_module1_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router_001.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391769 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel integrated_module1_addr_router_001.sv(49) " "Verilog HDL Declaration information at integrated_module1_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router_001.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_addr_router_001_default_decode " "Found entity 1: integrated_module1_addr_router_001_default_decode" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router_001.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391784 ""} { "Info" "ISGN_ENTITY_NAME" "2 integrated_module1_addr_router_001 " "Found entity 2: integrated_module1_addr_router_001" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router_001.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel integrated_module1_addr_router.sv(48) " "Verilog HDL Declaration information at integrated_module1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel integrated_module1_addr_router.sv(49) " "Verilog HDL Declaration information at integrated_module1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413328391784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_addr_router_default_decode " "Found entity 1: integrated_module1_addr_router_default_decode" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391784 ""} { "Info" "ISGN_ENTITY_NAME" "2 integrated_module1_addr_router " "Found entity 2: integrated_module1_addr_router" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "integrated_module1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_bit_counter " "Found entity 1: altera_up_audio_bit_counter" {  } { { "integrated_module1/synthesis/submodules/altera_up_audio_bit_counter.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_audio_bit_counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_in_deserializer " "Found entity 1: altera_up_audio_in_deserializer" {  } { { "integrated_module1/synthesis/submodules/altera_up_audio_in_deserializer.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_audio_in_deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_audio_out_serializer " "Found entity 1: altera_up_audio_out_serializer" {  } { { "integrated_module1/synthesis/submodules/altera_up_audio_out_serializer.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_audio_out_serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_clock_edge " "Found entity 1: altera_up_clock_edge" {  } { { "integrated_module1/synthesis/submodules/altera_up_clock_edge.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_clock_edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391831 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(157) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(157): ignored dangling comma in List of Port Connections" {  } { { "integrated_module1/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1413328391831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "integrated_module1/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_sync_fifo.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_audio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_audio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_audio_0 " "Found entity 1: integrated_module1_audio_0" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_audio_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_audio_0.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_serial_bus_controller " "Found entity 1: altera_up_av_config_serial_bus_controller" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_slow_clock_generator " "Found entity 1: altera_up_slow_clock_generator" {  } { { "integrated_module1/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391847 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_av_config_auto_init altera_up_av_config_auto_init.v(70) " "Verilog Module Declaration warning at altera_up_av_config_auto_init.v(70): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_av_config_auto_init\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init.v" 70 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328391862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_av_config_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init " "Found entity 1: altera_up_av_config_auto_init" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_dc2 " "Found entity 1: altera_up_av_config_auto_init_dc2" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_dc2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_d5m " "Found entity 1: altera_up_av_config_auto_init_d5m" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_d5m.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_lcm " "Found entity 1: altera_up_av_config_auto_init_lcm" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_lcm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ltm " "Found entity 1: altera_up_av_config_auto_init_ltm" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ltm.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_35 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_35" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7181 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7181" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_70 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_70" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_70.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_de2_115 " "Found entity 1: altera_up_av_config_auto_init_ob_de2_115" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_audio " "Found entity 1: altera_up_av_config_auto_init_ob_audio" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_av_config_auto_init_ob_adv7180 " "Found entity 1: altera_up_av_config_auto_init_ob_adv7180" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_audio_and_video_config_0.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_audio_and_video_config_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_audio_and_video_config_0 " "Found entity 1: integrated_module1_audio_and_video_config_0" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_audio_and_video_config_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_audio_and_video_config_0.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_ps2.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_ps2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2 " "Found entity 1: altera_up_ps2" {  } { { "integrated_module1/synthesis/submodules/altera_up_ps2.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_ps2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_command_out " "Found entity 1: altera_up_ps2_command_out" {  } { { "integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_ps2_data_in " "Found entity 1: altera_up_ps2_data_in" {  } { { "integrated_module1/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_ps2_data_in.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391925 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "integrated_module1_ps2_0.v(258) " "Verilog HDL Module Instantiation warning at integrated_module1_ps2_0.v(258): ignored dangling comma in List of Port Connections" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v" 258 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1413328391940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_ps2_0 " "Found entity 1: integrated_module1_ps2_0" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328391940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328391940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392673 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392689 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392689 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392705 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392705 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392705 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392736 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392736 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_parallel_port_0.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_parallel_port_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_parallel_port_0 " "Found entity 1: integrated_module1_parallel_port_0" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_parallel_port_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_parallel_port_0.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_timer_0 " "Found entity 1: integrated_module1_timer_0" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_timer_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_LEDs " "Found entity 1: integrated_module1_LEDs" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_LEDs.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_switches " "Found entity 1: integrated_module1_switches" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_switches.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_video_alpha_blender_0.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_video_alpha_blender_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_video_alpha_blender_0 " "Found entity 1: integrated_module1_video_alpha_blender_0" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_video_alpha_blender_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_video_alpha_blender_0.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_128_character_rom.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_fb_color_rom.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_video_character_buffer_with_dma_0 " "Found entity 1: integrated_module1_video_character_buffer_with_dma_0" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/pixel_drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/pixel_drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_drawer-rtl " "Found design unit 1: pixel_drawer-rtl" {  } { { "integrated_module1/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/pixel_drawer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392798 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_drawer " "Found entity 1: pixel_drawer" {  } { { "integrated_module1/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/pixel_drawer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "integrated_module1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_VGA_Controller " "Found entity 1: integrated_module1_VGA_Controller" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_VGA_Controller.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_VGA_Controller.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_dual_clock_video_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_dual_clock_video_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_dual_clock_video_FIFO " "Found entity 1: integrated_module1_dual_clock_video_FIFO" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_dual_clock_video_FIFO.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_dual_clock_video_FIFO.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392829 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1413328392829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_scaler " "Found entity 1: integrated_module1_scaler" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_scaler.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_scaler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_RGB_resampler " "Found entity 1: integrated_module1_RGB_resampler" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_RGB_resampler.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_RGB_resampler.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_buffer_dma " "Found entity 1: integrated_module1_buffer_dma" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_pixel_buffer " "Found entity 1: integrated_module1_pixel_buffer" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_pixel_buffer.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_pixel_buffer.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_clocks " "Found entity 1: integrated_module1_clocks" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_clocks.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_sdram_input_efifo_module " "Found entity 1: integrated_module1_sdram_input_efifo_module" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_sdram.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392876 ""} { "Info" "ISGN_ENTITY_NAME" "2 integrated_module1_sdram " "Found entity 2: integrated_module1_sdram" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_sdram.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_jtag_uart_0_sim_scfifo_w " "Found entity 1: integrated_module1_jtag_uart_0_sim_scfifo_w" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392876 ""} { "Info" "ISGN_ENTITY_NAME" "2 integrated_module1_jtag_uart_0_scfifo_w " "Found entity 2: integrated_module1_jtag_uart_0_scfifo_w" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392876 ""} { "Info" "ISGN_ENTITY_NAME" "3 integrated_module1_jtag_uart_0_sim_scfifo_r " "Found entity 3: integrated_module1_jtag_uart_0_sim_scfifo_r" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392876 ""} { "Info" "ISGN_ENTITY_NAME" "4 integrated_module1_jtag_uart_0_scfifo_r " "Found entity 4: integrated_module1_jtag_uart_0_scfifo_r" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392876 ""} { "Info" "ISGN_ENTITY_NAME" "5 integrated_module1_jtag_uart_0 " "Found entity 5: integrated_module1_jtag_uart_0" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_onchip_memory2_0 " "Found entity 1: integrated_module1_onchip_memory2_0" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_onchip_memory2_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328392876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328392876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_nios2_qsys_0_ic_data_module " "Found entity 1: integrated_module1_nios2_qsys_0_ic_data_module" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "2 integrated_module1_nios2_qsys_0_ic_tag_module " "Found entity 2: integrated_module1_nios2_qsys_0_ic_tag_module" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "3 integrated_module1_nios2_qsys_0_bht_module " "Found entity 3: integrated_module1_nios2_qsys_0_bht_module" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "4 integrated_module1_nios2_qsys_0_register_bank_a_module " "Found entity 4: integrated_module1_nios2_qsys_0_register_bank_a_module" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "5 integrated_module1_nios2_qsys_0_register_bank_b_module " "Found entity 5: integrated_module1_nios2_qsys_0_register_bank_b_module" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "6 integrated_module1_nios2_qsys_0_dc_tag_module " "Found entity 6: integrated_module1_nios2_qsys_0_dc_tag_module" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "7 integrated_module1_nios2_qsys_0_dc_data_module " "Found entity 7: integrated_module1_nios2_qsys_0_dc_data_module" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "8 integrated_module1_nios2_qsys_0_dc_victim_module " "Found entity 8: integrated_module1_nios2_qsys_0_dc_victim_module" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "9 integrated_module1_nios2_qsys_0_nios2_oci_debug " "Found entity 9: integrated_module1_nios2_qsys_0_nios2_oci_debug" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "10 integrated_module1_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: integrated_module1_nios2_qsys_0_ociram_sp_ram_module" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "11 integrated_module1_nios2_qsys_0_nios2_ocimem " "Found entity 11: integrated_module1_nios2_qsys_0_nios2_ocimem" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "12 integrated_module1_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: integrated_module1_nios2_qsys_0_nios2_avalon_reg" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "13 integrated_module1_nios2_qsys_0_nios2_oci_break " "Found entity 13: integrated_module1_nios2_qsys_0_nios2_oci_break" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "14 integrated_module1_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: integrated_module1_nios2_qsys_0_nios2_oci_xbrk" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "15 integrated_module1_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: integrated_module1_nios2_qsys_0_nios2_oci_dbrk" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "16 integrated_module1_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: integrated_module1_nios2_qsys_0_nios2_oci_itrace" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "17 integrated_module1_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: integrated_module1_nios2_qsys_0_nios2_oci_td_mode" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "18 integrated_module1_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: integrated_module1_nios2_qsys_0_nios2_oci_dtrace" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "19 integrated_module1_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 19: integrated_module1_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "20 integrated_module1_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 20: integrated_module1_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "21 integrated_module1_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 21: integrated_module1_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "22 integrated_module1_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: integrated_module1_nios2_qsys_0_nios2_oci_fifo" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "23 integrated_module1_nios2_qsys_0_nios2_oci_pib " "Found entity 23: integrated_module1_nios2_qsys_0_nios2_oci_pib" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "24 integrated_module1_nios2_qsys_0_nios2_oci_im " "Found entity 24: integrated_module1_nios2_qsys_0_nios2_oci_im" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "25 integrated_module1_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: integrated_module1_nios2_qsys_0_nios2_performance_monitors" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "26 integrated_module1_nios2_qsys_0_nios2_oci " "Found entity 26: integrated_module1_nios2_qsys_0_nios2_oci" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""} { "Info" "ISGN_ENTITY_NAME" "27 integrated_module1_nios2_qsys_0 " "Found entity 27: integrated_module1_nios2_qsys_0" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: integrated_module1_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328394202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: integrated_module1_nios2_qsys_0_jtag_debug_module_tck" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328394218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328394218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_nios2_qsys_0_mult_cell " "Found entity 1: integrated_module1_nios2_qsys_0_mult_cell" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_mult_cell.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328394233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_nios2_qsys_0_oci_test_bench " "Found entity 1: integrated_module1_nios2_qsys_0_oci_test_bench" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328394233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 integrated_module1_nios2_qsys_0_test_bench " "Found entity 1: integrated_module1_nios2_qsys_0_test_bench" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328394233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_drawer-rtl " "Found design unit 1: pixel_drawer-rtl" {  } { { "pixel_drawer.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/pixel_drawer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394249 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_drawer " "Found entity 1: pixel_drawer" {  } { { "pixel_drawer.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/pixel_drawer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328394249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 integration-Structure " "Found design unit 1: integration-Structure" {  } { { "integration.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394249 ""} { "Info" "ISGN_ENTITY_NAME" "1 integration " "Found entity 1: integration" {  } { { "integration.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328394249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328394249 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "integrated_module1_nios2_qsys_0.v(2074) " "Verilog HDL or VHDL warning at integrated_module1_nios2_qsys_0.v(2074): conditional expression evaluates to a constant" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1413328394311 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "integrated_module1_nios2_qsys_0.v(2076) " "Verilog HDL or VHDL warning at integrated_module1_nios2_qsys_0.v(2076): conditional expression evaluates to a constant" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1413328394311 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "integrated_module1_nios2_qsys_0.v(2232) " "Verilog HDL or VHDL warning at integrated_module1_nios2_qsys_0.v(2232): conditional expression evaluates to a constant" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1413328394311 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "integrated_module1_nios2_qsys_0.v(3060) " "Verilog HDL or VHDL warning at integrated_module1_nios2_qsys_0.v(3060): conditional expression evaluates to a constant" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1413328394327 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "integrated_module1_sdram.v(316) " "Verilog HDL or VHDL warning at integrated_module1_sdram.v(316): conditional expression evaluates to a constant" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_sdram.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1413328394343 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "integrated_module1_sdram.v(326) " "Verilog HDL or VHDL warning at integrated_module1_sdram.v(326): conditional expression evaluates to a constant" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_sdram.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1413328394343 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "integrated_module1_sdram.v(336) " "Verilog HDL or VHDL warning at integrated_module1_sdram.v(336): conditional expression evaluates to a constant" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_sdram.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1413328394343 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "integrated_module1_sdram.v(680) " "Verilog HDL or VHDL warning at integrated_module1_sdram.v(680): conditional expression evaluates to a constant" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_sdram.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1413328394343 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "integration " "Elaborating entity \"integration\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1413328394764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1 integrated_module1:NiosII " "Elaborating entity \"integrated_module1\" for hierarchy \"integrated_module1:NiosII\"" {  } { { "integration.vhd" "NiosII" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328394889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0 integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"integrated_module1_nios2_qsys_0\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "nios2_qsys_0" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328396308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_test_bench integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_test_bench:the_integrated_module1_nios2_qsys_0_test_bench " "Elaborating entity \"integrated_module1_nios2_qsys_0_test_bench\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_test_bench:the_integrated_module1_nios2_qsys_0_test_bench\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_test_bench" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 6015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328396979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_ic_data_module integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_ic_data_module:integrated_module1_nios2_qsys_0_ic_data " "Elaborating entity \"integrated_module1_nios2_qsys_0_ic_data_module\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_ic_data_module:integrated_module1_nios2_qsys_0_ic_data\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "integrated_module1_nios2_qsys_0_ic_data" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328397041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_ic_data_module:integrated_module1_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_ic_data_module:integrated_module1_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328397431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328397619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328397619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_ic_data_module:integrated_module1_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_ic_data_module:integrated_module1_nios2_qsys_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328397619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_ic_tag_module integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_ic_tag_module:integrated_module1_nios2_qsys_0_ic_tag " "Elaborating entity \"integrated_module1_nios2_qsys_0_ic_tag_module\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_ic_tag_module:integrated_module1_nios2_qsys_0_ic_tag\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "integrated_module1_nios2_qsys_0_ic_tag" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 7106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328397743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_ic_tag_module:integrated_module1_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_ic_tag_module:integrated_module1_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328397946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_roi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_roi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_roi1 " "Found entity 1: altsyncram_roi1" {  } { { "db/altsyncram_roi1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_roi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328398087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328398087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_roi1 integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_ic_tag_module:integrated_module1_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_roi1:auto_generated " "Elaborating entity \"altsyncram_roi1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_ic_tag_module:integrated_module1_nios2_qsys_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_roi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328398102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_bht_module integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_bht_module:integrated_module1_nios2_qsys_0_bht " "Elaborating entity \"integrated_module1_nios2_qsys_0_bht_module\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_bht_module:integrated_module1_nios2_qsys_0_bht\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "integrated_module1_nios2_qsys_0_bht" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 7310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328398258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_bht_module:integrated_module1_nios2_qsys_0_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_bht_module:integrated_module1_nios2_qsys_0_bht\|altsyncram:the_altsyncram\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328398290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mci1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mci1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mci1 " "Found entity 1: altsyncram_mci1" {  } { { "db/altsyncram_mci1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_mci1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328398430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328398430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mci1 integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_bht_module:integrated_module1_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_mci1:auto_generated " "Elaborating entity \"altsyncram_mci1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_bht_module:integrated_module1_nios2_qsys_0_bht\|altsyncram:the_altsyncram\|altsyncram_mci1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328398446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_register_bank_a_module integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_register_bank_a_module:integrated_module1_nios2_qsys_0_register_bank_a " "Elaborating entity \"integrated_module1_nios2_qsys_0_register_bank_a_module\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_register_bank_a_module:integrated_module1_nios2_qsys_0_register_bank_a\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "integrated_module1_nios2_qsys_0_register_bank_a" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 7456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328398477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_register_bank_a_module:integrated_module1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_register_bank_a_module:integrated_module1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328398570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mqh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mqh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mqh1 " "Found entity 1: altsyncram_mqh1" {  } { { "db/altsyncram_mqh1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_mqh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328398726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328398726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mqh1 integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_register_bank_a_module:integrated_module1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mqh1:auto_generated " "Elaborating entity \"altsyncram_mqh1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_register_bank_a_module:integrated_module1_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mqh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328398742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_register_bank_b_module integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_register_bank_b_module:integrated_module1_nios2_qsys_0_register_bank_b " "Elaborating entity \"integrated_module1_nios2_qsys_0_register_bank_b_module\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_register_bank_b_module:integrated_module1_nios2_qsys_0_register_bank_b\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "integrated_module1_nios2_qsys_0_register_bank_b" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 7477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328398929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_register_bank_b_module:integrated_module1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_register_bank_b_module:integrated_module1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328399023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nqh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nqh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nqh1 " "Found entity 1: altsyncram_nqh1" {  } { { "db/altsyncram_nqh1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_nqh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328399163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328399163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nqh1 integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_register_bank_b_module:integrated_module1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_nqh1:auto_generated " "Elaborating entity \"altsyncram_nqh1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_register_bank_b_module:integrated_module1_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_nqh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328399163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_dc_tag_module integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_tag_module:integrated_module1_nios2_qsys_0_dc_tag " "Elaborating entity \"integrated_module1_nios2_qsys_0_dc_tag_module\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_tag_module:integrated_module1_nios2_qsys_0_dc_tag\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "integrated_module1_nios2_qsys_0_dc_tag" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 7910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328399366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_tag_module:integrated_module1_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_tag_module:integrated_module1_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328399428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g1i1 " "Found entity 1: altsyncram_g1i1" {  } { { "db/altsyncram_g1i1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_g1i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328399569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328399569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g1i1 integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_tag_module:integrated_module1_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_g1i1:auto_generated " "Elaborating entity \"altsyncram_g1i1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_tag_module:integrated_module1_nios2_qsys_0_dc_tag\|altsyncram:the_altsyncram\|altsyncram_g1i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328399569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_dc_data_module integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_data_module:integrated_module1_nios2_qsys_0_dc_data " "Elaborating entity \"integrated_module1_nios2_qsys_0_dc_data_module\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_data_module:integrated_module1_nios2_qsys_0_dc_data\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "integrated_module1_nios2_qsys_0_dc_data" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 7964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328399678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_data_module:integrated_module1_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_data_module:integrated_module1_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328399772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f1 " "Found entity 1: altsyncram_29f1" {  } { { "db/altsyncram_29f1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_29f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328399912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328399912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f1 integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_data_module:integrated_module1_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated " "Elaborating entity \"altsyncram_29f1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_data_module:integrated_module1_nios2_qsys_0_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328399928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_dc_victim_module integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_victim_module:integrated_module1_nios2_qsys_0_dc_victim " "Elaborating entity \"integrated_module1_nios2_qsys_0_dc_victim_module\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_victim_module:integrated_module1_nios2_qsys_0_dc_victim\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "integrated_module1_nios2_qsys_0_dc_victim" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 8091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328400006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_victim_module:integrated_module1_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_victim_module:integrated_module1_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328400099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vc1 " "Found entity 1: altsyncram_9vc1" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_9vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328400240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328400240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vc1 integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_victim_module:integrated_module1_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated " "Elaborating entity \"altsyncram_9vc1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_dc_victim_module:integrated_module1_nios2_qsys_0_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328400255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_mult_cell integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell " "Elaborating entity \"integrated_module1_nios2_qsys_0_mult_cell\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_mult_cell" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 9795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328400333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328400458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328400598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328400598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328400614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328400723 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1413328400754 "|integration|integrated_module1:NiosII|integrated_module1_nios2_qsys_0:nios2_qsys_0|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328400848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328400879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328400910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328400926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328400957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328401144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328401176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328401207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328401238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328401316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328401441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328401488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328401534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328401581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328401831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328401924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328401971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328402018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328402049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328402112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328402158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328402205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328402268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328402408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328402408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328402408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328402455 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1413328402486 "|integration|integrated_module1:NiosII|integrated_module1_nios2_qsys_0:nios2_qsys_0|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328403344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_nios2_oci" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 10035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328403391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci_debug integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_debug:the_integrated_module1_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_debug:the_integrated_module1_nios2_qsys_0_nios2_oci_debug\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328403469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_debug:the_integrated_module1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_debug:the_integrated_module1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328403516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_ocimem integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_ocimem:the_integrated_module1_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_ocimem\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_ocimem:the_integrated_module1_nios2_qsys_0_nios2_ocimem\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328403531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_ociram_sp_ram_module integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_ocimem:the_integrated_module1_nios2_qsys_0_nios2_ocimem\|integrated_module1_nios2_qsys_0_ociram_sp_ram_module:integrated_module1_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"integrated_module1_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_ocimem:the_integrated_module1_nios2_qsys_0_nios2_ocimem\|integrated_module1_nios2_qsys_0_ociram_sp_ram_module:integrated_module1_nios2_qsys_0_ociram_sp_ram\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "integrated_module1_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328403578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_ocimem:the_integrated_module1_nios2_qsys_0_nios2_ocimem\|integrated_module1_nios2_qsys_0_ociram_sp_ram_module:integrated_module1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_ocimem:the_integrated_module1_nios2_qsys_0_nios2_ocimem\|integrated_module1_nios2_qsys_0_ociram_sp_ram_module:integrated_module1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328403625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hb91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hb91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hb91 " "Found entity 1: altsyncram_hb91" {  } { { "db/altsyncram_hb91.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_hb91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328403828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328403828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hb91 integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_ocimem:the_integrated_module1_nios2_qsys_0_nios2_ocimem\|integrated_module1_nios2_qsys_0_ociram_sp_ram_module:integrated_module1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_hb91:auto_generated " "Elaborating entity \"altsyncram_hb91\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_ocimem:the_integrated_module1_nios2_qsys_0_nios2_ocimem\|integrated_module1_nios2_qsys_0_ociram_sp_ram_module:integrated_module1_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_hb91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328403828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_avalon_reg integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_avalon_reg:the_integrated_module1_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_avalon_reg:the_integrated_module1_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci_break integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_break:the_integrated_module1_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci_break\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_break:the_integrated_module1_nios2_qsys_0_nios2_oci_break\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci_xbrk integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_xbrk:the_integrated_module1_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_xbrk:the_integrated_module1_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci_dbrk integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_dbrk:the_integrated_module1_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_dbrk:the_integrated_module1_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci_itrace integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_itrace:the_integrated_module1_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_itrace:the_integrated_module1_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci_dtrace integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_dtrace:the_integrated_module1_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_dtrace:the_integrated_module1_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci_td_mode integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_dtrace:the_integrated_module1_nios2_qsys_0_nios2_oci_dtrace\|integrated_module1_nios2_qsys_0_nios2_oci_td_mode:integrated_module1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_dtrace:the_integrated_module1_nios2_qsys_0_nios2_oci_dtrace\|integrated_module1_nios2_qsys_0_nios2_oci_td_mode:integrated_module1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "integrated_module1_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci_fifo integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_fifo:the_integrated_module1_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_fifo:the_integrated_module1_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci_compute_tm_count integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_fifo:the_integrated_module1_nios2_qsys_0_nios2_oci_fifo\|integrated_module1_nios2_qsys_0_nios2_oci_compute_tm_count:integrated_module1_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_fifo:the_integrated_module1_nios2_qsys_0_nios2_oci_fifo\|integrated_module1_nios2_qsys_0_nios2_oci_compute_tm_count:integrated_module1_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "integrated_module1_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci_fifowp_inc integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_fifo:the_integrated_module1_nios2_qsys_0_nios2_oci_fifo\|integrated_module1_nios2_qsys_0_nios2_oci_fifowp_inc:integrated_module1_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_fifo:the_integrated_module1_nios2_qsys_0_nios2_oci_fifo\|integrated_module1_nios2_qsys_0_nios2_oci_fifowp_inc:integrated_module1_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "integrated_module1_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci_fifocount_inc integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_fifo:the_integrated_module1_nios2_qsys_0_nios2_oci_fifo\|integrated_module1_nios2_qsys_0_nios2_oci_fifocount_inc:integrated_module1_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_fifo:the_integrated_module1_nios2_qsys_0_nios2_oci_fifo\|integrated_module1_nios2_qsys_0_nios2_oci_fifocount_inc:integrated_module1_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "integrated_module1_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_oci_test_bench integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_fifo:the_integrated_module1_nios2_qsys_0_nios2_oci_fifo\|integrated_module1_nios2_qsys_0_oci_test_bench:the_integrated_module1_nios2_qsys_0_oci_test_bench " "Elaborating entity \"integrated_module1_nios2_qsys_0_oci_test_bench\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_fifo:the_integrated_module1_nios2_qsys_0_nios2_oci_fifo\|integrated_module1_nios2_qsys_0_oci_test_bench:the_integrated_module1_nios2_qsys_0_oci_test_bench\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404592 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "integrated_module1_nios2_qsys_0_oci_test_bench " "Entity \"integrated_module1_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 2582 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1413328404592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci_pib integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_pib:the_integrated_module1_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_pib:the_integrated_module1_nios2_qsys_0_nios2_oci_pib\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_nios2_oci_im integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_im:the_integrated_module1_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"integrated_module1_nios2_qsys_0_nios2_oci_im\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_im:the_integrated_module1_nios2_qsys_0_nios2_oci_im\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper:the_integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper:the_integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_jtag_debug_module_tck integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper:the_integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper\|integrated_module1_nios2_qsys_0_jtag_debug_module_tck:the_integrated_module1_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"integrated_module1_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper:the_integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper\|integrated_module1_nios2_qsys_0_jtag_debug_module_tck:the_integrated_module1_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_integrated_module1_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_nios2_qsys_0_jtag_debug_module_sysclk integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper:the_integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper\|integrated_module1_nios2_qsys_0_jtag_debug_module_sysclk:the_integrated_module1_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"integrated_module1_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper:the_integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper\|integrated_module1_nios2_qsys_0_jtag_debug_module_sysclk:the_integrated_module1_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_integrated_module1_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328404779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper:the_integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:integrated_module1_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper:the_integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:integrated_module1_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper.v" "integrated_module1_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper:the_integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:integrated_module1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper:the_integrated_module1_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:integrated_module1_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_onchip_memory2_0 integrated_module1:NiosII\|integrated_module1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"integrated_module1_onchip_memory2_0\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "onchip_memory2_0" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram integrated_module1:NiosII\|integrated_module1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_onchip_memory2_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328405668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file integrated_module1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"integrated_module1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405668 ""}  } { { "integrated_module1/synthesis/submodules/integrated_module1_onchip_memory2_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328405668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b0e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b0e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b0e1 " "Found entity 1: altsyncram_b0e1" {  } { { "db/altsyncram_b0e1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_b0e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328405778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328405778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b0e1 integrated_module1:NiosII\|integrated_module1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_b0e1:auto_generated " "Elaborating entity \"altsyncram_b0e1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_b0e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328405793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_jtag_uart_0 integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"integrated_module1_jtag_uart_0\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "jtag_uart_0" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_jtag_uart_0_scfifo_w integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w " "Elaborating entity \"integrated_module1_jtag_uart_0_scfifo_w\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "the_integrated_module1_jtag_uart_0_scfifo_w" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "wfifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328406277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406277 ""}  } { { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328406277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328406386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328406386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328406433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328406433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328406480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328406480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328406604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328406604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328406745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328406745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328406885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328406885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328406885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328407041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328407041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_w:the_integrated_module1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_jtag_uart_0_scfifo_r integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_r:the_integrated_module1_jtag_uart_0_scfifo_r " "Elaborating entity \"integrated_module1_jtag_uart_0_scfifo_r\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|integrated_module1_jtag_uart_0_scfifo_r:the_integrated_module1_jtag_uart_0_scfifo_r\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "the_integrated_module1_jtag_uart_0_scfifo_r" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:integrated_module1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:integrated_module1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "integrated_module1_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:integrated_module1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:integrated_module1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328407416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:integrated_module1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:integrated_module1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407416 ""}  } { { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328407416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_sdram integrated_module1:NiosII\|integrated_module1_sdram:sdram " "Elaborating entity \"integrated_module1_sdram\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_sdram:sdram\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "sdram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_sdram_input_efifo_module integrated_module1:NiosII\|integrated_module1_sdram:sdram\|integrated_module1_sdram_input_efifo_module:the_integrated_module1_sdram_input_efifo_module " "Elaborating entity \"integrated_module1_sdram_input_efifo_module\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_sdram:sdram\|integrated_module1_sdram_input_efifo_module:the_integrated_module1_sdram_input_efifo_module\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_sdram.v" "the_integrated_module1_sdram_input_efifo_module" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_clocks integrated_module1:NiosII\|integrated_module1_clocks:clocks " "Elaborating entity \"integrated_module1_clocks\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_clocks:clocks\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "clocks" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407587 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_in_clk integrated_module1_clocks.v(106) " "Verilog HDL or VHDL warning at integrated_module1_clocks.v(106): object \"video_in_clk\" assigned a value but never read" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_clocks.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_clocks.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413328407587 "|integration|integrated_module1:NiosII|integrated_module1_clocks:clocks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_clocks.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_clocks.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_clocks.v" 173 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407852 ""}  } { { "integrated_module1/synthesis/submodules/integrated_module1_clocks.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_clocks.v" 173 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328407852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_clocks.v" "DE_Clock_Generator_Audio" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_clocks.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_clocks.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_clocks.v" 271 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328407946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 31 " "Parameter \"clk1_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 14 " "Parameter \"clk1_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""}  } { { "integrated_module1/synthesis/submodules/integrated_module1_clocks.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_clocks.v" 271 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328407962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_pixel_buffer integrated_module1:NiosII\|integrated_module1_pixel_buffer:pixel_buffer " "Elaborating entity \"integrated_module1_pixel_buffer\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_pixel_buffer:pixel_buffer\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "pixel_buffer" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328407962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_buffer_dma integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma " "Elaborating entity \"integrated_module1_buffer_dma\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "buffer_dma" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 integrated_module1_buffer_dma.v(256) " "Verilog HDL assignment warning at integrated_module1_buffer_dma.v(256): truncated value with size 32 to match size of target (16)" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328408008 "|integration|integrated_module1:NiosII|integrated_module1_buffer_dma:buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 integrated_module1_buffer_dma.v(257) " "Verilog HDL assignment warning at integrated_module1_buffer_dma.v(257): truncated value with size 32 to match size of target (16)" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328408008 "|integration|integrated_module1:NiosII|integrated_module1_buffer_dma:buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 integrated_module1_buffer_dma.v(262) " "Verilog HDL assignment warning at integrated_module1_buffer_dma.v(262): truncated value with size 32 to match size of target (8)" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328408008 "|integration|integrated_module1:NiosII|integrated_module1_buffer_dma:buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 integrated_module1_buffer_dma.v(263) " "Verilog HDL assignment warning at integrated_module1_buffer_dma.v(263): truncated value with size 32 to match size of target (8)" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328408008 "|integration|integrated_module1:NiosII|integrated_module1_buffer_dma:buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 integrated_module1_buffer_dma.v(343) " "Verilog HDL assignment warning at integrated_module1_buffer_dma.v(343): truncated value with size 32 to match size of target (9)" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328408008 "|integration|integrated_module1:NiosII|integrated_module1_buffer_dma:buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 integrated_module1_buffer_dma.v(357) " "Verilog HDL assignment warning at integrated_module1_buffer_dma.v(357): truncated value with size 32 to match size of target (8)" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328408008 "|integration|integrated_module1:NiosII|integrated_module1_buffer_dma:buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" "Image_Buffer" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328408133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408133 ""}  } { { "integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_buffer_dma.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328408133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_70a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_70a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_70a1 " "Found entity 1: scfifo_70a1" {  } { { "db/scfifo_70a1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/scfifo_70a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328408242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328408242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_70a1 integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated " "Elaborating entity \"scfifo_70a1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sn31 " "Found entity 1: a_dpfifo_sn31" {  } { { "db/a_dpfifo_sn31.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_sn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328408289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328408289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sn31 integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo " "Elaborating entity \"a_dpfifo_sn31\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\"" {  } { { "db/scfifo_70a1.tdf" "dpfifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/scfifo_70a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3d81 " "Found entity 1: altsyncram_3d81" {  } { { "db/altsyncram_3d81.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_3d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328408445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328408445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3d81 integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram " "Elaborating entity \"altsyncram_3d81\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\"" {  } { { "db/a_dpfifo_sn31.tdf" "FIFOram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_sn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328408601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328408601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sn31.tdf" "almost_full_comparer" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_sn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_sn31.tdf" "three_comparison" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_sn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328408757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328408757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sn31.tdf" "rd_ptr_msb" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_sn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328408773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328409085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328409085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_sn31.tdf" "usedw_counter" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_sn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328409225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328409225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_buffer_dma:buffer_dma\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_sn31.tdf" "wr_ptr" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_sn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_RGB_resampler integrated_module1:NiosII\|integrated_module1_RGB_resampler:rgb_resampler " "Elaborating entity \"integrated_module1_RGB_resampler\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_RGB_resampler:rgb_resampler\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "rgb_resampler" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a integrated_module1_RGB_resampler.v(125) " "Verilog HDL or VHDL warning at integrated_module1_RGB_resampler.v(125): object \"a\" assigned a value but never read" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_RGB_resampler.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_RGB_resampler.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413328409272 "|integration|integrated_module1:NiosII|integrated_module1_RGB_resampler:rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_scaler integrated_module1:NiosII\|integrated_module1_scaler:scaler " "Elaborating entity \"integrated_module1_scaler\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "scaler" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_scaler.v" "Multiply_Height" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_scaler.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328409334 "|integration|integrated_module1:NiosII|integrated_module1_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328409334 "|integration|integrated_module1:NiosII|integrated_module1_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328409334 "|integration|integrated_module1:NiosII|integrated_module1_scaler:scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328409444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409444 ""}  } { { "integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328409444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qd31 " "Found entity 1: scfifo_qd31" {  } { { "db/scfifo_qd31.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/scfifo_qd31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328409537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328409537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qd31 integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated " "Elaborating entity \"scfifo_qd31\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d531 " "Found entity 1: a_dpfifo_d531" {  } { { "db/a_dpfifo_d531.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_d531.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328409693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328409693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d531 integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo " "Elaborating entity \"a_dpfifo_d531\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\"" {  } { { "db/scfifo_qd31.tdf" "dpfifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/scfifo_qd31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc81 " "Found entity 1: altsyncram_pc81" {  } { { "db/altsyncram_pc81.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_pc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328409849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328409849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pc81 integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram " "Elaborating entity \"altsyncram_pc81\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\"" {  } { { "db/a_dpfifo_d531.tdf" "FIFOram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_d531.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328409849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4o8 " "Found entity 1: cmpr_4o8" {  } { { "db/cmpr_4o8.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cmpr_4o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328410036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328410036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer " "Elaborating entity \"cmpr_4o8\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d531.tdf" "almost_full_comparer" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_d531.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328410036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison " "Elaborating entity \"cmpr_4o8\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison\"" {  } { { "db/a_dpfifo_d531.tdf" "three_comparison" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_d531.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328410083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5b " "Found entity 1: cntr_f5b" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_f5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328410582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328410582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5b integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb " "Elaborating entity \"cntr_f5b\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d531.tdf" "rd_ptr_msb" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_d531.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328410582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s57 " "Found entity 1: cntr_s57" {  } { { "db/cntr_s57.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_s57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328410723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328410723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s57 integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter " "Elaborating entity \"cntr_s57\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\"" {  } { { "db/a_dpfifo_d531.tdf" "usedw_counter" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_d531.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328410723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_g5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328410848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328410848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr " "Elaborating entity \"cntr_g5b\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\"" {  } { { "db/a_dpfifo_d531.tdf" "wr_ptr" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_d531.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328410863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_scaler:scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_scaler.v" "Multiply_Width" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_scaler.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328410894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328410894 "|integration|integrated_module1:NiosII|integrated_module1_scaler:scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_dual_clock_video_FIFO integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo " "Elaborating entity \"integrated_module1_dual_clock_video_FIFO\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "dual_clock_video_fifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328410926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_dual_clock_video_FIFO.v" "Data_FIFO" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_dual_clock_video_FIFO.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_dual_clock_video_FIFO.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_dual_clock_video_FIFO.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328411191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411191 ""}  } { { "integrated_module1/synthesis/submodules/integrated_module1_dual_clock_video_FIFO.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_dual_clock_video_FIFO.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328411191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5oj1 " "Found entity 1: dcfifo_5oj1" {  } { { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dcfifo_5oj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328411316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328411316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5oj1 integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated " "Elaborating entity \"dcfifo_5oj1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bcb " "Found entity 1: a_gray2bin_bcb" {  } { { "db/a_gray2bin_bcb.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_gray2bin_bcb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328411378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328411378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bcb integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bcb\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dcfifo_5oj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f86 " "Found entity 1: a_graycounter_f86" {  } { { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_graycounter_f86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328411550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328411550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f86 integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p " "Elaborating entity \"a_graycounter_f86\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "rdptr_g1p" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dcfifo_5oj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328411690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328411690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g1p" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dcfifo_5oj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328411690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_31c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_31c " "Found entity 1: a_graycounter_31c" {  } { { "db/a_graycounter_31c.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_graycounter_31c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328412314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328412314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_31c integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp " "Elaborating entity \"a_graycounter_31c\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_gp" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dcfifo_5oj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328412314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ku " "Found entity 1: altsyncram_7ku" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_7ku.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328412454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328412454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ku integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram " "Elaborating entity \"altsyncram_7ku\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\"" {  } { { "db/dcfifo_5oj1.tdf" "fifo_ram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dcfifo_5oj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328412454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328412579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328412579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr " "Elaborating entity \"dffpipe_c2e\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_5oj1.tdf" "rdaclr" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dcfifo_5oj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328412579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/alt_synch_pipe_7u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328412610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328412610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_5oj1.tdf" "rs_dgwp" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dcfifo_5oj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328412626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328412813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328412813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe16" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/alt_synch_pipe_7u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328412813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328412969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328412969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_brp" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dcfifo_5oj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328412969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328413016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328413016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_dgrp" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dcfifo_5oj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328413078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328413078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe20" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cmpr_o16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328413219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328413219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_o16\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_5oj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dcfifo_5oj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328413390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328413390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_5oj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dcfifo_5oj1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_VGA_Controller integrated_module1:NiosII\|integrated_module1_VGA_Controller:vga_controller " "Elaborating entity \"integrated_module1_VGA_Controller\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_VGA_Controller:vga_controller\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "vga_controller" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing integrated_module1:NiosII\|integrated_module1_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_VGA_Controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413468 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "integrated_module1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328413468 "|integration|integrated_module1:NiosII|integrated_module1_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "integrated_module1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328413468 "|integration|integrated_module1:NiosII|integrated_module1_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_drawer integrated_module1:NiosII\|pixel_drawer:pixel_drawer_0 " "Elaborating entity \"pixel_drawer\" for hierarchy \"integrated_module1:NiosII\|pixel_drawer:pixel_drawer_0\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "pixel_drawer_0" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_video_character_buffer_with_dma_0 integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0 " "Elaborating entity \"integrated_module1_video_character_buffer_with_dma_0\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "video_character_buffer_with_dma_0" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" 379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413702 ""}  } { { "integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" 379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328413702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4272 " "Found entity 1: altsyncram_4272" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_4272.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328413827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328413827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4272 integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated " "Elaborating entity \"altsyncram_4272\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328413983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328413983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2 " "Elaborating entity \"decode_1oa\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_4272.tdf" "decode2" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_4272.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328413983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a " "Elaborating entity \"decode_1oa\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a\"" {  } { { "db/altsyncram_4272.tdf" "decode_a" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_4272.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328414139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328414139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4 " "Elaborating entity \"mux_hib\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4\"" {  } { { "db/altsyncram_4272.tdf" "mux4" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_4272.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" "Character_Rom" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414295 ""}  } { { "integrated_module1/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328414295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5i1 " "Found entity 1: altsyncram_e5i1" {  } { { "db/altsyncram_e5i1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_e5i1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328414404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328414404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e5i1 integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated " "Elaborating entity \"altsyncram_e5i1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aib " "Found entity 1: mux_aib" {  } { { "db/mux_aib.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/mux_aib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328414592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328414592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aib integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2 " "Elaborating entity \"mux_aib\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2\"" {  } { { "db/altsyncram_e5i1.tdf" "mux2" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_e5i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_video_alpha_blender_0 integrated_module1:NiosII\|integrated_module1_video_alpha_blender_0:video_alpha_blender_0 " "Elaborating entity \"integrated_module1_video_alpha_blender_0\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_video_alpha_blender_0:video_alpha_blender_0\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "video_alpha_blender_0" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple integrated_module1:NiosII\|integrated_module1_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_video_alpha_blender_0.v" "alpha_blender" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_video_alpha_blender_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_switches integrated_module1:NiosII\|integrated_module1_switches:switches " "Elaborating entity \"integrated_module1_switches\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_switches:switches\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "switches" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_LEDs integrated_module1:NiosII\|integrated_module1_LEDs:leds " "Elaborating entity \"integrated_module1_LEDs\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_LEDs:leds\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "leds" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_timer_0 integrated_module1:NiosII\|integrated_module1_timer_0:timer_0 " "Elaborating entity \"integrated_module1_timer_0\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_timer_0:timer_0\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "timer_0" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328414950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_parallel_port_0 integrated_module1:NiosII\|integrated_module1_parallel_port_0:parallel_port_0 " "Elaborating entity \"integrated_module1_parallel_port_0\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_parallel_port_0:parallel_port_0\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "parallel_port_0" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415013 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data integrated_module1_parallel_port_0.v(110) " "Verilog HDL or VHDL warning at integrated_module1_parallel_port_0.v(110): object \"data\" assigned a value but never read" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_parallel_port_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_parallel_port_0.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413328415013 "|integration|integrated_module1:NiosII|integrated_module1_parallel_port_0:parallel_port_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0 " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "altera_up_sd_card_avalon_interface_0" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415762 ""}  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328415762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7n92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7n92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7n92 " "Found entity 1: altsyncram_7n92" {  } { { "db/altsyncram_7n92.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_7n92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328415855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328415855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7n92 integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_7n92:auto_generated " "Elaborating entity \"altsyncram_7n92\" for hierarchy \"integrated_module1:NiosII\|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_7n92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415871 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/initial_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/initial_data.mif -- setting all initial values to 0" {  } { { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 116 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1413328415871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_ps2_0 integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0 " "Elaborating entity \"integrated_module1_ps2_0\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "ps2_0" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2 integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port " "Elaborating entity \"altera_up_ps2\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v" "PS2_Serial_Port" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328415949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_ps2.v(228) " "Verilog HDL assignment warning at altera_up_ps2.v(228): truncated value with size 32 to match size of target (8)" {  } { { "integrated_module1/synthesis/submodules/altera_up_ps2.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_ps2.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328415949 "|integration|integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_data_in integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In " "Elaborating entity \"altera_up_ps2_data_in\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_data_in:PS2_Data_In\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_ps2.v" "PS2_Data_In" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_ps2.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_ps2_data_in.v(192) " "Verilog HDL assignment warning at altera_up_ps2_data_in.v(192): truncated value with size 32 to match size of target (4)" {  } { { "integrated_module1/synthesis/submodules/altera_up_ps2_data_in.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_ps2_data_in.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328416011 "|integration|integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_data_in:PS2_Data_In"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_ps2_command_out integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out " "Elaborating entity \"altera_up_ps2_command_out\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_ps2.v" "PS2_Command_Out" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_ps2.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 altera_up_ps2_command_out.v(246) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(246): truncated value with size 32 to match size of target (13)" {  } { { "integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328416058 "|integration|integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 altera_up_ps2_command_out.v(257) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(257): truncated value with size 32 to match size of target (20)" {  } { { "integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328416058 "|integration|integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 altera_up_ps2_command_out.v(273) " "Verilog HDL assignment warning at altera_up_ps2_command_out.v(273): truncated value with size 32 to match size of target (17)" {  } { { "integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328416058 "|integration|integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|altera_up_ps2:PS2_Serial_Port|altera_up_ps2_command_out:PS2_Command_Out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v" "Incoming_Data_FIFO" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v" 258 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328416261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416261 ""}  } { { "integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_ps2_0.v" 258 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328416261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_tr31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_tr31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_tr31 " "Found entity 1: scfifo_tr31" {  } { { "db/scfifo_tr31.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/scfifo_tr31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328416370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328416370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_tr31 integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated " "Elaborating entity \"scfifo_tr31\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gj31 " "Found entity 1: a_dpfifo_gj31" {  } { { "db/a_dpfifo_gj31.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_gj31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328416417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328416417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gj31 integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo " "Elaborating entity \"a_dpfifo_gj31\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\"" {  } { { "db/scfifo_tr31.tdf" "dpfifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/scfifo_tr31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqd1 " "Found entity 1: altsyncram_rqd1" {  } { { "db/altsyncram_rqd1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_rqd1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328416542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328416542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqd1 integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram " "Elaborating entity \"altsyncram_rqd1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\"" {  } { { "db/a_dpfifo_gj31.tdf" "FIFOram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_gj31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mbj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mbj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mbj1 " "Found entity 1: altsyncram_mbj1" {  } { { "db/altsyncram_mbj1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_mbj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328416666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328416666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mbj1 integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1 " "Elaborating entity \"altsyncram_mbj1\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|altsyncram_rqd1:FIFOram\|altsyncram_mbj1:altsyncram1\"" {  } { { "db/altsyncram_rqd1.tdf" "altsyncram1" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_rqd1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_3o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_3o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_3o8 " "Found entity 1: cmpr_3o8" {  } { { "db/cmpr_3o8.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cmpr_3o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328416807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328416807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3o8 integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:almost_full_comparer " "Elaborating entity \"cmpr_3o8\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_gj31.tdf" "almost_full_comparer" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_gj31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_3o8 integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:three_comparison " "Elaborating entity \"cmpr_3o8\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cmpr_3o8:three_comparison\"" {  } { { "db/a_dpfifo_gj31.tdf" "three_comparison" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_gj31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r57 " "Found entity 1: cntr_r57" {  } { { "db/cntr_r57.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_r57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328416947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328416947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r57 integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter " "Elaborating entity \"cntr_r57\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\"" {  } { { "db/a_dpfifo_gj31.tdf" "usedw_counter" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_gj31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_audio_and_video_config_0 integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0 " "Elaborating entity \"integrated_module1_audio_and_video_config_0\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "audio_and_video_config_0" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328416994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init " "Elaborating entity \"altera_up_av_config_auto_init\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init:AV_Config_Auto_Init\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_audio_and_video_config_0.v" "AV_Config_Auto_Init" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_audio_and_video_config_0.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328417056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 altera_up_av_config_auto_init.v(156) " "Verilog HDL assignment warning at altera_up_av_config_auto_init.v(156): truncated value with size 32 to match size of target (6)" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328417072 "|integration|integrated_module1:NiosII|integrated_module1_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_de2_35 integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de2_35:Auto_Init_OB_Devices_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_de2_35\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de2_35:Auto_Init_OB_Devices_ROM\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_audio_and_video_config_0.v" "Auto_Init_OB_Devices_ROM" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_audio_and_video_config_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328417103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_audio integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de2_35:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_audio\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de2_35:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" "Auto_Init_Audio_ROM" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328417134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_auto_init_ob_adv7181 integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de2_35:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7181:Auto_Init_Video_ROM " "Elaborating entity \"altera_up_av_config_auto_init_ob_adv7181\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_auto_init_ob_de2_35:Auto_Init_OB_Devices_ROM\|altera_up_av_config_auto_init_ob_adv7181:Auto_Init_Video_ROM\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" "Auto_Init_Video_ROM" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_35.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328417696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_av_config_serial_bus_controller integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_av_config_serial_bus_controller\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_audio_and_video_config_0.v" "Serial_Bus_Controller" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_audio_and_video_config_0.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328417743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_av_config_serial_bus_controller.v(260) " "Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(260): truncated value with size 32 to match size of target (5)" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328417743 "|integration|integrated_module1:NiosII|integrated_module1_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_slow_clock_generator integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_slow_clock_generator\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_and_video_config_0:audio_and_video_config_0\|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller\|altera_up_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_av_config_serial_bus_controller.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328417790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_up_slow_clock_generator.v(128) " "Verilog HDL assignment warning at altera_up_slow_clock_generator.v(128): truncated value with size 32 to match size of target (11)" {  } { { "integrated_module1/synthesis/submodules/altera_up_slow_clock_generator.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_slow_clock_generator.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413328417790 "|integration|integrated_module1:NiosII|integrated_module1_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_audio_0 integrated_module1:NiosII\|integrated_module1_audio_0:audio_0 " "Elaborating entity \"integrated_module1_audio_0\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "audio_0" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328417852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_clock_edge integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges " "Elaborating entity \"altera_up_clock_edge\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_clock_edge:Bit_Clock_Edges\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_audio_0.v" "Bit_Clock_Edges" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_audio_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328417883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_in_deserializer integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer " "Elaborating entity \"altera_up_audio_in_deserializer\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_audio_0.v" "Audio_In_Deserializer" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_audio_0.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328417930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_bit_counter integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter " "Elaborating entity \"altera_up_audio_bit_counter\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_audio_bit_counter:Audio_Out_Bit_Counter\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_audio_in_deserializer.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328417961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_audio_in_deserializer.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328417992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "integrated_module1/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328418148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418148 ""}  } { { "integrated_module1/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_sync_fifo.v" 157 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328418148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7041 " "Found entity 1: scfifo_7041" {  } { { "db/scfifo_7041.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/scfifo_7041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328418258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328418258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7041 integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated " "Elaborating entity \"scfifo_7041\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_qn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_qn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_qn31 " "Found entity 1: a_dpfifo_qn31" {  } { { "db/a_dpfifo_qn31.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_qn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328418289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328418289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_qn31 integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo " "Elaborating entity \"a_dpfifo_qn31\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\"" {  } { { "db/scfifo_7041.tdf" "dpfifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/scfifo_7041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vc81 " "Found entity 1: altsyncram_vc81" {  } { { "db/altsyncram_vc81.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_vc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328418429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328418429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vc81 integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram " "Elaborating entity \"altsyncram_vc81\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_in_deserializer:Audio_In_Deserializer\|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_7041:auto_generated\|a_dpfifo_qn31:dpfifo\|altsyncram_vc81:FIFOram\"" {  } { { "db/a_dpfifo_qn31.tdf" "FIFOram" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_dpfifo_qn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_audio_out_serializer integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer " "Elaborating entity \"altera_up_audio_out_serializer\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_audio_0:audio_0\|altera_up_audio_out_serializer:Audio_Out_Serializer\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_audio_0.v" "Audio_Out_Serializer" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_audio_0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator integrated_module1:NiosII\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator integrated_module1:NiosII\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator integrated_module1:NiosII\|altera_merlin_master_translator:buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_master_translator:buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328418975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator integrated_module1:NiosII\|altera_merlin_master_translator:pixel_drawer_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_master_translator:pixel_drawer_0_avalon_master_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "pixel_drawer_0_avalon_master_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 2012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "sdram_s1_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 2144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:pixel_drawer_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:pixel_drawer_0_avalon_slave_0_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "pixel_drawer_0_avalon_slave_0_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 2210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 2276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "pixel_buffer_avalon_sram_slave_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 2342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:buffer_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:buffer_dma_avalon_control_slave_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "buffer_dma_avalon_control_slave_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 2408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "video_character_buffer_with_dma_0_avalon_char_control_slave_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 2474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 2540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:switches_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:switches_s1_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "switches_s1_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 2606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "timer_0_s1_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 2870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:ps2_0_avalon_ps2_slave_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "ps2_0_avalon_ps2_slave_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 2936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator integrated_module1:NiosII\|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_translator:audio_and_video_config_0_avalon_av_config_slave_translator\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "audio_and_video_config_0_avalon_av_config_slave_translator" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent integrated_module1:NiosII\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 3148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328419722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent integrated_module1:NiosII\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 3228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328420141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent integrated_module1:NiosII\|altera_merlin_master_agent:buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_master_agent:buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "buffer_dma_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 3308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328420172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent integrated_module1:NiosII\|altera_merlin_master_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_master_agent:pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "pixel_drawer_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 3388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328420219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent integrated_module1:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 3469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328420250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor integrated_module1:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328420297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo integrated_module1:NiosII\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"integrated_module1:NiosII\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 3510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328420874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent integrated_module1:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 3713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328420968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor integrated_module1:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328421014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo integrated_module1:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"integrated_module1:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 3754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328421046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo integrated_module1:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"integrated_module1:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 3795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328421295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo integrated_module1:NiosII\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"integrated_module1:NiosII\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 4161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328421424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo integrated_module1:NiosII\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"integrated_module1:NiosII\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "pixel_buffer_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 4202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328421631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent integrated_module1:NiosII\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 4527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328421740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor integrated_module1:NiosII\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328421835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo integrated_module1:NiosII\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"integrated_module1:NiosII\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 4568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328421916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_addr_router integrated_module1:NiosII\|integrated_module1_addr_router:addr_router " "Elaborating entity \"integrated_module1_addr_router\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_addr_router:addr_router\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "addr_router" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 5560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_addr_router_default_decode integrated_module1:NiosII\|integrated_module1_addr_router:addr_router\|integrated_module1_addr_router_default_decode:the_default_decode " "Elaborating entity \"integrated_module1_addr_router_default_decode\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_addr_router:addr_router\|integrated_module1_addr_router_default_decode:the_default_decode\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router.sv" "the_default_decode" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_addr_router_001 integrated_module1:NiosII\|integrated_module1_addr_router_001:addr_router_001 " "Elaborating entity \"integrated_module1_addr_router_001\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_addr_router_001:addr_router_001\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "addr_router_001" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 5576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_addr_router_001_default_decode integrated_module1:NiosII\|integrated_module1_addr_router_001:addr_router_001\|integrated_module1_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"integrated_module1_addr_router_001_default_decode\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_addr_router_001:addr_router_001\|integrated_module1_addr_router_001_default_decode:the_default_decode\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_addr_router_002 integrated_module1:NiosII\|integrated_module1_addr_router_002:addr_router_002 " "Elaborating entity \"integrated_module1_addr_router_002\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_addr_router_002:addr_router_002\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "addr_router_002" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 5592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_addr_router_002_default_decode integrated_module1:NiosII\|integrated_module1_addr_router_002:addr_router_002\|integrated_module1_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"integrated_module1_addr_router_002_default_decode\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_addr_router_002:addr_router_002\|integrated_module1_addr_router_002_default_decode:the_default_decode\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_addr_router_002.sv" "the_default_decode" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_id_router integrated_module1:NiosII\|integrated_module1_id_router:id_router " "Elaborating entity \"integrated_module1_id_router\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_id_router:id_router\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "id_router" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 5624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_id_router_default_decode integrated_module1:NiosII\|integrated_module1_id_router:id_router\|integrated_module1_id_router_default_decode:the_default_decode " "Elaborating entity \"integrated_module1_id_router_default_decode\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_id_router:id_router\|integrated_module1_id_router_default_decode:the_default_decode\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router.sv" "the_default_decode" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_id_router_002 integrated_module1:NiosII\|integrated_module1_id_router_002:id_router_002 " "Elaborating entity \"integrated_module1_id_router_002\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_id_router_002:id_router_002\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "id_router_002" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 5656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_id_router_002_default_decode integrated_module1:NiosII\|integrated_module1_id_router_002:id_router_002\|integrated_module1_id_router_002_default_decode:the_default_decode " "Elaborating entity \"integrated_module1_id_router_002_default_decode\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_id_router_002:id_router_002\|integrated_module1_id_router_002_default_decode:the_default_decode\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_002.sv" "the_default_decode" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_id_router_004 integrated_module1:NiosII\|integrated_module1_id_router_004:id_router_004 " "Elaborating entity \"integrated_module1_id_router_004\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_id_router_004:id_router_004\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "id_router_004" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 5688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_id_router_004_default_decode integrated_module1:NiosII\|integrated_module1_id_router_004:id_router_004\|integrated_module1_id_router_004_default_decode:the_default_decode " "Elaborating entity \"integrated_module1_id_router_004_default_decode\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_id_router_004:id_router_004\|integrated_module1_id_router_004_default_decode:the_default_decode\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_004.sv" "the_default_decode" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_id_router_005 integrated_module1:NiosII\|integrated_module1_id_router_005:id_router_005 " "Elaborating entity \"integrated_module1_id_router_005\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_id_router_005:id_router_005\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "id_router_005" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 5704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_id_router_005_default_decode integrated_module1:NiosII\|integrated_module1_id_router_005:id_router_005\|integrated_module1_id_router_005_default_decode:the_default_decode " "Elaborating entity \"integrated_module1_id_router_005_default_decode\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_id_router_005:id_router_005\|integrated_module1_id_router_005_default_decode:the_default_decode\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_005.sv" "the_default_decode" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_id_router_008 integrated_module1:NiosII\|integrated_module1_id_router_008:id_router_008 " "Elaborating entity \"integrated_module1_id_router_008\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_id_router_008:id_router_008\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "id_router_008" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 5752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_id_router_008_default_decode integrated_module1:NiosII\|integrated_module1_id_router_008:id_router_008\|integrated_module1_id_router_008_default_decode:the_default_decode " "Elaborating entity \"integrated_module1_id_router_008_default_decode\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_id_router_008:id_router_008\|integrated_module1_id_router_008_default_decode:the_default_decode\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_id_router_008.sv" "the_default_decode" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_id_router_008.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328422986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter integrated_module1:NiosII\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_traffic_limiter:limiter\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "limiter" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 5925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328423092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter integrated_module1:NiosII\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "burst_adapter" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328423159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only integrated_module1:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328423201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter integrated_module1:NiosII\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "burst_adapter_001" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328423231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter integrated_module1:NiosII\|altera_merlin_burst_adapter:burst_adapter_002 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_burst_adapter:burst_adapter_002\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "burst_adapter_002" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328423268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only integrated_module1:NiosII\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328423298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller integrated_module1:NiosII\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"integrated_module1:NiosII\|altera_reset_controller:rst_controller\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "rst_controller" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328423323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer integrated_module1:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"integrated_module1:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "integrated_module1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328423350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller integrated_module1:NiosII\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"integrated_module1:NiosII\|altera_reset_controller:rst_controller_001\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "rst_controller_001" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328423377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_cmd_xbar_demux integrated_module1:NiosII\|integrated_module1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"integrated_module1_cmd_xbar_demux\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "cmd_xbar_demux" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328423442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_cmd_xbar_demux_001 integrated_module1:NiosII\|integrated_module1_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"integrated_module1_cmd_xbar_demux_001\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "cmd_xbar_demux_001" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328423507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_cmd_xbar_demux_002 integrated_module1:NiosII\|integrated_module1_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"integrated_module1_cmd_xbar_demux_002\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "cmd_xbar_demux_002" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328423626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_cmd_xbar_mux integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"integrated_module1_cmd_xbar_mux\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "cmd_xbar_mux" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328424090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328424182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328424250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_cmd_xbar_mux_002 integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"integrated_module1_cmd_xbar_mux_002\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "cmd_xbar_mux_002" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328424323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_cmd_xbar_mux_005 integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux_005:cmd_xbar_mux_005 " "Elaborating entity \"integrated_module1_cmd_xbar_mux_005\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux_005:cmd_xbar_mux_005\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "cmd_xbar_mux_005" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328424517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux_005.sv" "arb" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_cmd_xbar_mux_005.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328424616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_cmd_xbar_mux_005:cmd_xbar_mux_005\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328424679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_rsp_xbar_demux integrated_module1:NiosII\|integrated_module1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"integrated_module1_rsp_xbar_demux\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "rsp_xbar_demux" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328424716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_rsp_xbar_demux_002 integrated_module1:NiosII\|integrated_module1_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"integrated_module1_rsp_xbar_demux_002\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "rsp_xbar_demux_002" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328424816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_rsp_xbar_demux_004 integrated_module1:NiosII\|integrated_module1_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"integrated_module1_rsp_xbar_demux_004\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "rsp_xbar_demux_004" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328424896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_rsp_xbar_demux_005 integrated_module1:NiosII\|integrated_module1_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"integrated_module1_rsp_xbar_demux_005\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "rsp_xbar_demux_005" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328424941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_rsp_xbar_demux_008 integrated_module1:NiosII\|integrated_module1_rsp_xbar_demux_008:rsp_xbar_demux_008 " "Elaborating entity \"integrated_module1_rsp_xbar_demux_008\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_rsp_xbar_demux_008:rsp_xbar_demux_008\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "rsp_xbar_demux_008" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328425016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_rsp_xbar_mux integrated_module1:NiosII\|integrated_module1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"integrated_module1_rsp_xbar_mux\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "rsp_xbar_mux" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328425101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator integrated_module1:NiosII\|integrated_module1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_mux.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328425218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder integrated_module1:NiosII\|integrated_module1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328425277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_rsp_xbar_mux_001 integrated_module1:NiosII\|integrated_module1_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"integrated_module1_rsp_xbar_mux_001\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "rsp_xbar_mux_001" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 6971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328425304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator integrated_module1:NiosII\|integrated_module1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_rsp_xbar_mux_001.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328425537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder integrated_module1:NiosII\|integrated_module1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328425586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter integrated_module1:NiosII\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_width_adapter:width_adapter\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "width_adapter" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 7029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328425617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter integrated_module1:NiosII\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "width_adapter_003" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 7203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328425715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter integrated_module1:NiosII\|altera_merlin_width_adapter:width_adapter_004 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_width_adapter:width_adapter_004\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "width_adapter_004" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 7261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328425848 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1413328425877 "|integration|integrated_module1:NiosII|altera_merlin_width_adapter:width_adapter_004"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413328425879 "|integration|integrated_module1:NiosII|altera_merlin_width_adapter:width_adapter_004"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413328425881 "|integration|integrated_module1:NiosII|altera_merlin_width_adapter:width_adapter_004"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1413328425923 "|integration|integrated_module1:NiosII|altera_merlin_width_adapter:width_adapter_004"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter integrated_module1:NiosII\|altera_merlin_width_adapter:width_adapter_007 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"integrated_module1:NiosII\|altera_merlin_width_adapter:width_adapter_007\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "width_adapter_007" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 7435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328426112 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1413328426153 "|integration|integrated_module1:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413328426158 "|integration|integrated_module1:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413328426159 "|integration|integrated_module1:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1413328426235 "|integration|integrated_module1:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "integrated_module1_irq_mapper integrated_module1:NiosII\|integrated_module1_irq_mapper:irq_mapper " "Elaborating entity \"integrated_module1_irq_mapper\" for hierarchy \"integrated_module1:NiosII\|integrated_module1_irq_mapper:irq_mapper\"" {  } { { "integrated_module1/synthesis/integrated_module1.v" "irq_mapper" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 7445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328426349 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" 379 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1413328435405 "|integration|integrated_module1:NiosII|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "integrated_module1/synthesis/submodules/integrated_module1_clocks.v" "DE_Clock_Generator_Audio" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_clocks.v" 271 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1413328435442 "|integration|integrated_module1:NiosII|integrated_module1_clocks:clocks|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "integrated_module1/synthesis/submodules/integrated_module1_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_clocks.v" 173 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1413328435443 "|integration|integrated_module1:NiosII|integrated_module1_clocks:clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_integrated_module1_nios2_qsys_0_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_integrated_module1_nios2_qsys_0_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "the_integrated_module1_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1413328435473 "|integration|integrated_module1:NiosII|integrated_module1_nios2_qsys_0:nios2_qsys_0|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci|integrated_module1_nios2_qsys_0_nios2_oci_itrace:the_integrated_module1_nios2_qsys_0_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7 " "Synthesized away node \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_4272.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" 379 0 0 } } { "integrated_module1/synthesis/integrated_module1.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1571 0 0 } } { "integration.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328440635 "|integration|integrated_module1:NiosII|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15 " "Synthesized away node \"integrated_module1:NiosII\|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_4272.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_video_character_buffer_with_dma_0.v" 379 0 0 } } { "integrated_module1/synthesis/integrated_module1.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1571 0 0 } } { "integration.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328440635 "|integration|integrated_module1:NiosII|integrated_module1_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\] " "Synthesized away node \"integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/altsyncram_7ku.tdf" 68 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_dual_clock_video_FIFO.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_dual_clock_video_FIFO.v" 174 0 0 } } { "integrated_module1/synthesis/integrated_module1.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1509 0 0 } } { "integration.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 112 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328440635 "|integration|integrated_module1:NiosII|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1413328440635 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1413328440635 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "integrated_module1:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"integrated_module1:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "integrated_module1/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1413328451097 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1413328451097 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|Add18\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "Add18" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 8675 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328467081 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328467081 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328467081 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1413328467081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18\"" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 8675 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328467211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18 " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467212 ""}  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 8675 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328467212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328467364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328467364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328467547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467547 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328467547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328467689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328467689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328467791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_mult_cell:the_integrated_module1_nios2_qsys_0_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413328467791 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413328467791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413328467942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413328467942 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1413328470685 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1413328470685 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1413328471120 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1413328471120 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1413328471120 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1413328471121 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1413328471123 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1413328471189 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out\|PS2_CLK integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|ps2_clk_reg " "Converted the fanout from the open-drain buffer \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out\|PS2_CLK\" to the node \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|ps2_clk_reg\" into a wire" {  } { { "integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v" 101 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1413328472012 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Quartus II" 0 -1 1413328472012 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out\|PS2_DAT integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|ps2_data_reg " "Converted the fan-out from the tri-state buffer \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|altera_up_ps2_command_out:PS2_Command_Out\|PS2_DAT\" to the node \"integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|altera_up_ps2:PS2_Serial_Port\|ps2_data_reg\" into an OR gate" {  } { { "integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_up_ps2_command_out.v" 102 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1413328472012 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1413328472012 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "integrated_module1/synthesis/submodules/integrated_module1_sdram.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_sdram.v" 440 -1 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_sdram.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_sdram.v" 354 -1 0 } } { "integrated_module1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 348 -1 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_sdram.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_sdram.v" 304 -1 0 } } { "integrated_module1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 385 -1 0 } } { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 260 -1 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 5915 -1 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 5517 -1 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_jtag_uart_0.v" 393 -1 0 } } { "integrated_module1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 9372 -1 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 5947 -1 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 9223 -1 0 } } { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/a_graycounter_f86.tdf" 37 2 0 } } { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 77 -1 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 990 -1 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 5878 -1 0 } } { "integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 319 -1 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_timer_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_timer_0.v" 166 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1413328472446 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1413328472447 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "integration.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413328482341 "|integration|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "integration.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413328482341 "|integration|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1413328482341 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "integrated_module1:NiosII\|pixel_drawer:pixel_drawer_0\|state\[31\] Low " "Register integrated_module1:NiosII\|pixel_drawer:pixel_drawer_0\|state\[31\] will power up to Low" {  } { { "integrated_module1/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/pixel_drawer.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1413328482638 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "integrated_module1:NiosII\|pixel_drawer:pixel_drawer_0\|state\[0\] Low " "Register integrated_module1:NiosII\|pixel_drawer:pixel_drawer_0\|state\[0\] will power up to Low" {  } { { "integrated_module1/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/pixel_drawer.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1413328482638 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1413328482638 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "618 " "618 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1413328491838 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1413328492727 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1413328492727 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413328492873 "|integration|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1413328492873 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/output_files/integration.map.smsg " "Generated suppressed messages file C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/output_files/integration.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1413328494574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1413328498599 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413328498599 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10874 " "Implemented 10874 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1413328501055 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1413328501055 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1413328501055 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10268 " "Implemented 10268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1413328501055 ""} { "Info" "ICUT_CUT_TM_RAMS" "449 " "Implemented 449 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1413328501055 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1413328501055 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1413328501055 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1413328501055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "763 " "Peak virtual memory: 763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413328501367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 16:15:01 2014 " "Processing ended: Tue Oct 14 16:15:01 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413328501367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:53 " "Elapsed time: 00:01:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413328501367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413328501367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413328501367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413328503144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413328503151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 16:15:02 2014 " "Processing started: Tue Oct 14 16:15:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413328503151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1413328503151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off integration -c integration " "Command: quartus_fit --read_settings_files=off --write_settings_files=off integration -c integration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1413328503152 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1413328503293 ""}
{ "Info" "0" "" "Project  = integration" {  } {  } 0 0 "Project  = integration" 0 0 "Fitter" 0 0 1413328503294 ""}
{ "Info" "0" "" "Revision = integration" {  } {  } 0 0 "Revision = integration" 0 0 "Fitter" 0 0 1413328503294 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1413328504305 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "integration EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"integration\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1413328504575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1413328504635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1413328504635 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll Cyclone II PLL " "Implemented PLL \"integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 5805 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1413328505181 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 5806 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1413328505181 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk2 1 2 180 20000 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 5807 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1413328505181 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 5805 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1413328505181 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|pll clock1 " "Compensate clock of PLL \"integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 5797 9224 9983 0}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1413328505184 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|pll Cyclone II PLL " "Implemented PLL \"integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|_clk1 14 31 0 0 " "Implementing clock multiplication of 14, clock division of 31, and phase shift of 0 degrees (0 ps) for integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 5798 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1413328505184 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 5797 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1413328505184 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1413328505986 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1413328506014 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1413328507194 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1413328507194 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1413328507194 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28759 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1413328507249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28760 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1413328507249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28761 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1413328507249 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1413328507249 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1413328507383 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5oj1 " "Entity dcfifo_5oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413328510131 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1413328510131 ""}
{ "Info" "ISTA_SDC_FOUND" "integrated_module1/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'integrated_module1/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1413328510818 ""}
{ "Info" "ISTA_SDC_FOUND" "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.sdc " "Reading SDC File: 'integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1413328510885 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1413328511211 "|integration|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328511668 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328511668 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328511668 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: NiosII\|clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328511668 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1413328511668 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1413328511669 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1413328511669 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1413328511669 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1413328511669 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1413328511669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|_clk1 (placed in counter C0 of PLL_3) " "Automatically promoted node integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|_clk1 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513126 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_clocks:clocks|altpll:DE_Clock_Generator_Audio|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 5797 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513126 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513127 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_clocks:clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 5805 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513127 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_clocks:clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 5805 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1) " "Automatically promoted node integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|_clk2 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513127 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_clocks:clocks|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 5805 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513128 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 11750 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513128 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1413328513128 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28136 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513129 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_BITP7563_gen_0:cycloneii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28157 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "integrated_module1:NiosII\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node integrated_module1:NiosII\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[7\] " "Destination node integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[7\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 11504 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[6\] " "Destination node integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[6\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 11505 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[5\] " "Destination node integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[5\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 11506 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[4\] " "Destination node integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[4\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 11507 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[3\] " "Destination node integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[3\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 11508 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[2\] " "Destination node integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[2\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 11509 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[1\] " "Destination node integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[1\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 11510 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[0\] " "Destination node integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_f5b:wr_ptr\|counter_reg_bit2a\[0\]" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_f5b.tdf" 76 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_f5b:wr_ptr|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 11511 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\|counter_reg_bit3a\[7\] " "Destination node integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\|counter_reg_bit3a\[7\]" {  } { { "db/cntr_r57.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_r57.tdf" 77 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 2530 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\|counter_reg_bit3a\[6\] " "Destination node integrated_module1:NiosII\|integrated_module1_ps2_0:ps2_0\|scfifo:Incoming_Data_FIFO\|scfifo_tr31:auto_generated\|a_dpfifo_gj31:dpfifo\|cntr_r57:usedw_counter\|counter_reg_bit3a\[6\]" {  } { { "db/cntr_r57.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/cntr_r57.tdf" 77 19 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_ps2_0:ps2_0|scfifo:Incoming_Data_FIFO|scfifo_tr31:auto_generated|a_dpfifo_gj31:dpfifo|cntr_r57:usedw_counter|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 2532 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1413328513129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1413328513129 ""}  } { { "integrated_module1/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/altera_reset_controller.v" 172 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 1555 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513133 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_debug:the_integrated_module1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_debug:the_integrated_module1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_debug:the_integrated_module1_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_nios2_qsys_0:nios2_qsys_0|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci|integrated_module1_nios2_qsys_0_nios2_oci_debug:the_integrated_module1_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 7282 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513133 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1413328513133 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_nios2_qsys_0:nios2_qsys_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 11742 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513133 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513134 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28744 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513134 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1413328513134 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28443 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513134 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\|dffe15a\[0\]  " "Automatically promoted node integrated_module1:NiosII\|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\|dffe15a\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513135 ""}  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/db/dffpipe_c2e.tdf" 31 9 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_dual_clock_video_FIFO:dual_clock_video_fifo|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 4801 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28597 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28598 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513135 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28745 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1413328513135 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1413328513135 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28322 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513135 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|JAQF4326~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|PUDL0439:ESUL0435\|JAQF4326~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513136 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/pzdyqx.vhd" 1009 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28207 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_debug:the_integrated_module1_nios2_qsys_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_debug:the_integrated_module1_nios2_qsys_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513136 ""}  } { { "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v" 571 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "integrated_module1:NiosII\|integrated_module1_nios2_qsys_0:nios2_qsys_0\|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci\|integrated_module1_nios2_qsys_0_nios2_oci_debug:the_integrated_module1_nios2_qsys_0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { integrated_module1:NiosII|integrated_module1_nios2_qsys_0:nios2_qsys_0|integrated_module1_nios2_qsys_0_nios2_oci:the_integrated_module1_nios2_qsys_0_nios2_oci|integrated_module1_nios2_qsys_0_nios2_oci_debug:the_integrated_module1_nios2_qsys_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 7288 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513136 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|process_0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1413328513137 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 28200 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1413328513137 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1413328516426 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1413328516461 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1413328516464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1413328516502 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1413328519230 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1413328519231 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1413328519354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1413328522455 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 EC " "Packed 18 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1413328522496 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "68 I/O " "Packed 68 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1413328522496 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1413328522496 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1413328522496 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1413328522496 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1413328522496 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll clk\[2\] VGA_CLK " "PLL \"integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_System\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_clocks.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_clocks.v" 173 0 0 } } { "integrated_module1/synthesis/integrated_module1.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1421 0 0 } } { "integration.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 112 0 0 } } { "integration.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 22 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1413328522827 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|pll compensate_clock 1 " "PLL \"integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[1\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_clocks.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_clocks.v" 271 0 0 } } { "integrated_module1/synthesis/integrated_module1.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1421 0 0 } } { "integration.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 112 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1413328522833 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|pll clk\[1\] AUD_XCK " "PLL \"integrated_module1:NiosII\|integrated_module1_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "integrated_module1/synthesis/submodules/integrated_module1_clocks.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_clocks.v" 271 0 0 } } { "integrated_module1/synthesis/integrated_module1.v" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/integrated_module1.v" 1421 0 0 } } { "integration.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 112 0 0 } } { "integration.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 44 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1413328522834 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1413328523236 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1413328523236 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413328523269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1413328529124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413328540696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1413328540889 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1413328545568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413328545569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1413328549244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1413328558097 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1413328558097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413328560596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1413328560607 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1413328560607 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1413328560607 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.32 " "Total time spent on timing analysis during the Fitter is 2.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1413328561439 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1413328561484 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "128 " "Found 128 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1413328561884 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1413328561884 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1413328566132 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1413328567948 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1413328572712 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1413328573995 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1413328574301 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1413328574844 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "integration.vhd" "" { Text "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integration.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/" { { 0 { 0 ""} 0 813 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1413328574858 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1413328574858 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1413328574858 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/output_files/integration.fit.smsg " "Generated suppressed messages file C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/output_files/integration.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1413328576682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 296 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 296 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "804 " "Peak virtual memory: 804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413328581050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 16:16:21 2014 " "Processing ended: Tue Oct 14 16:16:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413328581050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413328581050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413328581050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1413328581050 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1413328582661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413328582662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 16:16:22 2014 " "Processing started: Tue Oct 14 16:16:22 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413328582662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1413328582662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off integration -c integration " "Command: quartus_asm --read_settings_files=off --write_settings_files=off integration -c integration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1413328582663 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1413328585937 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1413328586053 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1413328586053 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1413328586269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413328587077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 16:16:27 2014 " "Processing ended: Tue Oct 14 16:16:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413328587077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413328587077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413328587077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1413328587077 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1413328588088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1413328588909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413328588911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 16:16:28 2014 " "Processing started: Tue Oct 14 16:16:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413328588911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413328588911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta integration -c integration " "Command: quartus_sta integration -c integration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413328588911 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1413328589051 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1413328590047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1413328590101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1413328590101 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_5oj1 " "Entity dcfifo_5oj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1413328591478 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1413328591478 ""}
{ "Info" "ISTA_SDC_FOUND" "integrated_module1/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'integrated_module1/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1413328591929 ""}
{ "Info" "ISTA_SDC_FOUND" "integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.sdc " "Reading SDC File: 'integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1413328591987 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1413328592131 "|integration|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328592379 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328592379 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328592379 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: NiosII\|clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328592379 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328592379 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1413328592381 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1413328592424 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413328592429 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413328592448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413328592455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413328592462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413328592469 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413328592480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413328592480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413328592480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413328592480 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1413328592621 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1413328592626 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1413328593188 "|integration|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328593238 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328593238 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: NiosII\|clocks\|DE_Clock_Generator_System\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328593238 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: NiosII\|clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: NiosII\|clocks\|DE_Clock_Generator_Audio\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328593238 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1413328593238 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413328593249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413328593258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413328593265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1413328593272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413328593279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413328593279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1413328593279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1413328593279 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1413328593302 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1413328593362 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1413328593363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413328593748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 16:16:33 2014 " "Processing ended: Tue Oct 14 16:16:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413328593748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413328593748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413328593748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413328593748 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413328595268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413328595269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 16:16:35 2014 " "Processing started: Tue Oct 14 16:16:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413328595269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413328595269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off integration -c integration " "Command: quartus_eda --read_settings_files=off --write_settings_files=off integration -c integration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413328595269 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v " "Can't generate netlist output files because the file \"C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1413328596529 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1413328596529 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v " "Can't generate netlist output files because the file \"C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1413328596585 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1413328596585 ""}
{ "Error" "EWSC_NETLIST_GENERATION_NOT_ALLOWED_OPENCORE_PLUS_TIME_LIMITED" "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v " "Can't generate netlist output files because the file \"C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v\" is an OpenCore Plus time-limited file" {  } {  } 0 204012 "Can't generate netlist output files because the file \"%1!s!\" is an OpenCore Plus time-limited file" 0 0 "Quartus II" 0 -1 1413328596645 ""}
{ "Error" "EWSC_NO_LICENSE_FOR_ENCRYPTED_FILE" "C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v " "Can't generate netlist output files because the license for encrypted file \"C:/Users/Lucas/Projects/altera/EECE381Module1/module1_integration/integrated_module1/synthesis/submodules/integrated_module1_nios2_qsys_0.v\" is not available" {  } {  } 0 204009 "Can't generate netlist output files because the license for encrypted file \"%1!s!\" is not available" 0 0 "Quartus II" 0 -1 1413328596646 ""}
{ "Error" "EQEXE_ERROR_COUNT" "EDA Netlist Writer 6 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "470 " "Peak virtual memory: 470 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413328596968 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 14 16:16:36 2014 " "Processing ended: Tue Oct 14 16:16:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413328596968 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413328596968 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413328596968 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413328596968 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 386 s " "Quartus II Full Compilation was unsuccessful. 8 errors, 386 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413328597776 ""}
