/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  reg [13:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [25:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_1z) & in_data[100]);
  assign celloutsig_0_18z = ~((celloutsig_0_1z | celloutsig_0_5z) & celloutsig_0_9z);
  assign celloutsig_0_31z = ~((celloutsig_0_23z | celloutsig_0_8z) & celloutsig_0_24z);
  assign celloutsig_1_7z = celloutsig_1_2z ^ celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_3z ^ celloutsig_1_7z;
  assign celloutsig_0_9z = celloutsig_0_1z ^ celloutsig_0_7z;
  assign celloutsig_0_11z = celloutsig_0_7z ^ celloutsig_0_3z;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_16z[3:1], celloutsig_0_0z, celloutsig_0_18z };
  assign celloutsig_0_0z = in_data[92:87] === in_data[95:90];
  assign celloutsig_1_0z = in_data[174:153] === in_data[146:125];
  assign celloutsig_1_14z = { celloutsig_1_13z[8:6], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_6z } === { celloutsig_1_6z[11:1], celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_10z[14:12], celloutsig_1_3z, celloutsig_1_14z } > { in_data[166:163], celloutsig_1_18z };
  assign celloutsig_0_3z = celloutsig_0_2z[12:8] > { in_data[33:31], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_6z[4:0], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z } <= { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_13z = { celloutsig_0_2z[11:0], celloutsig_0_3z } <= { celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_7z = celloutsig_0_1z & ~(celloutsig_0_2z[7]);
  assign celloutsig_0_17z = celloutsig_0_11z & ~(celloutsig_0_9z);
  assign celloutsig_0_23z = celloutsig_0_0z & ~(_00_[1]);
  assign celloutsig_0_24z = celloutsig_0_9z & ~(celloutsig_0_23z);
  assign celloutsig_1_10z = { in_data[156:134], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z } % { 1'h1, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_5z = celloutsig_0_2z[5:3] !== { celloutsig_0_2z[9], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_6z = { in_data[141:130], celloutsig_1_2z } | { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_6z[6:2], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_1z } | { celloutsig_1_10z[9:3], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_8z = & { celloutsig_0_7z, in_data[93:66] };
  assign celloutsig_0_4z = | { in_data[16:13], celloutsig_0_1z };
  assign celloutsig_1_12z = | { in_data[160:152], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_18z = | { celloutsig_1_10z[18:17], celloutsig_1_1z };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[186:177] };
  assign celloutsig_1_3z = | in_data[172:164];
  assign celloutsig_1_5z = | in_data[185:179];
  assign celloutsig_0_1z = | in_data[55:49];
  assign celloutsig_0_12z = ~^ { in_data[95:77], celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_14z = ~^ { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_1_11z = ^ { in_data[179:175], celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_2z[2:1], celloutsig_0_8z } >> celloutsig_0_6z[3:1];
  assign celloutsig_0_16z = in_data[47:44] << { celloutsig_0_6z[6:4], celloutsig_0_14z };
  assign celloutsig_0_2z = { in_data[26:25], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } << { in_data[38:29], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z } >> { in_data[23:19], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_7z } >> { celloutsig_0_16z, celloutsig_0_8z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_32z = 14'h0000;
    else if (!clkin_data[96]) celloutsig_0_32z = { celloutsig_0_20z[3:2], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_6z };
  assign { out_data[128], out_data[96], out_data[32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
