# FDCB-prefixed Z80 opcodes
#
#op|xtr| type | mnemonic            | dest |   src  | summary                                      | description
00 | 1 | 2 | RLC  | LD B, RLC (IY+d)    |    B | (IY+d) | c=$(IY+d):8,$(IY+d)<rot=1,B=$(IY+d)          | Rotate left-circular memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
01 | 1 | 2 | RLC  | LD C, RLC (IY+d)    |    C | (IY+d) | c=$(IY+d):8,$(IY+d)<rot=1,C=$(IY+d)          | Rotate left-circular memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
02 | 1 | 2 | RLC  | LD D, RLC (IY+d)    |    D | (IY+d) | c=$(IY+d):8,$(IY+d)<rot=1,D=$(IY+d)          | Rotate left-circular memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
03 | 1 | 2 | RLC  | LD E, RLC (IY+d)    |    E | (IY+d) | c=$(IY+d):8,$(IY+d)<rot=1,E=$(IY+d)          | Rotate left-circular memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
04 | 1 | 2 | RLC  | LD H, RLC (IY+d)    |    H | (IY+d) | c=$(IY+d):8,$(IY+d)<rot=1,H=$(IY+d)          | Rotate left-circular memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
05 | 1 | 2 | RLC  | LD L, RLC (IY+d)    |    L | (IY+d) | c=$(IY+d):8,$(IY+d)<rot=1,L=$(IY+d)          | Rotate left-circular memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
06 | 1 | 2 | RLC  | RLC (IY+d)          |      |        | c=$(IY+d):8,$(IY+d)<rot=1                    | Rotate left-circular memory $(IY+{d})
07 | 1 | 2 | RLC  | LD A, RLC (IY+d)    |    A | (IY+d) | c=$(IY+d):8,$(IY+d)<rot=1,A=$(IY+d)          | Rotate left-circular memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
08 | 1 | 2 | RRC  | LD B, RRC (IY+d)    |    B | (IY+d) | c=$(IY+d):0,$(IY+d)>rot=1,B=$(IY+d)          | Rotate right-circular memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
09 | 1 | 2 | RRC  | LD C, RRC (IY+d)    |    C | (IY+d) | c=$(IY+d):0,$(IY+d)>rot=1,C=$(IY+d)          | Rotate right-circular memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
0a | 1 | 2 | RRC  | LD D, RRC (IY+d)    |    D | (IY+d) | c=$(IY+d):0,$(IY+d)>rot=1,D=$(IY+d)          | Rotate right-circular memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
0b | 1 | 2 | RRC  | LD E, RRC (IY+d)    |    E | (IY+d) | c=$(IY+d):0,$(IY+d)>rot=1,E=$(IY+d)          | Rotate right-circular memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
0c | 1 | 2 | RRC  | LD H, RRC (IY+d)    |    H | (IY+d) | c=$(IY+d):0,$(IY+d)>rot=1,H=$(IY+d)          | Rotate right-circular memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
0d | 1 | 2 | RRC  | LD L, RRC (IY+d)    |    L | (IY+d) | c=$(IY+d):0,$(IY+d)>rot=1,L=$(IY+d)          | Rotate right-circular memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
0e | 1 | 2 | RRC  | RRC (IY+d)          |      |        | c=$(IY+d):0,$(IY+d)>rot=1                    | Rotate right-circular memory $(IY+{d})
0f | 1 | 2 | RRC  | LD A, RRC (IY+d)    |    A | (IY+d) | c=$(IY+d):0,$(IY+d)>rot=1,A=$(IY+d)          | Rotate right-circular memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
10 | 1 | 2 | RL   | LD B, RL (IY+d)     |    B | (IY+d) | (c,$(IY+d))<rot=(c,$(IY+d)),B=$(IY+d)        | Rotate left through carry memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
11 | 1 | 2 | RL   | LD C, RL (IY+d)     |    C | (IY+d) | (c,$(IY+d))<rot=(c,$(IY+d)),C=$(IY+d)        | Rotate left through carry memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
12 | 1 | 2 | RL   | LD D, RL (IY+d)     |    D | (IY+d) | (c,$(IY+d))<rot=(c,$(IY+d)),D=$(IY+d)        | Rotate left through carry memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
13 | 1 | 2 | RL   | LD E, RL (IY+d)     |    E | (IY+d) | (c,$(IY+d))<rot=(c,$(IY+d)),E=$(IY+d)        | Rotate left through carry memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
14 | 1 | 2 | RL   | LD H, RL (IY+d)     |    H | (IY+d) | (c,$(IY+d))<rot=(c,$(IY+d)),H=$(IY+d)        | Rotate left through carry memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
15 | 1 | 2 | RL   | LD L, RL (IY+d)     |    L | (IY+d) | (c,$(IY+d))<rot=(c,$(IY+d)),L=$(IY+d)        | Rotate left through carry memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
16 | 1 | 2 | RL   | RL (IY+d)           |      |        | (c,$(IY+d))<rot=(c,$(IY+d))                  | Rotate left through carry memory $(IY+{d})
17 | 1 | 2 | RL   | LD A, RL (IY+d)     |    A | (IY+d) | (c,$(IY+d))<rot=(c,$(IY+d)),A=$(IY+d)        | Rotate left through carry memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
18 | 1 | 2 | RR   | LD B, RR (IY+d)     |    B | (IY+d) | ($(IY+d),c)<rot=($(IY+d),c),B=$(IY+d)        | Rotate right though carry memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
19 | 1 | 2 | RR   | LD C, RR (IY+d)     |    C | (IY+d) | ($(IY+d),c)<rot=($(IY+d),c),C=$(IY+d)        | Rotate right though carry memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
1a | 1 | 2 | RR   | LD D, RR (IY+d)     |    D | (IY+d) | ($(IY+d),c)<rot=($(IY+d),c),D=$(IY+d)        | Rotate right though carry memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
1b | 1 | 2 | RR   | LD E, RR (IY+d)     |    E | (IY+d) | ($(IY+d),c)<rot=($(IY+d),c),E=$(IY+d)        | Rotate right though carry memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
1c | 1 | 2 | RR   | LD H, RR (IY+d)     |    H | (IY+d) | ($(IY+d),c)<rot=($(IY+d),c),H=$(IY+d)        | Rotate right though carry memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
1d | 1 | 2 | RR   | LD L, RR (IY+d)     |    L | (IY+d) | ($(IY+d),c)<rot=($(IY+d),c),L=$(IY+d)        | Rotate right though carry memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
1e | 1 | 2 | RR   | RR (IY+d)           |      |        | ($(IY+d),c)<rot=($(IY+d),c)                  | Rotate right though carry memory $(IY+{d})
1f | 1 | 2 | RR   | LD A, RR (IY+d)     |    A | (IY+d) | ($(IY+d),c)<rot=($(IY+d),c),A=$(IY+d)        | Rotate right though carry memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
20 | 1 | 2 | SLA  | LD B, SLA (IY+d)    |    B | (IY+d) | (c,$(IY+d))=($(IY+d),0)<<1,B=$(IY+d)         | Shift left-arithmetic memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
21 | 1 | 2 | SLA  | LD C, SLA (IY+d)    |    C | (IY+d) | (c,$(IY+d))=($(IY+d),0)<<1,C=$(IY+d)         | Shift left-arithmetic memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
22 | 1 | 2 | SLA  | LD D, SLA (IY+d)    |    D | (IY+d) | (c,$(IY+d))=($(IY+d),0)<<1,D=$(IY+d)         | Shift left-arithmetic memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
23 | 1 | 2 | SLA  | LD E, SLA (IY+d)    |    E | (IY+d) | (c,$(IY+d))=($(IY+d),0)<<1,E=$(IY+d)         | Shift left-arithmetic memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
24 | 1 | 2 | SLA  | LD H, SLA (IY+d)    |    H | (IY+d) | (c,$(IY+d))=($(IY+d),0)<<1,H=$(IY+d)         | Shift left-arithmetic memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
25 | 1 | 2 | SLA  | LD L, SLA (IY+d)    |    L | (IY+d) | (c,$(IY+d))=($(IY+d),0)<<1,L=$(IY+d)         | Shift left-arithmetic memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
26 | 1 | 2 | SLA  | SLA (IY+d)          |      |        | (c,$(IY+d))=($(IY+d),0)<<1                   | Shift left-arithmetic memory $(IY+{d})
27 | 1 | 2 | SLA  | LD A, SLA (IY+d)    |    A | (IY+d) | (c,$(IY+d))=($(IY+d),0)<<1,A=$(IY+d)         | Shift left-arithmetic memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
28 | 1 | 2 | SRA  | LD B, SRA (IY+d)    |    B | (IY+d) | ($(IY+d),c)=($(IY+d):8,$(IY+d))>>1,B=$(IY+d) | Shift right-arithmetic memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
29 | 1 | 2 | SRA  | LD C, SRA (IY+d)    |    C | (IY+d) | ($(IY+d),c)=($(IY+d):8,$(IY+d))>>1,C=$(IY+d) | Shift right-arithmetic memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
2a | 1 | 2 | SRA  | LD D, SRA (IY+d)    |    D | (IY+d) | ($(IY+d),c)=($(IY+d):8,$(IY+d))>>1,D=$(IY+d) | Shift right-arithmetic memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
2b | 1 | 2 | SRA  | LD E, SRA (IY+d)    |    E | (IY+d) | ($(IY+d),c)=($(IY+d):8,$(IY+d))>>1,E=$(IY+d) | Shift right-arithmetic memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
2c | 1 | 2 | SRA  | LD H, SRA (IY+d)    |    H | (IY+d) | ($(IY+d),c)=($(IY+d):8,$(IY+d))>>1,H=$(IY+d) | Shift right-arithmetic memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
2d | 1 | 2 | SRA  | LD L, SRA (IY+d)    |    L | (IY+d) | ($(IY+d),c)=($(IY+d):8,$(IY+d))>>1,L=$(IY+d) | Shift right-arithmetic memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
2e | 1 | 2 | SRA  | SRA (IY+d)          |      |        | ($(IY+d),c)=($(IY+d):8,$(IY+d))>>1           | Shift right-arithmetic memory $(IY+{d})
2f | 1 | 2 | SRA  | LD A, SRA (IY+d)    |    A | (IY+d) | ($(IY+d),c)=($(IY+d):8,$(IY+d))>>1,A=$(IY+d) | Shift right-arithmetic memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
30 | 1 | 2 | SLL  | LD B, SLL (IY+d)    |    B | (IY+d) | (c,$(IY+d))=($(IY+d),1)<<1,B=$(IY+d)         | Shift left-logical memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
31 | 1 | 2 | SLL  | LD C, SLL (IY+d)    |    C | (IY+d) | (c,$(IY+d))=($(IY+d),1)<<1,C=$(IY+d)         | Shift left-logical memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
32 | 1 | 2 | SLL  | LD D, SLL (IY+d)    |    D | (IY+d) | (c,$(IY+d))=($(IY+d),1)<<1,D=$(IY+d)         | Shift left-logical memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
33 | 1 | 2 | SLL  | LD E, SLL (IY+d)    |    E | (IY+d) | (c,$(IY+d))=($(IY+d),1)<<1,E=$(IY+d)         | Shift left-logical memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
34 | 1 | 2 | SLL  | LD H, SLL (IY+d)    |    H | (IY+d) | (c,$(IY+d))=($(IY+d),1)<<1,H=$(IY+d)         | Shift left-logical memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
35 | 1 | 2 | SLL  | LD L, SLL (IY+d)    |    L | (IY+d) | (c,$(IY+d))=($(IY+d),1)<<1,L=$(IY+d)         | Shift left-logical memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
36 | 1 | 2 | SLL  | SLL (IY+d)          |      |        | (c,$(IY+d))=($(IY+d),1)<<1                   | Shift left-logical memory $(IY+{d})
37 | 1 | 2 | SLL  | LD A, SLL (IY+d)    |    A | (IY+d) | (c,$(IY+d))=($(IY+d),1)<<1,A=$(IY+d)         | Shift left-logical memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
38 | 1 | 2 | SRL  | LD B, SRL (IY+d)    |    B | (IY+d) | ($(IY+d),c)=(0,$(IY+d))>>1,B=$(IY+d)         | Shift right-logical memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
39 | 1 | 2 | SRL  | LD C, SRL (IY+d)    |    C | (IY+d) | ($(IY+d),c)=(0,$(IY+d))>>1,C=$(IY+d)         | Shift right-logical memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
3a | 1 | 2 | SRL  | LD D, SRL (IY+d)    |    D | (IY+d) | ($(IY+d),c)=(0,$(IY+d))>>1,D=$(IY+d)         | Shift right-logical memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
3b | 1 | 2 | SRL  | LD E, SRL (IY+d)    |    E | (IY+d) | ($(IY+d),c)=(0,$(IY+d))>>1,E=$(IY+d)         | Shift right-logical memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
3c | 1 | 2 | SRL  | LD H, SRL (IY+d)    |    H | (IY+d) | ($(IY+d),c)=(0,$(IY+d))>>1,H=$(IY+d)         | Shift right-logical memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
3d | 1 | 2 | SRL  | LD L, SRL (IY+d)    |    L | (IY+d) | ($(IY+d),c)=(0,$(IY+d))>>1,L=$(IY+d)         | Shift right-logical memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
3e | 1 | 2 | SRL  | SRL (IY+d)          |      |        | ($(IY+d),c)=(0,$(IY+d))>>1                   | Shift right-logical memory $(IY+{d})
3f | 1 | 2 | SRL  | LD A, SRL (IY+d)    |    A | (IY+d) | ($(IY+d),c)=(0,$(IY+d))>>1,A=$(IY+d)         | Shift right-logical memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
40 | 1 | 2 | BIT  | BIT 0, $(IY+d)      |      |        | z=~$(IY+d):0                                 | Test bit 0 of memory $(IY+{d}) (undocumented)
41 | 1 | 2 | BIT  | BIT 0, $(IY+d)      |      |        | z=~$(IY+d):0                                 | Test bit 0 of memory $(IY+{d}) (undocumented)
42 | 1 | 2 | BIT  | BIT 0, $(IY+d)      |      |        | z=~$(IY+d):0                                 | Test bit 0 of memory $(IY+{d}) (undocumented)
43 | 1 | 2 | BIT  | BIT 0, $(IY+d)      |      |        | z=~$(IY+d):0                                 | Test bit 0 of memory $(IY+{d}) (undocumented)
44 | 1 | 2 | BIT  | BIT 0, $(IY+d)      |      |        | z=~$(IY+d):0                                 | Test bit 0 of memory $(IY+{d}) (undocumented)
45 | 1 | 2 | BIT  | BIT 0, $(IY+d)      |      |        | z=~$(IY+d):0                                 | Test bit 0 of memory $(IY+{d}) (undocumented)
46 | 1 | 2 | BIT  | BIT 0, $(IY+d)      |      |        | z=~$(IY+d):0                                 | Test bit 0 of memory $(IY+{d})
47 | 1 | 2 | BIT  | BIT 0, $(IY+d)      |      |        | z=~$(IY+d):0                                 | Test bit 0 of memory $(IY+{d}) (undocumented)
48 | 1 | 2 | BIT  | BIT 1, $(IY+d)      |      |        | z=~$(IY+d):1                                 | Test bit 1 of memory $(IY+{d}) (undocumented)
49 | 1 | 2 | BIT  | BIT 1, $(IY+d)      |      |        | z=~$(IY+d):1                                 | Test bit 1 of memory $(IY+{d}) (undocumented)
4a | 1 | 2 | BIT  | BIT 1, $(IY+d)      |      |        | z=~$(IY+d):1                                 | Test bit 1 of memory $(IY+{d}) (undocumented)
4b | 1 | 2 | BIT  | BIT 1, $(IY+d)      |      |        | z=~$(IY+d):1                                 | Test bit 1 of memory $(IY+{d}) (undocumented)
4c | 1 | 2 | BIT  | BIT 1, $(IY+d)      |      |        | z=~$(IY+d):1                                 | Test bit 1 of memory $(IY+{d}) (undocumented)
4d | 1 | 2 | BIT  | BIT 1, $(IY+d)      |      |        | z=~$(IY+d):1                                 | Test bit 1 of memory $(IY+{d}) (undocumented)
4e | 1 | 2 | BIT  | BIT 1, $(IY+d)      |      |        | z=~$(IY+d):1                                 | Test bit 1 of memory $(IY+{d})
4f | 1 | 2 | BIT  | BIT 1, $(IY+d)      |      |        | z=~$(IY+d):1                                 | Test bit 1 of memory $(IY+{d}) (undocumented)
50 | 1 | 2 | BIT  | BIT 2, $(IY+d)      |      |        | z=~$(IY+d):2                                 | Test bit 2 of memory $(IY+{d}) (undocumented)
51 | 1 | 2 | BIT  | BIT 2, $(IY+d)      |      |        | z=~$(IY+d):2                                 | Test bit 2 of memory $(IY+{d}) (undocumented)
52 | 1 | 2 | BIT  | BIT 2, $(IY+d)      |      |        | z=~$(IY+d):2                                 | Test bit 2 of memory $(IY+{d}) (undocumented)
53 | 1 | 2 | BIT  | BIT 2, $(IY+d)      |      |        | z=~$(IY+d):2                                 | Test bit 2 of memory $(IY+{d}) (undocumented)
54 | 1 | 2 | BIT  | BIT 2, $(IY+d)      |      |        | z=~$(IY+d):2                                 | Test bit 2 of memory $(IY+{d}) (undocumented)
55 | 1 | 2 | BIT  | BIT 2, $(IY+d)      |      |        | z=~$(IY+d):2                                 | Test bit 2 of memory $(IY+{d}) (undocumented)
56 | 1 | 2 | BIT  | BIT 2, $(IY+d)      |      |        | z=~$(IY+d):2                                 | Test bit 2 of memory $(IY+{d})
57 | 1 | 2 | BIT  | BIT 2, $(IY+d)      |      |        | z=~$(IY+d):2                                 | Test bit 2 of memory $(IY+{d}) (undocumented)
58 | 1 | 2 | BIT  | BIT 3, $(IY+d)      |      |        | z=~$(IY+d):3                                 | Test bit 3 of memory $(IY+{d}) (undocumented)
59 | 1 | 2 | BIT  | BIT 3, $(IY+d)      |      |        | z=~$(IY+d):3                                 | Test bit 3 of memory $(IY+{d}) (undocumented)
5a | 1 | 2 | BIT  | BIT 3, $(IY+d)      |      |        | z=~$(IY+d):3                                 | Test bit 3 of memory $(IY+{d}) (undocumented)
5b | 1 | 2 | BIT  | BIT 3, $(IY+d)      |      |        | z=~$(IY+d):3                                 | Test bit 3 of memory $(IY+{d}) (undocumented)
5c | 1 | 2 | BIT  | BIT 3, $(IY+d)      |      |        | z=~$(IY+d):3                                 | Test bit 3 of memory $(IY+{d}) (undocumented)
5d | 1 | 2 | BIT  | BIT 3, $(IY+d)      |      |        | z=~$(IY+d):3                                 | Test bit 3 of memory $(IY+{d}) (undocumented)
5e | 1 | 2 | BIT  | BIT 3, $(IY+d)      |      |        | z=~$(IY+d):3                                 | Test bit 3 of memory $(IY+{d})
5f | 1 | 2 | BIT  | BIT 3, $(IY+d)      |      |        | z=~$(IY+d):3                                 | Test bit 3 of memory $(IY+{d}) (undocumented)
60 | 1 | 2 | BIT  | BIT 4, $(IY+d)      |      |        | z=~$(IY+d):4                                 | Test bit 4 of memory $(IY+{d}) (undocumented)
61 | 1 | 2 | BIT  | BIT 4, $(IY+d)      |      |        | z=~$(IY+d):4                                 | Test bit 4 of memory $(IY+{d}) (undocumented)
62 | 1 | 2 | BIT  | BIT 4, $(IY+d)      |      |        | z=~$(IY+d):4                                 | Test bit 4 of memory $(IY+{d}) (undocumented)
63 | 1 | 2 | BIT  | BIT 4, $(IY+d)      |      |        | z=~$(IY+d):4                                 | Test bit 4 of memory $(IY+{d}) (undocumented)
64 | 1 | 2 | BIT  | BIT 4, $(IY+d)      |      |        | z=~$(IY+d):4                                 | Test bit 4 of memory $(IY+{d}) (undocumented)
65 | 1 | 2 | BIT  | BIT 4, $(IY+d)      |      |        | z=~$(IY+d):4                                 | Test bit 4 of memory $(IY+{d}) (undocumented)
66 | 1 | 2 | BIT  | BIT 4, $(IY+d)      |      |        | z=~$(IY+d):4                                 | Test bit 4 of memory $(IY+{d})
67 | 1 | 2 | BIT  | BIT 4, $(IY+d)      |      |        | z=~$(IY+d):4                                 | Test bit 4 of memory $(IY+{d}) (undocumented)
68 | 1 | 2 | BIT  | BIT 5, $(IY+d)      |      |        | z=~$(IY+d):5                                 | Test bit 5 of memory $(IY+{d}) (undocumented)
69 | 1 | 2 | BIT  | BIT 5, $(IY+d)      |      |        | z=~$(IY+d):5                                 | Test bit 5 of memory $(IY+{d}) (undocumented)
6a | 1 | 2 | BIT  | BIT 5, $(IY+d)      |      |        | z=~$(IY+d):5                                 | Test bit 5 of memory $(IY+{d}) (undocumented)
6b | 1 | 2 | BIT  | BIT 5, $(IY+d)      |      |        | z=~$(IY+d):5                                 | Test bit 5 of memory $(IY+{d}) (undocumented)
6c | 1 | 2 | BIT  | BIT 5, $(IY+d)      |      |        | z=~$(IY+d):5                                 | Test bit 5 of memory $(IY+{d}) (undocumented)
6d | 1 | 2 | BIT  | BIT 5, $(IY+d)      |      |        | z=~$(IY+d):5                                 | Test bit 5 of memory $(IY+{d}) (undocumented)
6e | 1 | 2 | BIT  | BIT 5, $(IY+d)      |      |        | z=~$(IY+d):5                                 | Test bit 5 of memory $(IY+{d})
6f | 1 | 2 | BIT  | BIT 5, $(IY+d)      |      |        | z=~$(IY+d):5                                 | Test bit 5 of memory $(IY+{d}) (undocumented)
70 | 1 | 2 | BIT  | BIT 6, $(IY+d)      |      |        | z=~$(IY+d):6                                 | Test bit 6 of memory $(IY+{d}) (undocumented)
71 | 1 | 2 | BIT  | BIT 6, $(IY+d)      |      |        | z=~$(IY+d):6                                 | Test bit 6 of memory $(IY+{d}) (undocumented)
72 | 1 | 2 | BIT  | BIT 6, $(IY+d)      |      |        | z=~$(IY+d):6                                 | Test bit 6 of memory $(IY+{d}) (undocumented)
73 | 1 | 2 | BIT  | BIT 6, $(IY+d)      |      |        | z=~$(IY+d):6                                 | Test bit 6 of memory $(IY+{d}) (undocumented)
74 | 1 | 2 | BIT  | BIT 6, $(IY+d)      |      |        | z=~$(IY+d):6                                 | Test bit 6 of memory $(IY+{d}) (undocumented)
75 | 1 | 2 | BIT  | BIT 6, $(IY+d)      |      |        | z=~$(IY+d):6                                 | Test bit 6 of memory $(IY+{d}) (undocumented)
76 | 1 | 2 | BIT  | BIT 6, $(IY+d)      |      |        | z=~$(IY+d):6                                 | Test bit 6 of memory $(IY+{d})
77 | 1 | 2 | BIT  | BIT 6, $(IY+d)      |      |        | z=~$(IY+d):6                                 | Test bit 6 of memory $(IY+{d}) (undocumented)
78 | 1 | 2 | BIT  | BIT 7, $(IY+d)      |      |        | z=~$(IY+d):7                                 | Test bit 7 of memory $(IY+{d}) (undocumented)
79 | 1 | 2 | BIT  | BIT 7, $(IY+d)      |      |        | z=~$(IY+d):7                                 | Test bit 7 of memory $(IY+{d}) (undocumented)
7a | 1 | 2 | BIT  | BIT 7, $(IY+d)      |      |        | z=~$(IY+d):7                                 | Test bit 7 of memory $(IY+{d}) (undocumented)
7b | 1 | 2 | BIT  | BIT 7, $(IY+d)      |      |        | z=~$(IY+d):7                                 | Test bit 7 of memory $(IY+{d}) (undocumented)
7c | 1 | 2 | BIT  | BIT 7, $(IY+d)      |      |        | z=~$(IY+d):7                                 | Test bit 7 of memory $(IY+{d}) (undocumented)
7d | 1 | 2 | BIT  | BIT 7, $(IY+d)      |      |        | z=~$(IY+d):7                                 | Test bit 7 of memory $(IY+{d}) (undocumented)
7e | 1 | 2 | BIT  | BIT 7, $(IY+d)      |      |        | z=~$(IY+d):7                                 | Test bit 7 of memory $(IY+{d})
7f | 1 | 2 | BIT  | BIT 7, $(IY+d)      |      |        | z=~$(IY+d):7                                 | Test bit 7 of memory $(IY+{d}) (undocumented)
80 | 1 | 2 | RES  | LD B, RES 0, (IY+d) |    B | (IY+d) | $(IY+d):0=0,B=$(IY+d)                        | Reset bit 0 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
81 | 1 | 2 | RES  | LD C, RES 0, (IY+d) |    C | (IY+d) | $(IY+d):0=0,C=$(IY+d)                        | Reset bit 0 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
82 | 1 | 2 | RES  | LD D, RES 0, (IY+d) |    D | (IY+d) | $(IY+d):0=0,D=$(IY+d)                        | Reset bit 0 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
83 | 1 | 2 | RES  | LD E, RES 0, (IY+d) |    E | (IY+d) | $(IY+d):0=0,E=$(IY+d)                        | Reset bit 0 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
84 | 1 | 2 | RES  | LD H, RES 0, (IY+d) |    H | (IY+d) | $(IY+d):0=0,H=$(IY+d)                        | Reset bit 0 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
85 | 1 | 2 | RES  | LD L, RES 0, (IY+d) |    L | (IY+d) | $(IY+d):0=0,L=$(IY+d)                        | Reset bit 0 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
86 | 1 | 2 | RES  | RES 0, (IY+d)       |      |        | $(IY+d):0=0                                  | Reset bit 0 of memory $(IY+{d})
87 | 1 | 2 | RES  | LD A, RES 0, (IY+d) |    A | (IY+d) | $(IY+d):0=0,A=$(IY+d)                        | Reset bit 0 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
88 | 1 | 2 | RES  | LD B, RES 1, (IY+d) |    B | (IY+d) | $(IY+d):1=0,B=$(IY+d)                        | Reset bit 1 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
89 | 1 | 2 | RES  | LD C, RES 1, (IY+d) |    C | (IY+d) | $(IY+d):1=0,C=$(IY+d)                        | Reset bit 1 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
8a | 1 | 2 | RES  | LD D, RES 1, (IY+d) |    D | (IY+d) | $(IY+d):1=0,D=$(IY+d)                        | Reset bit 1 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
8b | 1 | 2 | RES  | LD E, RES 1, (IY+d) |    E | (IY+d) | $(IY+d):1=0,E=$(IY+d)                        | Reset bit 1 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
8c | 1 | 2 | RES  | LD H, RES 1, (IY+d) |    H | (IY+d) | $(IY+d):1=0,H=$(IY+d)                        | Reset bit 1 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
8d | 1 | 2 | RES  | LD L, RES 1, (IY+d) |    L | (IY+d) | $(IY+d):1=0,L=$(IY+d)                        | Reset bit 1 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
8e | 1 | 2 | RES  | RES 1, (IY+d)       |      |        | $(IY+d):1=0                                  | Reset bit 1 of memory $(IY+{d})
8f | 1 | 2 | RES  | LD A, RES 1, (IY+d) |    A | (IY+d) | $(IY+d):1=0,A=$(IY+d)                        | Reset bit 1 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
90 | 1 | 2 | RES  | LD B, RES 2, (IY+d) |    B | (IY+d) | $(IY+d):2=0,B=$(IY+d)                        | Reset bit 2 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
91 | 1 | 2 | RES  | LD C, RES 2, (IY+d) |    C | (IY+d) | $(IY+d):2=0,C=$(IY+d)                        | Reset bit 2 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
92 | 1 | 2 | RES  | LD D, RES 2, (IY+d) |    D | (IY+d) | $(IY+d):2=0,D=$(IY+d)                        | Reset bit 2 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
93 | 1 | 2 | RES  | LD E, RES 2, (IY+d) |    E | (IY+d) | $(IY+d):2=0,E=$(IY+d)                        | Reset bit 2 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
94 | 1 | 2 | RES  | LD H, RES 2, (IY+d) |    H | (IY+d) | $(IY+d):2=0,H=$(IY+d)                        | Reset bit 2 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
95 | 1 | 2 | RES  | LD L, RES 2, (IY+d) |    L | (IY+d) | $(IY+d):2=0,L=$(IY+d)                        | Reset bit 2 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
96 | 1 | 2 | RES  | RES 2, (IY+d)       |      |        | $(IY+d):2=0                                  | Reset bit 2 of memory $(IY+{d})
97 | 1 | 2 | RES  | LD A, RES 2, (IY+d) |    A | (IY+d) | $(IY+d):2=0,A=$(IY+d)                        | Reset bit 2 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
98 | 1 | 2 | RES  | LD B, RES 3, (IY+d) |    B | (IY+d) | $(IY+d):3=0,B=$(IY+d)                        | Reset bit 3 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
99 | 1 | 2 | RES  | LD C, RES 3, (IY+d) |    C | (IY+d) | $(IY+d):3=0,C=$(IY+d)                        | Reset bit 3 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
9a | 1 | 2 | RES  | LD D, RES 3, (IY+d) |    D | (IY+d) | $(IY+d):3=0,D=$(IY+d)                        | Reset bit 3 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
9b | 1 | 2 | RES  | LD E, RES 3, (IY+d) |    E | (IY+d) | $(IY+d):3=0,E=$(IY+d)                        | Reset bit 3 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
9c | 1 | 2 | RES  | LD H, RES 3, (IY+d) |    H | (IY+d) | $(IY+d):3=0,H=$(IY+d)                        | Reset bit 3 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
9d | 1 | 2 | RES  | LD L, RES 3, (IY+d) |    L | (IY+d) | $(IY+d):3=0,L=$(IY+d)                        | Reset bit 3 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
9e | 1 | 2 | RES  | RES 3, (IY+d)       |      |        | $(IY+d):3=0                                  | Reset bit 3 of memory $(IY+{d})
9f | 1 | 2 | RES  | LD A, RES 3, (IY+d) |    A | (IY+d) | $(IY+d):3=0,A=$(IY+d)                        | Reset bit 3 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
a0 | 1 | 2 | RES  | LD B, RES 4, (IY+d) |    B | (IY+d) | $(IY+d):4=0,B=$(IY+d)                        | Reset bit 4 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
a1 | 1 | 2 | RES  | LD C, RES 4, (IY+d) |    C | (IY+d) | $(IY+d):4=0,C=$(IY+d)                        | Reset bit 4 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
a2 | 1 | 2 | RES  | LD D, RES 4, (IY+d) |    D | (IY+d) | $(IY+d):4=0,D=$(IY+d)                        | Reset bit 4 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
a3 | 1 | 2 | RES  | LD E, RES 4, (IY+d) |    E | (IY+d) | $(IY+d):4=0,E=$(IY+d)                        | Reset bit 4 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
a4 | 1 | 2 | RES  | LD H, RES 4, (IY+d) |    H | (IY+d) | $(IY+d):4=0,H=$(IY+d)                        | Reset bit 4 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
a5 | 1 | 2 | RES  | LD L, RES 4, (IY+d) |    L | (IY+d) | $(IY+d):4=0,L=$(IY+d)                        | Reset bit 4 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
a6 | 1 | 2 | RES  | RES 4, (IY+d)       |      |        | $(IY+d):4=0                                  | Reset bit 4 of memory $(IY+{d})
a7 | 1 | 2 | RES  | LD A, RES 4, (IY+d) |    A | (IY+d) | $(IY+d):4=0,A=$(IY+d)                        | Reset bit 4 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
a8 | 1 | 2 | RES  | LD B, RES 5, (IY+d) |    B | (IY+d) | $(IY+d):5=0,B=$(IY+d)                        | Reset bit 5 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
a9 | 1 | 2 | RES  | LD C, RES 5, (IY+d) |    C | (IY+d) | $(IY+d):5=0,C=$(IY+d)                        | Reset bit 5 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
aa | 1 | 2 | RES  | LD D, RES 5, (IY+d) |    D | (IY+d) | $(IY+d):5=0,D=$(IY+d)                        | Reset bit 5 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
ab | 1 | 2 | RES  | LD E, RES 5, (IY+d) |    E | (IY+d) | $(IY+d):5=0,E=$(IY+d)                        | Reset bit 5 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
ac | 1 | 2 | RES  | LD H, RES 5, (IY+d) |    H | (IY+d) | $(IY+d):5=0,H=$(IY+d)                        | Reset bit 5 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
ad | 1 | 2 | RES  | LD L, RES 5, (IY+d) |    L | (IY+d) | $(IY+d):5=0,L=$(IY+d)                        | Reset bit 5 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
ae | 1 | 2 | RES  | RES 5, (IY+d)       |      |        | $(IY+d):5=0                                  | Reset bit 5 of memory $(IY+{d})
af | 1 | 2 | RES  | LD A, RES 5, (IY+d) |    A | (IY+d) | $(IY+d):5=0,A=$(IY+d)                        | Reset bit 5 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
b0 | 1 | 2 | RES  | LD B, RES 6, (IY+d) |    B | (IY+d) | $(IY+d):6=0,B=$(IY+d)                        | Reset bit 6 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
b1 | 1 | 2 | RES  | LD C, RES 6, (IY+d) |    C | (IY+d) | $(IY+d):6=0,C=$(IY+d)                        | Reset bit 6 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
b2 | 1 | 2 | RES  | LD D, RES 6, (IY+d) |    D | (IY+d) | $(IY+d):6=0,D=$(IY+d)                        | Reset bit 6 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
b3 | 1 | 2 | RES  | LD E, RES 6, (IY+d) |    E | (IY+d) | $(IY+d):6=0,E=$(IY+d)                        | Reset bit 6 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
b4 | 1 | 2 | RES  | LD H, RES 6, (IY+d) |    H | (IY+d) | $(IY+d):6=0,H=$(IY+d)                        | Reset bit 6 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
b5 | 1 | 2 | RES  | LD L, RES 6, (IY+d) |    L | (IY+d) | $(IY+d):6=0,L=$(IY+d)                        | Reset bit 6 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
b6 | 1 | 2 | RES  | RES 6, (IY+d)       |      |        | $(IY+d):6=0                                  | Reset bit 6 of memory $(IY+{d})
b7 | 1 | 2 | RES  | LD A, RES 6, (IY+d) |    A | (IY+d) | $(IY+d):6=0,A=$(IY+d)                        | Reset bit 6 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
b8 | 1 | 2 | RES  | LD B, RES 7, (IY+d) |    B | (IY+d) | $(IY+d):7=0,B=$(IY+d)                        | Reset bit 7 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
b9 | 1 | 2 | RES  | LD C, RES 7, (IY+d) |    C | (IY+d) | $(IY+d):7=0,C=$(IY+d)                        | Reset bit 7 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
ba | 1 | 2 | RES  | LD D, RES 7, (IY+d) |    D | (IY+d) | $(IY+d):7=0,D=$(IY+d)                        | Reset bit 7 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
bb | 1 | 2 | RES  | LD E, RES 7, (IY+d) |    E | (IY+d) | $(IY+d):7=0,E=$(IY+d)                        | Reset bit 7 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
bc | 1 | 2 | RES  | LD H, RES 7, (IY+d) |    H | (IY+d) | $(IY+d):7=0,H=$(IY+d)                        | Reset bit 7 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
bd | 1 | 2 | RES  | LD L, RES 7, (IY+d) |    L | (IY+d) | $(IY+d):7=0,L=$(IY+d)                        | Reset bit 7 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
be | 1 | 2 | RES  | RES 7, (IY+d)       |      |        | $(IY+d):7=0                                  | Reset bit 7 of memory $(IY+{d})
bf | 1 | 2 | RES  | LD A, RES 7, (IY+d) |    A | (IY+d) | $(IY+d):7=0,A=$(IY+d)                        | Reset bit 7 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
c0 | 1 | 2 | SET  | LD B, SET 0, (IY+d) |    B | (IY+d) | $(IY+d):0=1,B=$(IY+d)                        | Set bit 0 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
c1 | 1 | 2 | SET  | LD C, SET 0, (IY+d) |    C | (IY+d) | $(IY+d):0=1,C=$(IY+d)                        | Set bit 0 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
c2 | 1 | 2 | SET  | LD D, SET 0, (IY+d) |    D | (IY+d) | $(IY+d):0=1,D=$(IY+d)                        | Set bit 0 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
c3 | 1 | 2 | SET  | LD E, SET 0, (IY+d) |    E | (IY+d) | $(IY+d):0=1,E=$(IY+d)                        | Set bit 0 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
c4 | 1 | 2 | SET  | LD H, SET 0, (IY+d) |    H | (IY+d) | $(IY+d):0=1,H=$(IY+d)                        | Set bit 0 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
c5 | 1 | 2 | SET  | LD L, SET 0, (IY+d) |    L | (IY+d) | $(IY+d):0=1,L=$(IY+d)                        | Set bit 0 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
c6 | 1 | 2 | SET  | SET 0, (IY+d)       |      |        | $(IY+d):0=1                                  | Set bit 0 of memory $(IY+{d})
c7 | 1 | 2 | SET  | LD A, SET 0, (IY+d) |    A | (IY+d) | $(IY+d):0=1,A=$(IY+d)                        | Set bit 0 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
c8 | 1 | 2 | SET  | LD B, SET 1, (IY+d) |    B | (IY+d) | $(IY+d):1=1,B=$(IY+d)                        | Set bit 1 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
c9 | 1 | 2 | SET  | LD C, SET 1, (IY+d) |    C | (IY+d) | $(IY+d):1=1,C=$(IY+d)                        | Set bit 1 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
ca | 1 | 2 | SET  | LD D, SET 1, (IY+d) |    D | (IY+d) | $(IY+d):1=1,D=$(IY+d)                        | Set bit 1 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
cb | 1 | 2 | SET  | LD E, SET 1, (IY+d) |    E | (IY+d) | $(IY+d):1=1,E=$(IY+d)                        | Set bit 1 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
cc | 1 | 2 | SET  | LD H, SET 1, (IY+d) |    H | (IY+d) | $(IY+d):1=1,H=$(IY+d)                        | Set bit 1 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
cd | 1 | 2 | SET  | LD L, SET 1, (IY+d) |    L | (IY+d) | $(IY+d):1=1,L=$(IY+d)                        | Set bit 1 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
ce | 1 | 2 | SET  | SET 1, (IY+d)       |      |        | $(IY+d):1=1                                  | Set bit 1 of memory $(IY+{d})
cf | 1 | 2 | SET  | LD A, SET 1, (IY+d) |    A | (IY+d) | $(IY+d):1=1,A=$(IY+d)                        | Set bit 1 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
d0 | 1 | 2 | SET  | LD B, SET 2, (IY+d) |    B | (IY+d) | $(IY+d):2=1,B=$(IY+d)                        | Set bit 2 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
d1 | 1 | 2 | SET  | LD C, SET 2, (IY+d) |    C | (IY+d) | $(IY+d):2=1,C=$(IY+d)                        | Set bit 2 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
d2 | 1 | 2 | SET  | LD D, SET 2, (IY+d) |    D | (IY+d) | $(IY+d):2=1,D=$(IY+d)                        | Set bit 2 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
d3 | 1 | 2 | SET  | LD E, SET 2, (IY+d) |    E | (IY+d) | $(IY+d):2=1,E=$(IY+d)                        | Set bit 2 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
d4 | 1 | 2 | SET  | LD H, SET 2, (IY+d) |    H | (IY+d) | $(IY+d):2=1,H=$(IY+d)                        | Set bit 2 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
d5 | 1 | 2 | SET  | LD L, SET 2, (IY+d) |    L | (IY+d) | $(IY+d):2=1,L=$(IY+d)                        | Set bit 2 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
d6 | 1 | 2 | SET  | SET 2, (IY+d)       |      |        | $(IY+d):2=1                                  | Set bit 2 of memory $(IY+{d})
d7 | 1 | 2 | SET  | LD A, SET 2, (IY+d) |    A | (IY+d) | $(IY+d):2=1,A=$(IY+d)                        | Set bit 2 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
d8 | 1 | 2 | SET  | LD B, SET 3, (IY+d) |    B | (IY+d) | $(IY+d):3=1,B=$(IY+d)                        | Set bit 3 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
d9 | 1 | 2 | SET  | LD C, SET 3, (IY+d) |    C | (IY+d) | $(IY+d):3=1,C=$(IY+d)                        | Set bit 3 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
da | 1 | 2 | SET  | LD D, SET 3, (IY+d) |    D | (IY+d) | $(IY+d):3=1,D=$(IY+d)                        | Set bit 3 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
db | 1 | 2 | SET  | LD E, SET 3, (IY+d) |    E | (IY+d) | $(IY+d):3=1,E=$(IY+d)                        | Set bit 3 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
dc | 1 | 2 | SET  | LD H, SET 3, (IY+d) |    H | (IY+d) | $(IY+d):3=1,H=$(IY+d)                        | Set bit 3 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
dd | 1 | 2 | SET  | LD L, SET 3, (IY+d) |    L | (IY+d) | $(IY+d):3=1,L=$(IY+d)                        | Set bit 3 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
de | 1 | 2 | SET  | SET 3, (IY+d)       |      |        | $(IY+d):3=1                                  | Set bit 3 of memory $(IY+{d})
df | 1 | 2 | SET  | LD A, SET 3, (IY+d) |    A | (IY+d) | $(IY+d):3=1,A=$(IY+d)                        | Set bit 3 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
e0 | 1 | 2 | SET  | LD B, SET 4, (IY+d) |    B | (IY+d) | $(IY+d):4=1,B=$(IY+d)                        | Set bit 4 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
e1 | 1 | 2 | SET  | LD C, SET 4, (IY+d) |    C | (IY+d) | $(IY+d):4=1,C=$(IY+d)                        | Set bit 4 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
e2 | 1 | 2 | SET  | LD D, SET 4, (IY+d) |    D | (IY+d) | $(IY+d):4=1,D=$(IY+d)                        | Set bit 4 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
e3 | 1 | 2 | SET  | LD E, SET 4, (IY+d) |    E | (IY+d) | $(IY+d):4=1,E=$(IY+d)                        | Set bit 4 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
e4 | 1 | 2 | SET  | LD H, SET 4, (IY+d) |    H | (IY+d) | $(IY+d):4=1,H=$(IY+d)                        | Set bit 4 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
e5 | 1 | 2 | SET  | LD L, SET 4, (IY+d) |    L | (IY+d) | $(IY+d):4=1,L=$(IY+d)                        | Set bit 4 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
e6 | 1 | 2 | SET  | SET 4, (IY+d)       |      |        | $(IY+d):4=1                                  | Set bit 4 of memory $(IY+{d})
e7 | 1 | 2 | SET  | LD A, SET 4, (IY+d) |    A | (IY+d) | $(IY+d):4=1,A=$(IY+d)                        | Set bit 4 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
e8 | 1 | 2 | SET  | LD B, SET 5, (IY+d) |    B | (IY+d) | $(IY+d):5=1,B=$(IY+d)                        | Set bit 5 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
e9 | 1 | 2 | SET  | LD C, SET 5, (IY+d) |    C | (IY+d) | $(IY+d):5=1,C=$(IY+d)                        | Set bit 5 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
ea | 1 | 2 | SET  | LD D, SET 5, (IY+d) |    D | (IY+d) | $(IY+d):5=1,D=$(IY+d)                        | Set bit 5 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
eb | 1 | 2 | SET  | LD E, SET 5, (IY+d) |    E | (IY+d) | $(IY+d):5=1,E=$(IY+d)                        | Set bit 5 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
ec | 1 | 2 | SET  | LD H, SET 5, (IY+d) |    H | (IY+d) | $(IY+d):5=1,H=$(IY+d)                        | Set bit 5 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
ed | 1 | 2 | SET  | LD L, SET 5, (IY+d) |    L | (IY+d) | $(IY+d):5=1,L=$(IY+d)                        | Set bit 5 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
ee | 1 | 2 | SET  | SET 5, (IY+d)       |      |        | $(IY+d):5=1                                  | Set bit 5 of memory $(IY+{d})
ef | 1 | 2 | SET  | LD A, SET 5, (IY+d) |    A | (IY+d) | $(IY+d):5=1,A=$(IY+d)                        | Set bit 5 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
f0 | 1 | 2 | SET  | LD B, SET 6, (IY+d) |    B | (IY+d) | $(IY+d):6=1,B=$(IY+d)                        | Set bit 6 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
f1 | 1 | 2 | SET  | LD C, SET 6, (IY+d) |    C | (IY+d) | $(IY+d):6=1,C=$(IY+d)                        | Set bit 6 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
f2 | 1 | 2 | SET  | LD D, SET 6, (IY+d) |    D | (IY+d) | $(IY+d):6=1,D=$(IY+d)                        | Set bit 6 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
f3 | 1 | 2 | SET  | LD E, SET 6, (IY+d) |    E | (IY+d) | $(IY+d):6=1,E=$(IY+d)                        | Set bit 6 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
f4 | 1 | 2 | SET  | LD H, SET 6, (IY+d) |    H | (IY+d) | $(IY+d):6=1,H=$(IY+d)                        | Set bit 6 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
f5 | 1 | 2 | SET  | LD L, SET 6, (IY+d) |    L | (IY+d) | $(IY+d):6=1,L=$(IY+d)                        | Set bit 6 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
f6 | 1 | 2 | SET  | SET 6, (IY+d)       |      |        | $(IY+d):6=1                                  | Set bit 6 of memory $(IY+{d})
f7 | 1 | 2 | SET  | LD A, SET 6, (IY+d) |    A | (IY+d) | $(IY+d):6=1,A=$(IY+d)                        | Set bit 6 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
f8 | 1 | 2 | SET  | LD B, SET 7, (IY+d) |    B | (IY+d) | $(IY+d):7=1,B=$(IY+d)                        | Set bit 7 of memory $(IY+{d}), Load register B with memory $(IY+{d}) (undocumented)
f9 | 1 | 2 | SET  | LD C, SET 7, (IY+d) |    C | (IY+d) | $(IY+d):7=1,C=$(IY+d)                        | Set bit 7 of memory $(IY+{d}), Load register C with memory $(IY+{d}) (undocumented)
fa | 1 | 2 | SET  | LD D, SET 7, (IY+d) |    D | (IY+d) | $(IY+d):7=1,D=$(IY+d)                        | Set bit 7 of memory $(IY+{d}), Load register D with memory $(IY+{d}) (undocumented)
fb | 1 | 2 | SET  | LD E, SET 7, (IY+d) |    E | (IY+d) | $(IY+d):7=1,E=$(IY+d)                        | Set bit 7 of memory $(IY+{d}), Load register E with memory $(IY+{d}) (undocumented)
fc | 1 | 2 | SET  | LD H, SET 7, (IY+d) |    H | (IY+d) | $(IY+d):7=1,H=$(IY+d)                        | Set bit 7 of memory $(IY+{d}), Load register H with memory $(IY+{d}) (undocumented)
fd | 1 | 2 | SET  | LD L, SET 7, (IY+d) |    L | (IY+d) | $(IY+d):7=1,L=$(IY+d)                        | Set bit 7 of memory $(IY+{d}), Load register L with memory $(IY+{d}) (undocumented)
fe | 1 | 2 | SET  | SET 7, (IY+d)       |      |        | $(IY+d):7=1                                  | Set bit 7 of memory $(IY+{d})
ff | 1 | 2 | SET  | LD A, SET 7, (IY+d) |    A | (IY+d) | $(IY+d):7=1,A=$(IY+d)                        | Set bit 7 of memory $(IY+{d}), Load register A with memory $(IY+{d}) (undocumented)
