Data_For_RDAFlowver5.0
	top level½…
dbg_hubT
synthFileNamesW
10Q/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/BRAM_SINGLE_MACRO.vhdT
11N/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/BRAM_TDP_MACRO.vhdX
12R/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/COUNTER_LOAD_MACRO.vhdV
13P/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/COUNTER_TC_MACRO.vhdV
14P/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/EQ_COMPARE_MACRO.vhdS
20M/mnt/storage/sw/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/ADDSUB_MACRO.vZ
15T/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/FIFO_DUALCLOCK_MACRO.vhdU
21O/mnt/storage/sw/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/BRAM_SDP_MACRO.vU
16O/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/FIFO_SYNC_MACRO.vhdX
22R/mnt/storage/sw/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.vP
17J/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/MACC_MACRO.vhdP
18J/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/MULT_MACRO.vhdU
23O/mnt/storage/sw/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/BRAM_TDP_MACRO.vT
19N/mnt/storage/sw/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/ADDMACC_MACRO.vY
24S/mnt/storage/sw/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/COUNTER_LOAD_MACRO.vW
25Q/mnt/storage/sw/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.vQ
30K/mnt/storage/sw/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/MULT_MACRO.v
NumFileNames71W
26Q/mnt/storage/sw/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/EQ_COMPARE_MACRO.vW
31Q/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/retarget/MULT18X18.vhdJ
1E/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_VCOMP.vhd[
27U/mnt/storage/sw/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.vX
32R/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unisims/retarget/MULT18X18S.vhdI
2D/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_VPKG.vhdV
28P/mnt/storage/sw/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/FIFO_SYNC_MACRO.vM
33G/mnt/storage/sw/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.svG
3B/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.vQ
29K/mnt/storage/sw/Xilinx/Vivado/2020.2/data/verilog/src/unimacro/MACC_MACRO.vS
34M/mnt/storage/sw/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.svJ
4E/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/internal_cells.vÒ
35Ë/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/xsdbm_v3_0_vl_rfs.vá
40Ú/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh@
5;/mnt/storage/sw/Xilinx/Vivado/2020.2/scripts/rt/data/BUFT.vÙ
36Ò/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_in.vhÙ
41Ò/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs.vhS
6N/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/unimacro_VCOMP.vhdÚ
37Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_i2x.vhâ
42Û/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vhR
7M/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/ADDMACC_MACRO.vhdÚ
38Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_icn.vhÞ
43×/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_core.vhQ
8L/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/ADDSUB_MACRO.vhdß
39Ø/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_ports.vhÝ
44Ö/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_ext.vhá
50Ú/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vhS
9N/mnt/storage/sw/Xilinx/Vivado/2020.2/data/vhdl/src/unimacro/BRAM_SDP_MACRO.vhdå
45Þ/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vhÒ
51Ë/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/ltlib_v1_0_vl_rfs.vÝ
46Ö/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_vec.vhÚ
52Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/ltlib_v1_0_0_ver.vhâ
47Û/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vhÝ
53Ö/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/ltlib_v1_0_0_lib_fn.vhá
48Ú/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vhÊ
54Ã/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/synth/dbg_hub.vÝ
49Ö/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/verilog/xsdbm_v3_0_0_id_map.vhÝ
60Ö/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/numeric_std.vhdÝ
55Ö/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhdØ
61Ñ/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/textio.vhdá
56Ú/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.gen/sources_1/ip/dbg_hub/hdl/fifo_generator_v13_1_vhsyn_rfs.vhdÚ
62Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/timing_p.vhdD
57>/mnt/storage/sw/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhdÚ
63Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/timing_b.vhdÚ
58Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/std_1164.vhdÚ
64Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/prmtvs_p.vhdÚ
59Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/standard.vhdÚ
70Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_attr.vhdÚ
65Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/prmtvs_b.vhdÚ
66Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_arit.vhdÚ
67Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_unsi.vhdÚ
68Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_sign.vhdÚ
69Ó/home/dcs/git/mopshub/Vivado/mopshub_v1/mopshub_board_v1/mopshub_board_v1.runs/impl_1/.Xil/Vivado-6305-chipdev2.physik.uni-wuppertal.de/dc_drv.0/dc/prj_ip.runs/dbg_hub_synth_1/vhdl_packages/1993/src/syn_misc.vhdY

synthStatsK
caseNotFullNoDefault

L11993
Mnullname
F35
O
next_state­,
ElaboratedNamesForRQS“,
DSP_RAMi
6840321^ { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/cnt_is_zero_i}  } i
50221057] { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_i}  } h
50216961\ { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/count0_i}  } £
21991427– { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg}  } P
3760129E { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/CORE_ID_SEL_i}  } ß
49123329Ò { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rd_flush_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rd_flush_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_i__0} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_i__0}  } W
3321857L { {inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg0_i}  } c
47276033W { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr0_i}  } ›
34299907Ž { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp_i}  } P
3878913E { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/COMMAND_SEL_i}  } w
10227713k { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt0_i}  } l
47640577` { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd0_i}  } V
3080193K { {inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter0_i}  } Q
11280385E { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT0_i}  } n
6819841c { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count0_i}  } ›
33366019Ž { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp_i} {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp_i}  } {
9691137p { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_ICON_INTERFACE_SEL_MASK/SL_DEN_MASK_O_i}  } n
47644673b { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i}  } q
47611905e { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/wdc_eq_zero_i__2}  } n
7303169c { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_bit_count0_i}  } P
11571201D { {inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iGOT_SYNC_i}  } 
blackBoxInfoƒ
synth_design
Cputime1
blackBoxPerc-nan
	directive 
isIncremental0
Runtime1
Threads used4W
argsO-verilog_define default::[not_specified] -top  dbg_hub -part  xc7a200tfbg484-2 
resynthPerc0.00œ
synth_design_metrics
	smallSrls-1
srlsWithResetLogic-1
shallowRAMWithAttribute-1
hierMFO0
bigRAMs-1
NetsWithMixedFanouts-1
DSPsWithKeep0$
mismatchedAddSubOperatorWidths-1
lowMaxFanout-1
NumUnregisteredPorts0
caseNotFullNoDefault1
RQS_Results