Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'CONVOLUTION_MODULE'

Design Information
------------------
Command Line   : map -intstyle ise -p xa7z020-clg400-1I -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off
-power off -o CONVOLUTION_MODULE_map.ncd CONVOLUTION_MODULE.ngd
CONVOLUTION_MODULE.pcf 
Target Device  : xa7z020
Target Package : clg400
Target Speed   : -1i
Mapper Version : azynq -- $Revision: 1.55 $
Mapped Date    : Sun Apr 12 20:29:41 2020

WARNING:LIT:701 - PAD symbol "CLK" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "CLK" is not constrained (LOC) to a specific
   location.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 34 secs 
Total CPU  time at the beginning of Placer: 32 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7a07bf3c) REAL time: 36 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7a07bf3c) REAL time: 37 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7a07bf3c) REAL time: 37 secs 

Phase 4.2  Initial Placement for Architecture Specific Features
....
Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:8e0d37a3) REAL time: 43 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:8e0d37a3) REAL time: 43 secs 

Phase 6.3  Local Placement Optimization
....
Phase 6.3  Local Placement Optimization (Checksum:8a06a1c4) REAL time: 43 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:8a06a1c4) REAL time: 43 secs 

Phase 8.8  Global Placement
..............
.......................................................................................................
...............................................................................................................................................................................................................
..............................................................................