****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : fifo1_sram
Version: O-2018.06
Date   : Thu Apr  9 11:48:52 2020
****************************************


  Startpoint: wdata_in[2]
               (input port clocked by wclk2x)
  Endpoint: wdata_reg_2_
               (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0110     0.0110 r
  wdata_in[2] (in)                                   0.0673                     0.0207 &   0.0317 r
  wdata_in[2] (net)            1  39.6516 
  ZINV_inst_105/A (INVX16_LVT)              0.0000   0.0733   1.0000   0.0000   0.0210 &   0.0527 r
  ZINV_inst_105/Y (INVX16_LVT)                       0.0475   1.0000            0.0066 &   0.0593 f
  ZINV_12 (net)                1  52.4088 
  U68/A (INVX32_LVT)                       -0.0087   0.0475   1.0000  -0.0066   0.0200 &   0.0793 f
  U68/Y (INVX32_LVT)                                 0.0305   1.0000            0.0139 &   0.0932 r
  n20 (net)                    1 2257.0752 
  io_r_wdata_in_2_/PADIO (I1025_NS)         0.0000   0.0305   1.0000   0.0000   0.0000 &   0.0932 r
  io_r_wdata_in_2_/DOUT (I1025_NS)                   0.1074   1.0000            0.1792 &   0.2724 r
  io_r_wdata_in_2__net (net)   1  31.3421 
  wdata_reg_2_/D (SDFFARX2_LVT)            -0.0204   0.0769   1.0000  -0.0145  -0.0147 &   0.2577 r
  data arrival time                                                                        0.2577

  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk2x (in)                                        4.1423                     0.0325 &   0.0325 r
  wclk2x (net)                 1 2283.1614 
  io_b_wclk2x/PADIO (I1025_NS)              0.0000   6.5884   1.0000   0.0000   3.2669 &   3.2995 r
  io_b_wclk2x/DOUT (I1025_NS)                        0.1191   1.0000            0.3113 &   3.6107 r
  io_b_wclk2x_net (net)        8  35.4331 
  wdata_reg_2_/CLK (SDFFARX2_LVT)           0.0000   0.0860   1.0000  -0.0000   0.0003 &   3.6110 r
  clock reconvergence pessimism                                                 0.0000     3.6110
  clock uncertainty                                                             0.0100     3.6210
  library hold time                                           1.0000           -0.0288     3.5921
  data required time                                                                       3.5921
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5921
  data arrival time                                                                       -0.2577
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.3344


  Startpoint: wdata_in[5]
               (input port clocked by wclk2x)
  Endpoint: wdata_reg_5_
               (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0110     0.0110 r
  wdata_in[5] (in)                                   0.0661                     0.0206 &   0.0316 r
  wdata_in[5] (net)            1  39.0395 
  ZINV_inst_107/A (INVX16_LVT)              0.0000   0.0717   1.0000   0.0000   0.0201 &   0.0517 r
  ZINV_inst_107/Y (INVX16_LVT)                       0.0468   1.0000            0.0070 &   0.0587 f
  ZINV_14 (net)                1  54.5814 
  U65/A (INVX32_LVT)                       -0.0012   0.0468   1.0000  -0.0009   0.0265 &   0.0852 f
  U65/Y (INVX32_LVT)                                 0.0297   1.0000            0.0134 &   0.0986 r
  n17 (net)                    1 2258.0010 
  io_r_wdata_in_5_/PADIO (I1025_NS)         0.0000   0.0297   1.0000   0.0000   0.0000 &   0.0986 r
  io_r_wdata_in_5_/DOUT (I1025_NS)                   0.0940   1.0000            0.1760 &   0.2746 r
  io_r_wdata_in_5__net (net)   1  13.4939 
  wdata_reg_5_/D (SDFFARX2_LVT)             0.0000   0.0699   1.0000   0.0000  -0.0093 &   0.2653 r
  data arrival time                                                                        0.2653

  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk2x (in)                                        4.1423                     0.0325 &   0.0325 r
  wclk2x (net)                 1 2283.1614 
  io_b_wclk2x/PADIO (I1025_NS)              0.0000   6.5884   1.0000   0.0000   3.2669 &   3.2995 r
  io_b_wclk2x/DOUT (I1025_NS)                        0.1191   1.0000            0.3113 &   3.6107 r
  io_b_wclk2x_net (net)        8  35.4331 
  wdata_reg_5_/CLK (SDFFARX2_LVT)           0.0000   0.0860   1.0000  -0.0000   0.0002 &   3.6109 r
  clock reconvergence pessimism                                                 0.0000     3.6109
  clock uncertainty                                                             0.0100     3.6209
  library hold time                                           1.0000           -0.0290     3.5920
  data required time                                                                       3.5920
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5920
  data arrival time                                                                       -0.2653
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.3267


  Startpoint: wdata_in[3]
               (input port clocked by wclk2x)
  Endpoint: wdata_reg_3_
               (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0110     0.0110 r
  wdata_in[3] (in)                                   0.0594                     0.0184 &   0.0294 r
  wdata_in[3] (net)            1  35.0158 
  ZINV_inst_106/A (INVX16_LVT)              0.0000   0.0644   1.0000   0.0000   0.0179 &   0.0473 r
  ZINV_inst_106/Y (INVX16_LVT)                       0.0432   1.0000            0.0073 &   0.0546 f
  ZINV_13 (net)                1  58.6257 
  U63/A (INVX32_LVT)                       -0.0099   0.0432   1.0000  -0.0075   0.0238 &   0.0784 f
  U63/Y (INVX32_LVT)                                 0.0279   1.0000            0.0130 &   0.0915 r
  n15 (net)                    1 2256.8101 
  io_r_wdata_in_3_/PADIO (I1025_NS)         0.0000   0.0279   1.0000   0.0000   0.0000 &   0.0915 r
  io_r_wdata_in_3_/DOUT (I1025_NS)                   0.1037   1.0000            0.1794 &   0.2708 r
  io_r_wdata_in_3__net (net)   1  24.2316 
  wdata_reg_3_/D (SDFFARX2_LVT)             0.0000   0.0753   1.0000   0.0000  -0.0049 &   0.2660 r
  data arrival time                                                                        0.2660

  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk2x (in)                                        4.1423                     0.0325 &   0.0325 r
  wclk2x (net)                 1 2283.1614 
  io_b_wclk2x/PADIO (I1025_NS)              0.0000   6.5884   1.0000   0.0000   3.2669 &   3.2995 r
  io_b_wclk2x/DOUT (I1025_NS)                        0.1191   1.0000            0.3113 &   3.6107 r
  io_b_wclk2x_net (net)        8  35.4331 
  wdata_reg_3_/CLK (SDFFARX2_LVT)           0.0000   0.0860   1.0000  -0.0000   0.0003 &   3.6110 r
  clock reconvergence pessimism                                                 0.0000     3.6110
  clock uncertainty                                                             0.0100     3.6210
  library hold time                                           1.0000           -0.0289     3.5921
  data required time                                                                       3.5921
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5921
  data arrival time                                                                       -0.2660
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.3262


  Startpoint: wdata_in[0]
               (input port clocked by wclk2x)
  Endpoint: wdata_reg_0_
               (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0110     0.0110 r
  wdata_in[0] (in)                                   0.0679                     0.0198 &   0.0308 r
  wdata_in[0] (net)            1  39.7346 
  U41/A (INVX16_LVT)                        0.0000   0.0755   1.0000   0.0000   0.0233 &   0.0541 r
  U41/Y (INVX16_LVT)                                 0.0476   1.0000            0.0057 &   0.0598 f
  n59 (net)                    1  43.4020 
  U70/A (INVX32_LVT)                        0.0000   0.0476   1.0000   0.0000   0.0196 &   0.0794 f
  U70/Y (INVX32_LVT)                                 0.0302   1.0000            0.0136 &   0.0930 r
  n22 (net)                    1 2257.4766 
  io_r_wdata_in_0_/PADIO (I1025_NS)         0.0000   0.0302   1.0000   0.0000   0.0000 &   0.0930 r
  io_r_wdata_in_0_/DOUT (I1025_NS)                   0.1137   1.0000            0.1802 &   0.2732 r
  io_r_wdata_in_0__net (net)   1  36.1455 
  wdata_reg_0_/D (SDFFARX2_LVT)             0.0000   0.0820   1.0000   0.0000   0.0045 &   0.2777 r
  data arrival time                                                                        0.2777

  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk2x (in)                                        4.1423                     0.0325 &   0.0325 r
  wclk2x (net)                 1 2283.1614 
  io_b_wclk2x/PADIO (I1025_NS)              0.0000   6.5884   1.0000   0.0000   3.2669 &   3.2995 r
  io_b_wclk2x/DOUT (I1025_NS)                        0.1191   1.0000            0.3113 &   3.6107 r
  io_b_wclk2x_net (net)        8  35.4331 
  wdata_reg_0_/CLK (SDFFARX2_LVT)           0.0000   0.0860   1.0000   0.0000   0.0003 &   3.6110 r
  clock reconvergence pessimism                                                 0.0000     3.6110
  clock uncertainty                                                             0.0100     3.6210
  library hold time                                           1.0000           -0.0288     3.5922
  data required time                                                                       3.5922
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5922
  data arrival time                                                                       -0.2777
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.3145


  Startpoint: wdata_in[4]
               (input port clocked by wclk2x)
  Endpoint: wdata_reg_4_
               (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0110     0.0110 f
  wdata_in[4] (in)                                   0.0494                     0.0172 &   0.0282 f
  wdata_in[4] (net)            1  29.7798 
  U35/A (INVX0_RVT)                         0.0000   0.0515   1.0000   0.0000   0.0120 &   0.0402 f
  U35/Y (INVX0_RVT)                                  0.0444   1.0000            0.0399 &   0.0802 r
  n47 (net)                    1   4.4631 
  U27/A (NBUFFX8_LVT)                       0.0000   0.0445   1.0000   0.0000   0.0002 &   0.0804 r
  U27/Y (NBUFFX8_LVT)                                0.0301   1.0000            0.0270 &   0.1074 r
  n48 (net)                    1  32.7372 
  U64/A (INVX32_LVT)                       -0.0031   0.0301   1.0000  -0.0024   0.0066 &   0.1140 r
  U64/Y (INVX32_LVT)                                 0.0181   1.0000            0.0049 &   0.1189 f
  n16 (net)                    1 2265.5085 
  io_r_wdata_in_4_/PADIO (I1025_NS)         0.0000   0.0181   1.0000   0.0000   0.0000 &   0.1189 f
  io_r_wdata_in_4_/DOUT (I1025_NS)                   0.0780   1.0000            0.1441 &   0.2630 f
  io_r_wdata_in_4__net (net)   1  18.8478 
  wdata_reg_4_/D (SDFFARX2_LVT)            -0.0072   0.0701   1.0000  -0.0011   0.0132 &   0.2762 f
  data arrival time                                                                        0.2762

  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk2x (in)                                        4.1423                     0.0325 &   0.0325 r
  wclk2x (net)                 1 2283.1614 
  io_b_wclk2x/PADIO (I1025_NS)              0.0000   6.5884   1.0000   0.0000   3.2669 &   3.2995 r
  io_b_wclk2x/DOUT (I1025_NS)                        0.1191   1.0000            0.3113 &   3.6107 r
  io_b_wclk2x_net (net)        8  35.4331 
  wdata_reg_4_/CLK (SDFFARX2_LVT)           0.0000   0.0860   1.0000  -0.0000   0.0002 &   3.6110 r
  clock reconvergence pessimism                                                 0.0000     3.6110
  clock uncertainty                                                             0.0100     3.6210
  library hold time                                           1.0000           -0.0383     3.5827
  data required time                                                                       3.5827
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5827
  data arrival time                                                                       -0.2762
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.3065


  Startpoint: wdata_in[6]
               (input port clocked by wclk2x)
  Endpoint: wdata_reg_6_
               (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0110     0.0110 r
  wdata_in[6] (in)                                   0.0620                     0.0199 &   0.0309 r
  wdata_in[6] (net)            1  36.7805 
  U37/A (INVX0_RVT)                         0.0000   0.0666   1.0000   0.0000   0.0183 &   0.0491 r
  U37/Y (INVX0_RVT)                                  0.0445   1.0000            0.0254 &   0.0745 f
  n51 (net)                    1   3.1172 
  U29/A (NBUFFX8_LVT)                       0.0000   0.0445   1.0000   0.0000   0.0001 &   0.0746 f
  U29/Y (NBUFFX8_LVT)                                0.0280   1.0000            0.0305 &   0.1051 f
  n52 (net)                    1  26.7403 
  U66/A (INVX32_LVT)                        0.0000   0.0280   1.0000   0.0000   0.0061 &   0.1113 f
  U66/Y (INVX32_LVT)                                 0.0191   1.0000            0.0099 &   0.1211 r
  n18 (net)                    1 2256.5164 
  io_r_wdata_in_6_/PADIO (I1025_NS)         0.0000   0.0191   1.0000   0.0000   0.0000 &   0.1211 r
  io_r_wdata_in_6_/DOUT (I1025_NS)                   0.0936   1.0000            0.1744 &   0.2955 r
  io_r_wdata_in_6__net (net)   1  11.1326 
  wdata_reg_6_/D (SDFFARX2_LVT)             0.0000   0.0697   1.0000   0.0000  -0.0102 &   0.2854 r
  data arrival time                                                                        0.2854

  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk2x (in)                                        4.1423                     0.0325 &   0.0325 r
  wclk2x (net)                 1 2283.1614 
  io_b_wclk2x/PADIO (I1025_NS)              0.0000   6.5884   1.0000   0.0000   3.2669 &   3.2995 r
  io_b_wclk2x/DOUT (I1025_NS)                        0.1191   1.0000            0.3113 &   3.6107 r
  io_b_wclk2x_net (net)        8  35.4331 
  wdata_reg_6_/CLK (SDFFARX2_LVT)           0.0000   0.0861   1.0000  -0.0000  -0.0000 &   3.6107 r
  clock reconvergence pessimism                                                 0.0000     3.6107
  clock uncertainty                                                             0.0100     3.6207
  library hold time                                           1.0000           -0.0290     3.5917
  data required time                                                                       3.5917
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5917
  data arrival time                                                                       -0.2854
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.3064


  Startpoint: wdata_in[7]
               (input port clocked by wclk2x)
  Endpoint: wdata_reg_7_
               (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0110     0.0110 f
  wdata_in[7] (in)                                   0.0676                     0.0193 &   0.0303 f
  wdata_in[7] (net)            1  39.5367 
  U38/A (IBUFFX4_HVT)                       0.0000   0.0760   1.0000   0.0000   0.0252 &   0.0555 f
  U38/Y (IBUFFX4_HVT)                                0.0310   1.0000            0.0665 &   0.1220 r
  n53 (net)                    1  17.3229 
  U67/A (INVX32_LVT)                        0.0000   0.0310   1.0000   0.0000   0.0002 &   0.1222 r
  U67/Y (INVX32_LVT)                                 0.0186   1.0000            0.0050 &   0.1273 f
  n19 (net)                    1 2265.2803 
  io_r_wdata_in_7_/PADIO (I1025_NS)         0.0000   0.0186   1.0000   0.0000   0.0000 &   0.1273 f
  io_r_wdata_in_7_/DOUT (I1025_NS)                   0.0769   1.0000            0.1440 &   0.2712 f
  io_r_wdata_in_7__net (net)   1  15.7222 
  wdata_reg_7_/D (SDFFARX2_LVT)             0.0000   0.0687   1.0000   0.0000   0.0128 &   0.2841 f
  data arrival time                                                                        0.2841

  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk2x (in)                                        4.1423                     0.0325 &   0.0325 r
  wclk2x (net)                 1 2283.1614 
  io_b_wclk2x/PADIO (I1025_NS)              0.0000   6.5884   1.0000   0.0000   3.2669 &   3.2995 r
  io_b_wclk2x/DOUT (I1025_NS)                        0.1191   1.0000            0.3113 &   3.6107 r
  io_b_wclk2x_net (net)        8  35.4331 
  wdata_reg_7_/CLK (SDFFARX2_LVT)           0.0000   0.0861   1.0000   0.0000  -0.0001 &   3.6106 r
  clock reconvergence pessimism                                                 0.0000     3.6106
  clock uncertainty                                                             0.0100     3.6206
  library hold time                                           1.0000           -0.0380     3.5827
  data required time                                                                       3.5827
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5827
  data arrival time                                                                       -0.2841
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.2986


  Startpoint: wdata_in[1]
               (input port clocked by wclk2x)
  Endpoint: wdata_reg_1_
               (rising edge-triggered flip-flop clocked by wclk2x)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0110     0.0110 r
  wdata_in[1] (in)                                   0.0779                     0.0218 &   0.0328 r
  wdata_in[1] (net)            1  45.2466 
  HFSINV_87_25/A (INVX32_LVT)               0.0000   0.0877   1.0000   0.0000   0.0271 &   0.0599 r
  HFSINV_87_25/Y (INVX32_LVT)                        0.0461   1.0000            0.0016 &   0.0615 f
  HFSNET_35 (net)              1  75.6780 
  U69/A (INVX32_LVT)                        0.0000   0.0461   1.0000   0.0000   0.0634 &   0.1249 f
  U69/Y (INVX32_LVT)                                 0.0299   1.0000            0.0138 &   0.1387 r
  n21 (net)                    1 2256.2671 
  io_r_wdata_in_1_/PADIO (I1025_NS)         0.0000   0.0299   1.0000   0.0000   0.0000 &   0.1387 r
  io_r_wdata_in_1_/DOUT (I1025_NS)                   0.1149   1.0000            0.1799 &   0.3186 r
  io_r_wdata_in_1__net (net)   1  36.6394 
  wdata_reg_1_/D (SDFFARX2_LVT)            -0.0198   0.0816   1.0000  -0.0131  -0.0085 &   0.3101 r
  data arrival time                                                                        0.3101

  clock wclk2x (rise edge)                                                      0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk2x (in)                                        4.1423                     0.0325 &   0.0325 r
  wclk2x (net)                 1 2283.1614 
  io_b_wclk2x/PADIO (I1025_NS)              0.0000   6.5884   1.0000   0.0000   3.2669 &   3.2995 r
  io_b_wclk2x/DOUT (I1025_NS)                        0.1191   1.0000            0.3113 &   3.6107 r
  io_b_wclk2x_net (net)        8  35.4331 
  wdata_reg_1_/CLK (SDFFARX2_LVT)           0.0000   0.0860   1.0000   0.0000   0.0001 &   3.6109 r
  clock reconvergence pessimism                                                 0.0000     3.6109
  clock uncertainty                                                             0.0100     3.6209
  library hold time                                           1.0000           -0.0288     3.5921
  data required time                                                                       3.5921
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5921
  data arrival time                                                                       -0.3101
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.2821


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_0_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U64/A1 (AND2X1_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U64/Y (AND2X1_LVT)                      0.0179   1.0000            0.0175 &   0.2501 r
  rptr_empty/n37 (net)         4   3.2586 
  rptr_empty/ZBUF_inst_1704/A (NBUFFX2_LVT)
                                           -0.0010   0.0179   1.0000  -0.0002  -0.0001 &   0.2499 r
  rptr_empty/ZBUF_inst_1704/Y (NBUFFX2_LVT)          0.0101   1.0000            0.0142 &   0.2641 r
  rptr_empty/ZBUF_7 (net)      1   1.1508 
  rptr_empty/U74/A2 (OA21X2_LVT)           -0.0008   0.0101   1.0000  -0.0001  -0.0001 &   0.2640 r
  rptr_empty/U74/Y (OA21X2_LVT)                      0.0194   1.0000            0.0267 &   0.2907 r
  rptr_empty/rbinnext[0] (net)
                               3   5.4884 
  rptr_empty/rbin_reg_0_/D (SDFFARX2_HVT)  -0.0029   0.0194   1.0000  -0.0026  -0.0025 &   0.2882 r
  data arrival time                                                                        0.2882

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rbin_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0011   0.0442   1.0000   0.0008   0.0091 &   3.0623 r
  clock reconvergence pessimism                                                 0.0000     3.0623
  clock uncertainty                                                             0.0100     3.0723
  library hold time                                           1.0000           -0.0168     3.0554
  data required time                                                                       3.0554
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0554
  data arrival time                                                                       -0.2882
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7672


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_5_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U47/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U47/Y (AND2X4_LVT)                      0.0207   1.0000            0.0282 &   0.2608 r
  rptr_empty/n19 (net)         4   9.7830 
  rptr_empty/HFSINV_403_47/A (INVX2_LVT)    0.0000   0.0207   1.0000   0.0000   0.0002 &   0.2610 r
  rptr_empty/HFSINV_403_47/Y (INVX2_LVT)             0.0135   1.0000            0.0063 &   0.2673 f
  rptr_empty/HFSNET_51 (net)   1   2.7362 
  rptr_empty/U58/A1 (AND2X2_LVT)           -0.0011   0.0135   1.0000  -0.0012  -0.0011 &   0.2662 f
  rptr_empty/U58/Y (AND2X2_LVT)                      0.0131   1.0000            0.0220 &   0.2882 f
  rptr_empty/n73 (net)         3   3.4741 
  rptr_empty/rbin_reg_5_/D (SDFFARX1_HVT)   0.0000   0.0131   1.0000   0.0000   0.0000 &   0.2882 f
  data arrival time                                                                        0.2882

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0143 &   3.0617 r
  clock reconvergence pessimism                                                 0.0000     3.0617
  clock uncertainty                                                             0.0100     3.0717
  library hold time                                           1.0000           -0.0227     3.0490
  data required time                                                                       3.0490
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0490
  data arrival time                                                                       -0.2882
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7608


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_6_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U47/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U47/Y (AND2X4_LVT)                      0.0207   1.0000            0.0282 &   0.2608 r
  rptr_empty/n19 (net)         4   9.7830 
  rptr_empty/U50/A1 (XOR2X1_LVT)            0.0000   0.0207   1.0000   0.0000   0.0002 &   0.2610 r
  rptr_empty/U50/Y (XOR2X1_LVT)                      0.0270   1.0000            0.0320 &   0.2930 r
  rptr_empty/n72 (net)         3   5.6800 
  rptr_empty/rbin_reg_6_/D (SDFFARX1_HVT)  -0.0025   0.0270   1.0000  -0.0004  -0.0003 &   0.2927 r
  data arrival time                                                                        0.2927

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0145 &   3.0619 r
  clock reconvergence pessimism                                                 0.0000     3.0619
  clock uncertainty                                                             0.0100     3.0719
  library hold time                                           1.0000           -0.0225     3.0494
  data required time                                                                       3.0494
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0494
  data arrival time                                                                       -0.2927
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7567


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_7_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U47/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U47/Y (AND2X4_LVT)                      0.0207   1.0000            0.0282 &   0.2608 r
  rptr_empty/n19 (net)         4   9.7830 
  rptr_empty/U62/A1 (AO21X1_LVT)            0.0000   0.0207   1.0000   0.0000   0.0002 &   0.2610 r
  rptr_empty/U62/Y (AO21X1_LVT)                      0.0097   1.0000            0.0214 &   0.2824 r
  rptr_empty/n21 (net)         1   0.6070 
  rptr_empty/U63/A1 (AND2X2_LVT)            0.0000   0.0097   1.0000   0.0000   0.0000 &   0.2824 r
  rptr_empty/U63/Y (AND2X2_LVT)                      0.0143   1.0000            0.0203 &   0.3027 r
  rptr_empty/rbinnext[7] (net)
                               3   3.5484 
  rptr_empty/rbin_reg_7_/D (SDFFARX1_HVT)  -0.0005   0.0143   1.0000  -0.0001  -0.0000 &   0.3026 r
  data arrival time                                                                        0.3026

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0012   0.0444   1.0000   0.0008   0.0115 &   3.0647 r
  clock reconvergence pessimism                                                 0.0000     3.0647
  clock uncertainty                                                             0.0100     3.0747
  library hold time                                           1.0000           -0.0196     3.0551
  data required time                                                                       3.0551
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0551
  data arrival time                                                                       -0.3026
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7525


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_4_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U17/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U17/Y (AND2X4_LVT)                      0.0209   1.0000            0.0284 &   0.2610 r
  rptr_empty/n24 (net)         2  10.3954 
  rptr_empty/U16/A2 (OR2X2_LVT)             0.0000   0.0209   1.0000   0.0000   0.0005 &   0.2615 r
  rptr_empty/U16/Y (OR2X2_LVT)                       0.0124   1.0000            0.0186 &   0.2801 r
  rptr_empty/n34 (net)         2   1.9456 
  rptr_empty/U59/A2 (AND2X2_LVT)            0.0000   0.0124   1.0000   0.0000   0.0000 &   0.2801 r
  rptr_empty/U59/Y (AND2X2_LVT)                      0.0139   1.0000            0.0196 &   0.2997 r
  rptr_empty/n74 (net)         3   3.1338 
  rptr_empty/rbin_reg_4_/D (SDFFARX1_HVT)   0.0000   0.0139   1.0000   0.0000   0.0000 &   0.2997 r
  data arrival time                                                                        0.2997

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0142 &   3.0616 r
  clock reconvergence pessimism                                                 0.0000     3.0616
  clock uncertainty                                                             0.0100     3.0716
  library hold time                                           1.0000           -0.0195     3.0521
  data required time                                                                       3.0521
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0521
  data arrival time                                                                       -0.2997
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7524


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_1_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U64/A1 (AND2X1_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U64/Y (AND2X1_LVT)                      0.0179   1.0000            0.0175 &   0.2501 r
  rptr_empty/n37 (net)         4   3.2586 
  rptr_empty/SGI56_153/A2 (AND2X1_LVT)     -0.0010   0.0179   1.0000  -0.0002  -0.0001 &   0.2499 r
  rptr_empty/SGI56_153/Y (AND2X1_LVT)                0.0139   1.0000            0.0170 &   0.2670 r
  rptr_empty/ZBUF_8 (net)      2   2.4612 
  rptr_empty/U13/A (INVX2_LVT)              0.0000   0.0139   1.0000   0.0000   0.0000 &   0.2670 r
  rptr_empty/U13/Y (INVX2_LVT)                       0.0088   1.0000            0.0043 &   0.2712 f
  rptr_empty/n33 (net)         2   1.1984 
  rptr_empty/U73/A1 (AND2X2_LVT)            0.0000   0.0088   1.0000   0.0000   0.0000 &   0.2712 f
  rptr_empty/U73/Y (AND2X2_LVT)                      0.0127   1.0000            0.0209 &   0.2921 f
  rptr_empty/n77 (net)         4   3.8872 
  rptr_empty/ZBUF_inst_160/A (NBUFFX2_LVT)
                                            0.0000   0.0127   1.0000   0.0000   0.0000 &   0.2922 f
  rptr_empty/ZBUF_inst_160/Y (NBUFFX2_LVT)           0.0092   1.0000            0.0150 &   0.3071 f
  rptr_empty/ZBUF_43 (net)     1   1.9188 
  rptr_empty/rbin_reg_1_/D (SDFFARX2_HVT)  -0.0003   0.0092   1.0000  -0.0001  -0.0000 &   0.3071 f
  data arrival time                                                                        0.3071

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rbin_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0011   0.0442   1.0000   0.0008   0.0101 &   3.0632 r
  clock reconvergence pessimism                                                 0.0000     3.0632
  clock uncertainty                                                             0.0100     3.0732
  library hold time                                           1.0000           -0.0153     3.0579
  data required time                                                                       3.0579
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0579
  data arrival time                                                                       -0.3071
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7508


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_3_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U17/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U17/Y (AND2X4_LVT)                      0.0209   1.0000            0.0284 &   0.2610 r
  rptr_empty/n24 (net)         2  10.3954 
  rptr_empty/HFSINV_230_39/A (INVX1_LVT)    0.0000   0.0209   1.0000   0.0000   0.0005 &   0.2615 r
  rptr_empty/HFSINV_230_39/Y (INVX1_LVT)             0.0140   1.0000            0.0067 &   0.2682 f
  rptr_empty/HFSNET_45 (net)   2   1.4315 
  rptr_empty/SGI50_1727/A1 (NAND2X4_LVT)    0.0000   0.0140   1.0000   0.0000   0.0000 &   0.2682 f
  rptr_empty/SGI50_1727/Y (NAND2X4_LVT)              0.0111   1.0000            0.0272 &   0.2954 r
  rptr_empty/ZINV_9 (net)      1   4.1447 
  rptr_empty/ZINV_inst_1728/A (INVX8_LVT)   0.0000   0.0111   1.0000   0.0000   0.0000 &   0.2954 r
  rptr_empty/ZINV_inst_1728/Y (INVX8_LVT)            0.0087   1.0000            0.0056 &   0.3010 f
  rptr_empty/ZINV_8 (net)      2   9.1548 
  rptr_empty/rbin_reg_3_/D (SDFFARX1_HVT)   0.0000   0.0087   1.0000   0.0000   0.0004 &   0.3014 f
  data arrival time                                                                        0.3014

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0011   0.0442   1.0000   0.0008   0.0095 &   3.0626 r
  clock reconvergence pessimism                                                 0.0000     3.0626
  clock uncertainty                                                             0.0100     3.0726
  library hold time                                           1.0000           -0.0209     3.0517
  data required time                                                                       3.0517
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0517
  data arrival time                                                                       -0.3014
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7503


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_2_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U64/A1 (AND2X1_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U64/Y (AND2X1_LVT)                      0.0179   1.0000            0.0175 &   0.2501 r
  rptr_empty/n37 (net)         4   3.2586 
  rptr_empty/SGI56_153/A2 (AND2X1_LVT)     -0.0010   0.0179   1.0000  -0.0002  -0.0001 &   0.2499 r
  rptr_empty/SGI56_153/Y (AND2X1_LVT)                0.0139   1.0000            0.0170 &   0.2670 r
  rptr_empty/ZBUF_8 (net)      2   2.4612 
  rptr_empty/U13/A (INVX2_LVT)              0.0000   0.0139   1.0000   0.0000   0.0000 &   0.2670 r
  rptr_empty/U13/Y (INVX2_LVT)                       0.0088   1.0000            0.0043 &   0.2712 f
  rptr_empty/n33 (net)         2   1.1984 
  rptr_empty/U68/A1 (NAND2X0_LVT)           0.0000   0.0088   1.0000   0.0000   0.0000 &   0.2712 f
  rptr_empty/U68/Y (NAND2X0_LVT)                     0.0105   1.0000            0.0120 &   0.2832 r
  rptr_empty/n30 (net)         1   0.6841 
  rptr_empty/U70/A1 (AND2X2_LVT)           -0.0009   0.0105   1.0000  -0.0003  -0.0003 &   0.2829 r
  rptr_empty/U70/Y (AND2X2_LVT)                      0.0159   1.0000            0.0217 &   0.3046 r
  rptr_empty/n76 (net)         4   4.7553 
  rptr_empty/ZBUF_inst_1745/A (NBUFFX2_LVT)
                                            0.0000   0.0159   1.0000   0.0000   0.0000 &   0.3046 r
  rptr_empty/ZBUF_inst_1745/Y (NBUFFX2_LVT)          0.0102   1.0000            0.0145 &   0.3191 r
  rptr_empty/ZBUF_19 (net)     1   1.5402 
  rptr_empty/rbin_reg_2_/D (SDFFARX1_HVT)  -0.0008   0.0102   1.0000  -0.0001  -0.0001 &   0.3190 r
  data arrival time                                                                        0.3190

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0011   0.0442   1.0000   0.0008   0.0101 &   3.0633 r
  clock reconvergence pessimism                                                 0.0000     3.0633
  clock uncertainty                                                             0.0100     3.0733
  library hold time                                           1.0000           -0.0186     3.0546
  data required time                                                                       3.0546
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0546
  data arrival time                                                                       -0.3190
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7356


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U17/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U17/Y (AND2X4_LVT)                      0.0209   1.0000            0.0284 &   0.2610 r
  rptr_empty/n24 (net)         2  10.3954 
  rptr_empty/U16/A2 (OR2X2_LVT)             0.0000   0.0209   1.0000   0.0000   0.0005 &   0.2615 r
  rptr_empty/U16/Y (OR2X2_LVT)                       0.0124   1.0000            0.0186 &   0.2801 r
  rptr_empty/n34 (net)         2   1.9456 
  rptr_empty/HFSINV_37_28/A (INVX0_RVT)     0.0000   0.0124   1.0000   0.0000   0.0000 &   0.2801 r
  rptr_empty/HFSINV_37_28/Y (INVX0_RVT)              0.0114   1.0000            0.0090 &   0.2891 f
  rptr_empty/HFSNET_37 (net)   1   0.7007 
  rptr_empty/U21/A2 (MUX21X2_LVT)          -0.0005   0.0114   1.0000  -0.0001  -0.0001 &   0.2891 f
  rptr_empty/U21/Y (MUX21X2_LVT)                     0.0141   1.0000            0.0240 &   0.3131 f
  rptr_empty/rgraynext[3] (net)
                               2   2.5732 
  rptr_empty/rptr_reg_3_/D (SDFFARX1_LVT)   0.0000   0.0141   1.0000   0.0000   0.0000 &   0.3131 f
  data arrival time                                                                        0.3131

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0144 &   3.0618 r
  clock reconvergence pessimism                                                 0.0000     3.0618
  clock uncertainty                                                             0.0100     3.0718
  library hold time                                           1.0000           -0.0234     3.0484
  data required time                                                                       3.0484
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0484
  data arrival time                                                                       -0.3131
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7353


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_4_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U47/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U47/Y (AND2X4_LVT)                      0.0207   1.0000            0.0282 &   0.2608 r
  rptr_empty/n19 (net)         4   9.7830 
  rptr_empty/HFSINV_403_47/A (INVX2_LVT)    0.0000   0.0207   1.0000   0.0000   0.0002 &   0.2610 r
  rptr_empty/HFSINV_403_47/Y (INVX2_LVT)             0.0135   1.0000            0.0063 &   0.2673 f
  rptr_empty/HFSNET_51 (net)   1   2.7362 
  rptr_empty/U58/A1 (AND2X2_LVT)           -0.0011   0.0135   1.0000  -0.0012  -0.0011 &   0.2662 f
  rptr_empty/U58/Y (AND2X2_LVT)                      0.0131   1.0000            0.0220 &   0.2882 f
  rptr_empty/n73 (net)         3   3.4741 
  rptr_empty/U22/A1 (MUX21X2_LVT)           0.0000   0.0131   1.0000   0.0000   0.0000 &   0.2882 f
  rptr_empty/U22/Y (MUX21X2_LVT)                     0.0149   1.0000            0.0254 &   0.3136 f
  rptr_empty/rgraynext[4] (net)
                               2   2.9180 
  rptr_empty/rptr_reg_4_/D (SDFFARX1_HVT)  -0.0010   0.0149   1.0000  -0.0002  -0.0001 &   0.3135 f
  data arrival time                                                                        0.3135

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0145 &   3.0619 r
  clock reconvergence pessimism                                                 0.0000     3.0619
  clock uncertainty                                                             0.0100     3.0719
  library hold time                                           1.0000           -0.0234     3.0485
  data required time                                                                       3.0485
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0485
  data arrival time                                                                       -0.3135
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7350


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U47/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U47/Y (AND2X4_LVT)                      0.0207   1.0000            0.0282 &   0.2608 r
  rptr_empty/n19 (net)         4   9.7830 
  rptr_empty/HFSINV_403_47/A (INVX2_LVT)    0.0000   0.0207   1.0000   0.0000   0.0002 &   0.2610 r
  rptr_empty/HFSINV_403_47/Y (INVX2_LVT)             0.0135   1.0000            0.0063 &   0.2673 f
  rptr_empty/HFSNET_51 (net)   1   2.7362 
  rptr_empty/U58/A1 (AND2X2_LVT)           -0.0011   0.0135   1.0000  -0.0012  -0.0011 &   0.2662 f
  rptr_empty/U58/Y (AND2X2_LVT)                      0.0131   1.0000            0.0220 &   0.2882 f
  rptr_empty/n73 (net)         3   3.4741 
  rptr_empty/U23/S0 (MUX21X2_LVT)           0.0000   0.0131   1.0000   0.0000   0.0000 &   0.2882 f
  rptr_empty/U23/Y (MUX21X2_LVT)                     0.0190   1.0000            0.0265 &   0.3146 r
  rptr_empty/rgraynext[5] (net)
                               2   3.8787 
  rptr_empty/rptr_reg_5_/D (SDFFARX1_LVT)  -0.0008   0.0190   1.0000  -0.0001  -0.0001 &   0.3146 r
  data arrival time                                                                        0.3146

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0146 &   3.0620 r
  clock reconvergence pessimism                                                 0.0000     3.0620
  clock uncertainty                                                             0.0100     3.0720
  library hold time                                           1.0000           -0.0240     3.0480
  data required time                                                                       3.0480
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0480
  data arrival time                                                                       -0.3146
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7334


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U47/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U47/Y (AND2X4_LVT)                      0.0207   1.0000            0.0282 &   0.2608 r
  rptr_empty/n19 (net)         4   9.7830 
  rptr_empty/U50/A1 (XOR2X1_LVT)            0.0000   0.0207   1.0000   0.0000   0.0002 &   0.2610 r
  rptr_empty/U50/Y (XOR2X1_LVT)                      0.0270   1.0000            0.0320 &   0.2930 r
  rptr_empty/n72 (net)         3   5.6800 
  rptr_empty/U37/S0 (MUX21X2_LVT)          -0.0025   0.0270   1.0000  -0.0004  -0.0003 &   0.2927 r
  rptr_empty/U37/Y (MUX21X2_LVT)                     0.0179   1.0000            0.0252 &   0.3179 r
  rptr_empty/rgraynext[6] (net)
                               2   2.7213 
  rptr_empty/rptr_reg_6_/D (SDFFARX1_LVT)  -0.0013   0.0179   1.0000  -0.0002  -0.0002 &   0.3177 r
  data arrival time                                                                        0.3177

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_LVT)
                                            0.0012   0.0444   1.0000   0.0008   0.0116 &   3.0648 r
  clock reconvergence pessimism                                                 0.0000     3.0648
  clock uncertainty                                                             0.0100     3.0748
  library hold time                                           1.0000           -0.0239     3.0508
  data required time                                                                       3.0508
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0508
  data arrival time                                                                       -0.3177
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7332


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_8_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U47/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U47/Y (AND2X4_LVT)                      0.0207   1.0000            0.0282 &   0.2608 r
  rptr_empty/n19 (net)         4   9.7830 
  rptr_empty/SGI108_137/A1 (NAND3X0_LVT)    0.0000   0.0207   1.0000   0.0000   0.0002 &   0.2610 r
  rptr_empty/SGI108_137/Y (NAND3X0_LVT)              0.0243   1.0000            0.0150 &   0.2760 f
  rptr_empty/popt_net_0 (net)
                               1   1.1759 
  rptr_empty/ZINV_inst_1741/A (INVX2_LVT)   0.0000   0.0243   1.0000   0.0000   0.0000 &   0.2760 f
  rptr_empty/ZINV_inst_1741/Y (INVX2_LVT)            0.0152   1.0000            0.0097 &   0.2857 r
  rptr_empty/ZINV_17 (net)     2   2.0735 
  rptr_empty/HFSINV_350_43/A (INVX2_LVT)    0.0000   0.0152   1.0000   0.0000   0.0000 &   0.2857 r
  rptr_empty/HFSINV_350_43/Y (INVX2_LVT)             0.0130   1.0000            0.0080 &   0.2936 f
  rptr_empty/HFSNET_48 (net)   4   3.7771 
  rptr_empty/U15/A1 (OR2X2_LVT)             0.0000   0.0130   1.0000   0.0000   0.0000 &   0.2937 f
  rptr_empty/U15/Y (OR2X2_LVT)                       0.0100   1.0000            0.0183 &   0.3120 f
  rptr_empty/n18 (net)         2   2.5077 
  rptr_empty/U61/A1 (AND2X1_LVT)            0.0000   0.0100   1.0000   0.0000   0.0000 &   0.3120 f
  rptr_empty/U61/Y (AND2X1_LVT)                      0.0140   1.0000            0.0199 &   0.3319 f
  rptr_empty/n71 (net)         3   2.8518 
  rptr_empty/rbin_reg_8_/D (SDFFARX2_HVT)   0.0000   0.0140   1.0000   0.0000   0.0000 &   0.3319 f
  data arrival time                                                                        0.3319

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  rptr_empty/rbin_reg_8_/CLK (SDFFARX2_HVT)
                                            0.0000   0.1471   1.0000   0.0000   0.0479 &   3.0680 r
  clock reconvergence pessimism                                                 0.0000     3.0680
  clock uncertainty                                                             0.0100     3.0780
  library hold time                                           1.0000           -0.0169     3.0611
  data required time                                                                       3.0611
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0611
  data arrival time                                                                       -0.3319
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7292


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_2_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  rptr_empty/rbin_reg_2_/RSTB (SDFFARX1_HVT)
                                            0.0000   0.0749   1.0000   0.0000  -0.0066 &   0.4470 r
  data arrival time                                                                        0.4470

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0011   0.0442   1.0000   0.0008   0.0101 &   3.0633 r
  clock reconvergence pessimism                                                 0.0000     3.0633
  clock uncertainty                                                             0.0100     3.0733
  library removal time                                        1.0000            0.1000     3.1732
  data required time                                                                       3.1732
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1732
  data arrival time                                                                       -0.4470
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7262


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_1_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  rptr_empty/rbin_reg_1_/RSTB (SDFFARX2_HVT)
                                            0.0000   0.0749   1.0000   0.0000  -0.0066 &   0.4470 r
  data arrival time                                                                        0.4470

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rbin_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0011   0.0442   1.0000   0.0008   0.0101 &   3.0632 r
  clock reconvergence pessimism                                                 0.0000     3.0632
  clock uncertainty                                                             0.0100     3.0732
  library removal time                                        1.0000            0.1000     3.1732
  data required time                                                                       3.1732
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1732
  data arrival time                                                                       -0.4470
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7262


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_3_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  rptr_empty/rbin_reg_3_/RSTB (SDFFARX1_HVT)
                                            0.0000   0.0749   1.0000   0.0000  -0.0068 &   0.4469 r
  data arrival time                                                                        0.4469

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0011   0.0442   1.0000   0.0008   0.0095 &   3.0626 r
  clock reconvergence pessimism                                                 0.0000     3.0626
  clock uncertainty                                                             0.0100     3.0726
  library removal time                                        1.0000            0.1000     3.1726
  data required time                                                                       3.1726
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1726
  data arrival time                                                                       -0.4469
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7257


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_0_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  rptr_empty/rbin_reg_0_/RSTB (SDFFARX2_HVT)
                                            0.0000   0.0749   1.0000   0.0000  -0.0070 &   0.4467 r
  data arrival time                                                                        0.4467

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rbin_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0011   0.0442   1.0000   0.0008   0.0091 &   3.0623 r
  clock reconvergence pessimism                                                 0.0000     3.0623
  clock uncertainty                                                             0.0100     3.0723
  library removal time                                        1.0000            0.1000     3.1722
  data required time                                                                       3.1722
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1722
  data arrival time                                                                       -0.4467
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7256


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_9_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U47/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U47/Y (AND2X4_LVT)                      0.0207   1.0000            0.0282 &   0.2608 r
  rptr_empty/n19 (net)         4   9.7830 
  rptr_empty/SGI108_137/A1 (NAND3X0_LVT)    0.0000   0.0207   1.0000   0.0000   0.0002 &   0.2610 r
  rptr_empty/SGI108_137/Y (NAND3X0_LVT)              0.0243   1.0000            0.0150 &   0.2760 f
  rptr_empty/popt_net_0 (net)
                               1   1.1759 
  rptr_empty/ZINV_inst_1741/A (INVX2_LVT)   0.0000   0.0243   1.0000   0.0000   0.0000 &   0.2760 f
  rptr_empty/ZINV_inst_1741/Y (INVX2_LVT)            0.0152   1.0000            0.0097 &   0.2857 r
  rptr_empty/ZINV_17 (net)     2   2.0735 
  rptr_empty/HFSINV_350_43/A (INVX2_LVT)    0.0000   0.0152   1.0000   0.0000   0.0000 &   0.2857 r
  rptr_empty/HFSINV_350_43/Y (INVX2_LVT)             0.0130   1.0000            0.0080 &   0.2936 f
  rptr_empty/HFSNET_48 (net)   4   3.7771 
  rptr_empty/U15/A1 (OR2X2_LVT)             0.0000   0.0130   1.0000   0.0000   0.0000 &   0.2937 f
  rptr_empty/U15/Y (OR2X2_LVT)                       0.0100   1.0000            0.0183 &   0.3120 f
  rptr_empty/n18 (net)         2   2.5077 
  rptr_empty/U51/A1 (XOR2X2_LVT)            0.0000   0.0100   1.0000   0.0000   0.0000 &   0.3120 f
  rptr_empty/U51/Y (XOR2X2_LVT)                      0.0116   1.0000            0.0183 &   0.3304 f
  rptr_empty/n10 (net)         2   1.7970 
  rptr_empty/U4/A (INVX1_LVT)               0.0000   0.0116   1.0000   0.0000   0.0000 &   0.3304 f
  rptr_empty/U4/Y (INVX1_LVT)                        0.0100   1.0000            0.0087 &   0.3391 r
  rptr_empty/n69 (net)         1   1.3792 
  rptr_empty/rbin_reg_9_/D (SDFFARX1_HVT)  -0.0010   0.0100   1.0000  -0.0008  -0.0007 &   0.3384 r
  data arrival time                                                                        0.3384

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1471   1.0000   0.0000   0.0479 &   3.0680 r
  clock reconvergence pessimism                                                 0.0000     3.0680
  clock uncertainty                                                             0.0100     3.0780
  library hold time                                           1.0000           -0.0155     3.0626
  data required time                                                                       3.0626
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0626
  data arrival time                                                                       -0.3384
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7242


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_0_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U64/A1 (AND2X1_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U64/Y (AND2X1_LVT)                      0.0179   1.0000            0.0175 &   0.2501 r
  rptr_empty/n37 (net)         4   3.2586 
  rptr_empty/ZBUF_inst_1704/A (NBUFFX2_LVT)
                                           -0.0010   0.0179   1.0000  -0.0002  -0.0001 &   0.2499 r
  rptr_empty/ZBUF_inst_1704/Y (NBUFFX2_LVT)          0.0101   1.0000            0.0142 &   0.2641 r
  rptr_empty/ZBUF_7 (net)      1   1.1508 
  rptr_empty/U74/A2 (OA21X2_LVT)           -0.0008   0.0101   1.0000  -0.0001  -0.0001 &   0.2640 r
  rptr_empty/U74/Y (OA21X2_LVT)                      0.0194   1.0000            0.0267 &   0.2907 r
  rptr_empty/rbinnext[0] (net)
                               3   5.4884 
  rptr_empty/SGI46_1722/A1 (NAND2X0_LVT)   -0.0029   0.0194   1.0000  -0.0026  -0.0025 &   0.2882 r
  rptr_empty/SGI46_1722/Y (NAND2X0_LVT)              0.0108   1.0000            0.0076 &   0.2958 f
  rptr_empty/copt_net_20 (net)
                               1   0.5332 
  rptr_empty/SGI47_1723/A2 (NAND2X4_LVT)    0.0000   0.0108   1.0000   0.0000   0.0000 &   0.2958 f
  rptr_empty/SGI47_1723/Y (NAND2X4_LVT)              0.0147   1.0000            0.0308 &   0.3266 r
  rptr_empty/rgraynext[0] (net)
                               2  10.5654 
  rptr_empty/rptr_reg_0_/D (SDFFARX1_LVT)   0.0000   0.0147   1.0000   0.0000   0.0005 &   0.3271 r
  data arrival time                                                                        0.3271

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_LVT)
                                            0.0012   0.0444   1.0000   0.0008   0.0115 &   3.0647 r
  clock reconvergence pessimism                                                 0.0000     3.0647
  clock uncertainty                                                             0.0100     3.0747
  library hold time                                           1.0000           -0.0238     3.0509
  data required time                                                                       3.0509
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0509
  data arrival time                                                                       -0.3271
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7238


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U47/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U47/Y (AND2X4_LVT)                      0.0207   1.0000            0.0282 &   0.2608 r
  rptr_empty/n19 (net)         4   9.7830 
  rptr_empty/U62/A1 (AO21X1_LVT)            0.0000   0.0207   1.0000   0.0000   0.0002 &   0.2610 r
  rptr_empty/U62/Y (AO21X1_LVT)                      0.0097   1.0000            0.0214 &   0.2824 r
  rptr_empty/n21 (net)         1   0.6070 
  rptr_empty/U63/A1 (AND2X2_LVT)            0.0000   0.0097   1.0000   0.0000   0.0000 &   0.2824 r
  rptr_empty/U63/Y (AND2X2_LVT)                      0.0143   1.0000            0.0203 &   0.3027 r
  rptr_empty/rbinnext[7] (net)
                               3   3.5484 
  rptr_empty/U38/S0 (MUX21X2_LVT)          -0.0005   0.0143   1.0000  -0.0001  -0.0000 &   0.3026 r
  rptr_empty/U38/Y (MUX21X2_LVT)                     0.0172   1.0000            0.0250 &   0.3276 r
  rptr_empty/rgraynext[7] (net)
                               2   2.7848 
  rptr_empty/rptr_reg_7_/D (SDFFARX1_LVT)   0.0000   0.0172   1.0000   0.0000   0.0000 &   0.3276 r
  data arrival time                                                                        0.3276

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_LVT)
                                            0.0012   0.0444   1.0000   0.0008   0.0116 &   3.0648 r
  clock reconvergence pessimism                                                 0.0000     3.0648
  clock uncertainty                                                             0.0100     3.0748
  library hold time                                           1.0000           -0.0239     3.0509
  data required time                                                                       3.0509
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0509
  data arrival time                                                                       -0.3276
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7232


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_1_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U64/A1 (AND2X1_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U64/Y (AND2X1_LVT)                      0.0179   1.0000            0.0175 &   0.2501 r
  rptr_empty/n37 (net)         4   3.2586 
  rptr_empty/SGI56_153/A2 (AND2X1_LVT)     -0.0010   0.0179   1.0000  -0.0002  -0.0001 &   0.2499 r
  rptr_empty/SGI56_153/Y (AND2X1_LVT)                0.0139   1.0000            0.0170 &   0.2670 r
  rptr_empty/ZBUF_8 (net)      2   2.4612 
  rptr_empty/U13/A (INVX2_LVT)              0.0000   0.0139   1.0000   0.0000   0.0000 &   0.2670 r
  rptr_empty/U13/Y (INVX2_LVT)                       0.0088   1.0000            0.0043 &   0.2712 f
  rptr_empty/n33 (net)         2   1.1984 
  rptr_empty/U73/A1 (AND2X2_LVT)            0.0000   0.0088   1.0000   0.0000   0.0000 &   0.2712 f
  rptr_empty/U73/Y (AND2X2_LVT)                      0.0127   1.0000            0.0209 &   0.2921 f
  rptr_empty/n77 (net)         4   3.8872 
  rptr_empty/SGI88_1716/A1 (NAND2X0_RVT)    0.0000   0.0127   1.0000   0.0000   0.0000 &   0.2922 f
  rptr_empty/SGI88_1716/Y (NAND2X0_RVT)              0.0142   1.0000            0.0161 &   0.3082 r
  rptr_empty/copt_net_16 (net)
                               1   0.5684 
  rptr_empty/SGI87_1726/A2 (NAND2X4_LVT)    0.0000   0.0142   1.0000   0.0000   0.0000 &   0.3082 r
  rptr_empty/SGI87_1726/Y (NAND2X4_LVT)              0.0140   1.0000            0.0256 &   0.3339 f
  rptr_empty/rgraynext[1] (net)
                               2   9.8526 
  rptr_empty/rptr_reg_1_/D (SDFFARX1_RVT)   0.0000   0.0141   1.0000   0.0000   0.0004 &   0.3343 f
  data arrival time                                                                        0.3343

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_RVT)
                                            0.0012   0.0444   1.0000   0.0008   0.0116 &   3.0647 r
  clock reconvergence pessimism                                                 0.0000     3.0647
  clock uncertainty                                                             0.0100     3.0747
  library hold time                                           1.0000           -0.0229     3.0518
  data required time                                                                       3.0518
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0518
  data arrival time                                                                       -0.3343
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7175


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_2_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U17/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U17/Y (AND2X4_LVT)                      0.0209   1.0000            0.0284 &   0.2610 r
  rptr_empty/n24 (net)         2  10.3954 
  rptr_empty/HFSINV_230_39/A (INVX1_LVT)    0.0000   0.0209   1.0000   0.0000   0.0005 &   0.2615 r
  rptr_empty/HFSINV_230_39/Y (INVX1_LVT)             0.0140   1.0000            0.0067 &   0.2682 f
  rptr_empty/HFSNET_45 (net)   2   1.4315 
  rptr_empty/SGI51_152/A1 (AND2X1_LVT)      0.0000   0.0140   1.0000   0.0000   0.0000 &   0.2682 f
  rptr_empty/SGI51_152/Y (AND2X1_LVT)                0.0086   1.0000            0.0167 &   0.2849 f
  rptr_empty/HFSNET_34 (net)   1   0.9725 
  rptr_empty/SGI56_1706/A2 (NAND2X0_LVT)   -0.0008   0.0086   1.0000  -0.0001  -0.0001 &   0.2848 f
  rptr_empty/SGI56_1706/Y (NAND2X0_LVT)              0.0100   1.0000            0.0120 &   0.2968 r
  rptr_empty/copt_net_10 (net)
                               1   0.5715 
  rptr_empty/SGI58_1708/A1 (NAND2X4_LVT)   -0.0006   0.0100   1.0000  -0.0001  -0.0001 &   0.2967 r
  rptr_empty/SGI58_1708/Y (NAND2X4_LVT)              0.0138   1.0000            0.0256 &   0.3224 f
  rptr_empty/ZBUF_11 (net)     2   9.5696 
  rptr_empty/ZBUF_inst_1738/A (NBUFFX2_LVT)
                                            0.0000   0.0138   1.0000   0.0000   0.0004 &   0.3227 f
  rptr_empty/ZBUF_inst_1738/Y (NBUFFX2_LVT)          0.0083   1.0000            0.0140 &   0.3367 f
  rptr_empty/ZBUF_13 (net)     1   0.8773 
  rptr_empty/rptr_reg_2_/D (SDFFARX1_LVT)  -0.0003   0.0083   1.0000  -0.0000  -0.0000 &   0.3367 f
  data arrival time                                                                        0.3367

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0144 &   3.0618 r
  clock reconvergence pessimism                                                 0.0000     3.0618
  clock uncertainty                                                             0.0100     3.0718
  library hold time                                           1.0000           -0.0221     3.0497
  data required time                                                                       3.0497
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0497
  data arrival time                                                                       -0.3367
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7130


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_10_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U47/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U47/Y (AND2X4_LVT)                      0.0207   1.0000            0.0282 &   0.2608 r
  rptr_empty/n19 (net)         4   9.7830 
  rptr_empty/SGI108_137/A1 (NAND3X0_LVT)    0.0000   0.0207   1.0000   0.0000   0.0002 &   0.2610 r
  rptr_empty/SGI108_137/Y (NAND3X0_LVT)              0.0243   1.0000            0.0150 &   0.2760 f
  rptr_empty/popt_net_0 (net)
                               1   1.1759 
  rptr_empty/ZINV_inst_1741/A (INVX2_LVT)   0.0000   0.0243   1.0000   0.0000   0.0000 &   0.2760 f
  rptr_empty/ZINV_inst_1741/Y (INVX2_LVT)            0.0152   1.0000            0.0097 &   0.2857 r
  rptr_empty/ZINV_17 (net)     2   2.0735 
  rptr_empty/HFSINV_350_43/A (INVX2_LVT)    0.0000   0.0152   1.0000   0.0000   0.0000 &   0.2857 r
  rptr_empty/HFSINV_350_43/Y (INVX2_LVT)             0.0130   1.0000            0.0080 &   0.2936 f
  rptr_empty/HFSNET_48 (net)   4   3.7771 
  rptr_empty/U34/A2 (OR2X2_LVT)             0.0000   0.0130   1.0000   0.0000   0.0000 &   0.2937 f
  rptr_empty/U34/Y (OR2X2_LVT)                       0.0100   1.0000            0.0164 &   0.3100 f
  rptr_empty/n5 (net)          1   2.1601 
  rptr_empty/U49/A1 (XOR2X2_LVT)           -0.0009   0.0100   1.0000  -0.0001  -0.0001 &   0.3099 f
  rptr_empty/U49/Y (XOR2X2_LVT)                      0.0133   1.0000            0.0200 &   0.3299 f
  rptr_empty/rbinnext[10] (net)
                               3   2.9771 
  rptr_empty/ZBUF_inst_1739/A (NBUFFX2_RVT)
                                            0.0000   0.0133   1.0000   0.0000   0.0000 &   0.3299 f
  rptr_empty/ZBUF_inst_1739/Y (NBUFFX2_RVT)          0.0112   1.0000            0.0202 &   0.3501 f
  rptr_empty/ZBUF_16 (net)     1   1.7638 
  rptr_empty/rbin_reg_10_/D (SDFFARX2_LVT)
                                           -0.0004   0.0112   1.0000  -0.0001  -0.0000 &   0.3501 f
  data arrival time                                                                        0.3501

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  rptr_empty/rbin_reg_10_/CLK (SDFFARX2_LVT)
                                            0.0000   0.1471   1.0000   0.0000   0.0476 &   3.0678 r
  clock reconvergence pessimism                                                 0.0000     3.0678
  clock uncertainty                                                             0.0100     3.0778
  library hold time                                           1.0000           -0.0192     3.0585
  data required time                                                                       3.0585
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0585
  data arrival time                                                                       -0.3501
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7084


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U47/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U47/Y (AND2X4_LVT)                      0.0207   1.0000            0.0282 &   0.2608 r
  rptr_empty/n19 (net)         4   9.7830 
  rptr_empty/SGI108_137/A1 (NAND3X0_LVT)    0.0000   0.0207   1.0000   0.0000   0.0002 &   0.2610 r
  rptr_empty/SGI108_137/Y (NAND3X0_LVT)              0.0243   1.0000            0.0150 &   0.2760 f
  rptr_empty/popt_net_0 (net)
                               1   1.1759 
  rptr_empty/ZINV_inst_1741/A (INVX2_LVT)   0.0000   0.0243   1.0000   0.0000   0.0000 &   0.2760 f
  rptr_empty/ZINV_inst_1741/Y (INVX2_LVT)            0.0152   1.0000            0.0097 &   0.2857 r
  rptr_empty/ZINV_17 (net)     2   2.0735 
  rptr_empty/U53/A2 (NAND2X2_LVT)           0.0000   0.0152   1.0000   0.0000   0.0000 &   0.2857 r
  rptr_empty/U53/Y (NAND2X2_LVT)                     0.0097   1.0000            0.0208 &   0.3065 f
  rptr_empty/n7 (net)          1   2.3679 
  rptr_empty/U54/A1 (XOR2X2_LVT)           -0.0011   0.0097   1.0000  -0.0005  -0.0005 &   0.3060 f
  rptr_empty/U54/Y (XOR2X2_LVT)                      0.0118   1.0000            0.0186 &   0.3246 f
  rptr_empty/n40 (net)         2   2.0267 
  rptr_empty/SGI84_143/A4 (AO22X2_LVT)     -0.0014   0.0118   1.0000  -0.0006  -0.0006 &   0.3240 f
  rptr_empty/SGI84_143/Y (AO22X2_LVT)                0.0120   1.0000            0.0201 &   0.3442 f
  rptr_empty/rgraynext[9] (net)
                               2   2.7514 
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)  -0.0005   0.0120   1.0000  -0.0001  -0.0000 &   0.3441 f
  data arrival time                                                                        0.3441

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)
                                            0.0000   0.1471   1.0000   0.0000   0.0476 &   3.0677 r
  clock reconvergence pessimism                                                 0.0000     3.0677
  clock uncertainty                                                             0.0100     3.0777
  library hold time                                           1.0000           -0.0275     3.0502
  data required time                                                                       3.0502
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0502
  data arrival time                                                                       -0.3441
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7061


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_8_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq2_wptr_reg_8_/RSTB (DFFARX1_HVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0060 &   0.5131 r
  data arrival time                                                                        0.5131

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  sync_w2r/rq2_wptr_reg_8_/CLK (DFFARX1_HVT)
                                            0.0000   0.1477   1.0000   0.0000   0.0491 &   3.0693 r
  clock reconvergence pessimism                                                 0.0000     3.0693
  clock uncertainty                                                             0.0100     3.0793
  library removal time                                        1.0000            0.1330     3.2122
  data required time                                                                       3.2122
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2122
  data arrival time                                                                       -0.5131
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6991


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U47/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U47/Y (AND2X4_LVT)                      0.0207   1.0000            0.0282 &   0.2608 r
  rptr_empty/n19 (net)         4   9.7830 
  rptr_empty/SGI108_137/A1 (NAND3X0_LVT)    0.0000   0.0207   1.0000   0.0000   0.0002 &   0.2610 r
  rptr_empty/SGI108_137/Y (NAND3X0_LVT)              0.0243   1.0000            0.0150 &   0.2760 f
  rptr_empty/popt_net_0 (net)
                               1   1.1759 
  rptr_empty/ZINV_inst_1741/A (INVX2_LVT)   0.0000   0.0243   1.0000   0.0000   0.0000 &   0.2760 f
  rptr_empty/ZINV_inst_1741/Y (INVX2_LVT)            0.0152   1.0000            0.0097 &   0.2857 r
  rptr_empty/ZINV_17 (net)     2   2.0735 
  rptr_empty/U53/A2 (NAND2X2_LVT)           0.0000   0.0152   1.0000   0.0000   0.0000 &   0.2857 r
  rptr_empty/U53/Y (NAND2X2_LVT)                     0.0097   1.0000            0.0208 &   0.3065 f
  rptr_empty/n7 (net)          1   2.3679 
  rptr_empty/U54/A1 (XOR2X2_LVT)           -0.0011   0.0097   1.0000  -0.0005  -0.0005 &   0.3060 f
  rptr_empty/U54/Y (XOR2X2_LVT)                      0.0118   1.0000            0.0186 &   0.3246 f
  rptr_empty/n40 (net)         2   2.0267 
  rptr_empty/U33/A1 (MUX21X2_LVT)          -0.0014   0.0118   1.0000  -0.0006  -0.0006 &   0.3240 f
  rptr_empty/U33/Y (MUX21X2_LVT)                     0.0136   1.0000            0.0232 &   0.3472 f
  rptr_empty/rgraynext[8] (net)
                               2   1.6641 
  rptr_empty/ZBUF_inst_1740/A (NBUFFX2_LVT)
                                            0.0000   0.0136   1.0000   0.0000   0.0000 &   0.3472 f
  rptr_empty/ZBUF_inst_1740/Y (NBUFFX2_LVT)          0.0084   1.0000            0.0141 &   0.3613 f
  rptr_empty/ZBUF_17 (net)     1   0.9858 
  rptr_empty/rptr_reg_8_/D (SDFFARX2_LVT)  -0.0007   0.0084   1.0000  -0.0001  -0.0001 &   0.3612 f
  data arrival time                                                                        0.3612

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  rptr_empty/rptr_reg_8_/CLK (SDFFARX2_LVT)
                                            0.0000   0.1471   1.0000   0.0000   0.0479 &   3.0680 r
  clock reconvergence pessimism                                                 0.0000     3.0680
  clock uncertainty                                                             0.0100     3.0780
  library hold time                                           1.0000           -0.0180     3.0600
  data required time                                                                       3.0600
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0600
  data arrival time                                                                       -0.3612
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6988


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_9_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq2_wptr_reg_9_/RSTB (DFFARX1_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0061 &   0.5132 r
  data arrival time                                                                        0.5132

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  sync_w2r/rq2_wptr_reg_9_/CLK (DFFARX1_HVT)
                                            0.0000   0.1476   1.0000   0.0000   0.0489 &   3.0690 r
  clock reconvergence pessimism                                                 0.0000     3.0690
  clock uncertainty                                                             0.0100     3.0790
  library removal time                                        1.0000            0.1329     3.2119
  data required time                                                                       3.2119
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2119
  data arrival time                                                                       -0.5132
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6987


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_10_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq2_wptr_reg_10_/RSTB (DFFARX1_HVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0058 &   0.5130 r
  data arrival time                                                                        0.5130

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  sync_w2r/rq2_wptr_reg_10_/CLK (DFFARX1_HVT)
                                            0.0000   0.1471   1.0000   0.0000   0.0476 &   3.0678 r
  clock reconvergence pessimism                                                 0.0000     3.0678
  clock uncertainty                                                             0.0100     3.0778
  library removal time                                        1.0000            0.1328     3.2106
  data required time                                                                       3.2106
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2106
  data arrival time                                                                       -0.5130
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6977


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_6_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq2_wptr_reg_6_/RSTB (DFFARX1_HVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0055 &   0.5126 r
  data arrival time                                                                        0.5126

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  sync_w2r/rq2_wptr_reg_6_/CLK (DFFARX1_HVT)
                                            0.0000   0.1468   1.0000   0.0000   0.0466 &   3.0667 r
  clock reconvergence pessimism                                                 0.0000     3.0667
  clock uncertainty                                                             0.0100     3.0767
  library removal time                                        1.0000            0.1328     3.2095
  data required time                                                                       3.2095
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.2095
  data arrival time                                                                       -0.5126
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6969


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U59/A2 (OA21X1_RVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U59/Y (OA21X1_RVT)                       0.0205   1.0000            0.0338 &   0.3292 r
  wptr_full/wbinnext[0] (net)
                               2   2.7944 
  wptr_full/wbin_reg_0_/D (SDFFARX2_HVT)    0.0000   0.0205   1.0000   0.0000   0.0000 &   0.3293 r
  data arrival time                                                                        0.3293

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1594/A (NBUFFX8_LVT)              0.0000   0.0997   1.0000   0.0000  -0.0061 &   2.9997 r
  cto_buf_1594/Y (NBUFFX8_LVT)                       0.0376   1.0000            0.0277 &   3.0274 r
  cts2 (net)                  11  26.0183 
  wptr_full/wbin_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0014   0.0381   1.0000   0.0009   0.0049 &   3.0323 r
  clock reconvergence pessimism                                                 0.0000     3.0323
  clock uncertainty                                                             0.0100     3.0423
  library hold time                                           1.0000           -0.0170     3.0253
  data required time                                                                       3.0253
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0253
  data arrival time                                                                       -0.3293
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6960


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_8_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq1_wptr_reg_8_/RSTB (SDFFARX2_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0060 &   0.5132 r
  data arrival time                                                                        0.5132

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  sync_w2r/rq1_wptr_reg_8_/CLK (SDFFARX2_HVT)
                                            0.0000   0.1478   1.0000   0.0000   0.0494 &   3.0695 r
  clock reconvergence pessimism                                                 0.0000     3.0695
  clock uncertainty                                                             0.0100     3.0795
  library removal time                                        1.0000            0.1159     3.1954
  data required time                                                                       3.1954
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1954
  data arrival time                                                                       -0.5132
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6822


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_10_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq1_wptr_reg_10_/RSTB (SDFFARX2_HVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0060 &   0.5132 r
  data arrival time                                                                        0.5132

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  sync_w2r/rq1_wptr_reg_10_/CLK (SDFFARX2_HVT)
                                            0.0000   0.1477   1.0000   0.0000   0.0491 &   3.0693 r
  clock reconvergence pessimism                                                 0.0000     3.0693
  clock uncertainty                                                             0.0100     3.0793
  library removal time                                        1.0000            0.1159     3.1952
  data required time                                                                       3.1952
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1952
  data arrival time                                                                       -0.5132
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6820


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_9_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rbin_reg_9_/RSTB (SDFFARX1_HVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0054 &   0.5126 r
  data arrival time                                                                        0.5126

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1471   1.0000   0.0000   0.0479 &   3.0680 r
  clock reconvergence pessimism                                                 0.0000     3.0680
  clock uncertainty                                                             0.0100     3.0780
  library removal time                                        1.0000            0.1164     3.1945
  data required time                                                                       3.1945
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1945
  data arrival time                                                                       -0.5126
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6819


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_9_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq1_wptr_reg_9_/RSTB (SDFFARX2_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0061 &   0.5133 r
  data arrival time                                                                        0.5133

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  sync_w2r/rq1_wptr_reg_9_/CLK (SDFFARX2_HVT)
                                            0.0000   0.1476   1.0000   0.0000   0.0488 &   3.0689 r
  clock reconvergence pessimism                                                 0.0000     3.0689
  clock uncertainty                                                             0.0100     3.0789
  library removal time                                        1.0000            0.1159     3.1948
  data required time                                                                       3.1948
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1948
  data arrival time                                                                       -0.5133
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6815


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_7_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq1_wptr_reg_7_/RSTB (SDFFARX2_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0061 &   0.5133 r
  data arrival time                                                                        0.5133

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  sync_w2r/rq1_wptr_reg_7_/CLK (SDFFARX2_HVT)
                                            0.0000   0.1476   1.0000   0.0000   0.0488 &   3.0689 r
  clock reconvergence pessimism                                                 0.0000     3.0689
  clock uncertainty                                                             0.0100     3.0789
  library removal time                                        1.0000            0.1159     3.1948
  data required time                                                                       3.1948
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1948
  data arrival time                                                                       -0.5133
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6815


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_8_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rbin_reg_8_/RSTB (SDFFARX2_HVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0054 &   0.5126 r
  data arrival time                                                                        0.5126

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  rptr_empty/rbin_reg_8_/CLK (SDFFARX2_HVT)
                                            0.0000   0.1471   1.0000   0.0000   0.0479 &   3.0680 r
  clock reconvergence pessimism                                                 0.0000     3.0680
  clock uncertainty                                                             0.0100     3.0780
  library removal time                                        1.0000            0.1158     3.1939
  data required time                                                                       3.1939
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1939
  data arrival time                                                                       -0.5126
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6813


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_6_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq1_wptr_reg_6_/RSTB (SDFFARX2_HVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0059 &   0.5131 r
  data arrival time                                                                        0.5131

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  sync_w2r/rq1_wptr_reg_6_/CLK (SDFFARX2_HVT)
                                            0.0000   0.1470   1.0000   0.0000   0.0472 &   3.0674 r
  clock reconvergence pessimism                                                 0.0000     3.0674
  clock uncertainty                                                             0.0100     3.0774
  library removal time                                        1.0000            0.1158     3.1932
  data required time                                                                       3.1932
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1932
  data arrival time                                                                       -0.5131
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6801


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_0_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq1_wptr_reg_0_/RSTB (SDFFARX1_HVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0052 &   0.5124 r
  data arrival time                                                                        0.5124

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  sync_w2r/rq1_wptr_reg_0_/CLK (SDFFARX1_HVT)
                                            0.0000   0.1465   1.0000   0.0000   0.0457 &   3.0658 r
  clock reconvergence pessimism                                                 0.0000     3.0658
  clock uncertainty                                                             0.0100     3.0758
  library removal time                                        1.0000            0.1163     3.1921
  data required time                                                                       3.1921
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1921
  data arrival time                                                                       -0.5124
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6797


  Startpoint: rinc (input port clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
               (rising edge-triggered flip-flop clocked by rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock rclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  rinc (in)                                          0.0539                     0.0175 &   0.0295 r
  rinc (net)                   1  31.9940 
  ZINV_inst_1705/A (INVX16_LVT)             0.0000   0.0576   1.0000   0.0000   0.0149 &   0.0444 r
  ZINV_inst_1705/Y (INVX16_LVT)                      0.0325   1.0000            0.0048 &   0.0491 f
  ZINV_7 (net)                 1  26.0412 
  U72/A (INVX32_LVT)                        0.0000   0.0325   1.0000   0.0000   0.0046 &   0.0538 f
  U72/Y (INVX32_LVT)                                 0.0220   1.0000            0.0112 &   0.0650 r
  n27 (net)                    1 2256.3511 
  io_b_rinc/PADIO (I1025_NS)                0.0000   0.0220   1.0000   0.0000   0.0000 &   0.0650 r
  io_b_rinc/DOUT (I1025_NS)                          0.0959   1.0000            0.1755 &   0.2405 r
  io_b_rinc_net (net)          4  19.4564 
  rptr_empty/U47/A1 (AND2X4_LVT)           -0.0042   0.0710   1.0000  -0.0007  -0.0079 &   0.2326 r
  rptr_empty/U47/Y (AND2X4_LVT)                      0.0207   1.0000            0.0282 &   0.2608 r
  rptr_empty/n19 (net)         4   9.7830 
  rptr_empty/HFSINV_403_47/A (INVX2_LVT)    0.0000   0.0207   1.0000   0.0000   0.0002 &   0.2610 r
  rptr_empty/HFSINV_403_47/Y (INVX2_LVT)             0.0135   1.0000            0.0063 &   0.2673 f
  rptr_empty/HFSNET_51 (net)   1   2.7362 
  rptr_empty/U58/A1 (AND2X2_LVT)           -0.0011   0.0135   1.0000  -0.0012  -0.0011 &   0.2662 f
  rptr_empty/U58/Y (AND2X2_LVT)                      0.0131   1.0000            0.0220 &   0.2882 f
  rptr_empty/n73 (net)         3   3.4741 
  rptr_empty/U22/A1 (MUX21X2_LVT)           0.0000   0.0131   1.0000   0.0000   0.0000 &   0.2882 f
  rptr_empty/U22/Y (MUX21X2_LVT)                     0.0149   1.0000            0.0254 &   0.3136 f
  rptr_empty/rgraynext[4] (net)
                               2   2.9180 
  rptr_empty/U32/A2 (XOR2X1_LVT)           -0.0010   0.0149   1.0000  -0.0002  -0.0001 &   0.3135 f
  rptr_empty/U32/Y (XOR2X1_LVT)                      0.0176   1.0000            0.0245 &   0.3380 r
  rptr_empty/n55 (net)         1   2.3542 
  rptr_empty/U81/A4 (NOR4X1_LVT)           -0.0064   0.0176   1.0000  -0.0053  -0.0053 &   0.3327 r
  rptr_empty/U81/Y (NOR4X1_LVT)                      0.0086   1.0000            0.0255 &   0.3582 f
  rptr_empty/n60 (net)         1   0.6381 
  rptr_empty/U84/A2 (AND3X1_LVT)            0.0000   0.0086   1.0000   0.0000   0.0000 &   0.3582 f
  rptr_empty/U84/Y (AND3X1_LVT)                      0.0088   1.0000            0.0193 &   0.3776 f
  rptr_empty/rempty_val (net)
                               1   0.8626 
  rptr_empty/rempty_reg/D (SDFFASX1_LVT)   -0.0008   0.0088   1.0000  -0.0001  -0.0001 &   0.3775 f
  data arrival time                                                                        0.3775

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rempty_reg/CLK (SDFFASX1_LVT)
                                            0.0012   0.0444   1.0000   0.0008   0.0116 &   3.0648 r
  clock reconvergence pessimism                                                 0.0000     3.0648
  clock uncertainty                                                             0.0100     3.0748
  library hold time                                           1.0000           -0.0180     3.0568
  data required time                                                                       3.0568
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0568
  data arrival time                                                                       -0.3775
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6794


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_4_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq2_wptr_reg_4_/RSTB (DFFARX1_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0037 &   0.5108 r
  data arrival time                                                                        0.5108

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  sync_w2r/rq2_wptr_reg_4_/CLK (DFFARX1_HVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0147 &   3.0620 r
  clock reconvergence pessimism                                                 0.0000     3.0620
  clock uncertainty                                                             0.0100     3.0720
  library removal time                                        1.0000            0.1015     3.1736
  data required time                                                                       3.1736
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1736
  data arrival time                                                                       -0.5108
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6628


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_5_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq2_wptr_reg_5_/RSTB (DFFARX1_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0037 &   0.5108 r
  data arrival time                                                                        0.5108

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  sync_w2r/rq2_wptr_reg_5_/CLK (DFFARX1_HVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0147 &   3.0620 r
  clock reconvergence pessimism                                                 0.0000     3.0620
  clock uncertainty                                                             0.0100     3.0720
  library removal time                                        1.0000            0.1015     3.1736
  data required time                                                                       3.1736
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1736
  data arrival time                                                                       -0.5108
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6627


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_2_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq2_wptr_reg_2_/RSTB (DFFARX1_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0036 &   0.5108 r
  data arrival time                                                                        0.5108

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  sync_w2r/rq2_wptr_reg_2_/CLK (DFFARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0144 &   3.0618 r
  clock reconvergence pessimism                                                 0.0000     3.0618
  clock uncertainty                                                             0.0100     3.0718
  library removal time                                        1.0000            0.1015     3.1733
  data required time                                                                       3.1733
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1733
  data arrival time                                                                       -0.5108
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6625


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_1_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq2_wptr_reg_1_/RSTB (DFFARX1_HVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0042 &   0.5113 r
  data arrival time                                                                        0.5113

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  sync_w2r/rq2_wptr_reg_1_/CLK (DFFARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0144 &   3.0618 r
  clock reconvergence pessimism                                                 0.0000     3.0618
  clock uncertainty                                                             0.0100     3.0718
  library removal time                                        1.0000            0.1015     3.1734
  data required time                                                                       3.1734
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1734
  data arrival time                                                                       -0.5113
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6621


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_4_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rbin_reg_4_/RSTB (SDFFARX1_HVT)
                                            0.0000   0.0525   1.0000   0.0000   0.0016 &   0.5088 r
  data arrival time                                                                        0.5088

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0142 &   3.0616 r
  clock reconvergence pessimism                                                 0.0000     3.0616
  clock uncertainty                                                             0.0100     3.0716
  library removal time                                        1.0000            0.0953     3.1669
  data required time                                                                       3.1669
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1669
  data arrival time                                                                       -0.5088
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6582


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_5_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rbin_reg_5_/RSTB (SDFFARX1_HVT)
                                            0.0000   0.0527   1.0000   0.0000   0.0023 &   0.5094 r
  data arrival time                                                                        0.5094

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0143 &   3.0617 r
  clock reconvergence pessimism                                                 0.0000     3.0617
  clock uncertainty                                                             0.0100     3.0717
  library removal time                                        1.0000            0.0954     3.1671
  data required time                                                                       3.1671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1671
  data arrival time                                                                       -0.5094
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6577


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_6_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rbin_reg_6_/RSTB (SDFFARX1_HVT)
                                            0.0000   0.0528   1.0000   0.0000   0.0030 &   0.5101 r
  data arrival time                                                                        0.5101

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0145 &   3.0619 r
  clock reconvergence pessimism                                                 0.0000     3.0619
  clock uncertainty                                                             0.0100     3.0719
  library removal time                                        1.0000            0.0954     3.1673
  data required time                                                                       3.1673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1673
  data arrival time                                                                       -0.5101
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6572


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_4_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rptr_reg_4_/RSTB (SDFFARX1_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0034 &   0.5105 r
  data arrival time                                                                        0.5105

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0145 &   3.0619 r
  clock reconvergence pessimism                                                 0.0000     3.0619
  clock uncertainty                                                             0.0100     3.0719
  library removal time                                        1.0000            0.0954     3.1673
  data required time                                                                       3.1673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1673
  data arrival time                                                                       -0.5105
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6568


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_4_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq1_wptr_reg_4_/RSTB (SDFFARX1_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0036 &   0.5108 r
  data arrival time                                                                        0.5108

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  sync_w2r/rq1_wptr_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0146 &   3.0620 r
  clock reconvergence pessimism                                                 0.0000     3.0620
  clock uncertainty                                                             0.0100     3.0720
  library removal time                                        1.0000            0.0954     3.1675
  data required time                                                                       3.1675
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1675
  data arrival time                                                                       -0.5108
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6567


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_7_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rbin_reg_7_/RSTB (SDFFARX1_HVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0054 &   0.5125 r
  data arrival time                                                                        0.5125

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0012   0.0444   1.0000   0.0008   0.0115 &   3.0647 r
  clock reconvergence pessimism                                                 0.0000     3.0647
  clock uncertainty                                                             0.0100     3.0747
  library removal time                                        1.0000            0.0943     3.1690
  data required time                                                                       3.1690
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1690
  data arrival time                                                                       -0.5125
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6565


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_5_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq1_wptr_reg_5_/RSTB (SDFFARX1_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0037 &   0.5108 r
  data arrival time                                                                        0.5108

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  sync_w2r/rq1_wptr_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0144 &   3.0618 r
  clock reconvergence pessimism                                                 0.0000     3.0618
  clock uncertainty                                                             0.0100     3.0718
  library removal time                                        1.0000            0.0954     3.1673
  data required time                                                                       3.1673
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1673
  data arrival time                                                                       -0.5108
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6564


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_3_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq1_wptr_reg_3_/RSTB (SDFFARX2_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0035 &   0.5106 r
  data arrival time                                                                        0.5106

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  sync_w2r/rq1_wptr_reg_3_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0146 &   3.0620 r
  clock reconvergence pessimism                                                 0.0000     3.0620
  clock uncertainty                                                             0.0100     3.0720
  library removal time                                        1.0000            0.0948     3.1668
  data required time                                                                       3.1668
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1668
  data arrival time                                                                       -0.5106
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6562


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_2_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq1_wptr_reg_2_/RSTB (SDFFARX2_HVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0036 &   0.5107 r
  data arrival time                                                                        0.5107

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  sync_w2r/rq1_wptr_reg_2_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0146 &   3.0620 r
  clock reconvergence pessimism                                                 0.0000     3.0620
  clock uncertainty                                                             0.0100     3.0720
  library removal time                                        1.0000            0.0948     3.1668
  data required time                                                                       3.1668
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1668
  data arrival time                                                                       -0.5107
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6561


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq1_wptr_reg_1_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq1_wptr_reg_1_/RSTB (SDFFARX2_HVT)
                                            0.0000   0.0531   1.0000   0.0000   0.0046 &   0.5118 r
  data arrival time                                                                        0.5118

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  sync_w2r/rq1_wptr_reg_1_/CLK (SDFFARX2_HVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0144 &   3.0618 r
  clock reconvergence pessimism                                                 0.0000     3.0618
  clock uncertainty                                                             0.0100     3.0718
  library removal time                                        1.0000            0.0949     3.1667
  data required time                                                                       3.1667
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1667
  data arrival time                                                                       -0.5118
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6550


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_0_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U59/A2 (OA21X1_RVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U59/Y (OA21X1_RVT)                       0.0205   1.0000            0.0338 &   0.3292 r
  wptr_full/wbinnext[0] (net)
                               2   2.7944 
  wptr_full/U60/S0 (MUX21X1_RVT)            0.0000   0.0205   1.0000   0.0000   0.0000 &   0.3293 r
  wptr_full/U60/Y (MUX21X1_RVT)                      0.0334   1.0000            0.0484 &   0.3777 r
  wptr_full/wgraynext[0] (net)
                               2   5.1415 
  wptr_full/wptr_reg_0_/D (SDFFARX2_HVT)   -0.0056   0.0334   1.0000  -0.0049  -0.0048 &   0.3729 r
  data arrival time                                                                        0.3729

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1594/A (NBUFFX8_LVT)              0.0000   0.0997   1.0000   0.0000  -0.0061 &   2.9997 r
  cto_buf_1594/Y (NBUFFX8_LVT)                       0.0376   1.0000            0.0277 &   3.0274 r
  cts2 (net)                  11  26.0183 
  wptr_full/wptr_reg_0_/CLK (SDFFARX2_HVT)
                                            0.0014   0.0381   1.0000   0.0009   0.0052 &   3.0326 r
  clock reconvergence pessimism                                                 0.0000     3.0326
  clock uncertainty                                                             0.0100     3.0426
  library hold time                                           1.0000           -0.0198     3.0228
  data required time                                                                       3.0228
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0228
  data arrival time                                                                       -0.3729
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6498


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_9_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rptr_reg_9_/RSTB (SDFFARX1_RVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0056 &   0.5128 r
  data arrival time                                                                        0.5128

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)
                                            0.0000   0.1471   1.0000   0.0000   0.0476 &   3.0677 r
  clock reconvergence pessimism                                                 0.0000     3.0677
  clock uncertainty                                                             0.0100     3.0777
  library removal time                                        1.0000            0.0824     3.1602
  data required time                                                                       3.1602
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1602
  data arrival time                                                                       -0.5128
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6474


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U28/A2 (OR2X1_RVT)              0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U28/Y (OR2X1_RVT)                        0.0131   1.0000            0.0233 &   0.3360 r
  wptr_full/n23 (net)          2   1.3492 
  wptr_full/U48/A2 (AND2X1_RVT)             0.0000   0.0131   1.0000   0.0000   0.0000 &   0.3361 r
  wptr_full/U48/Y (AND2X1_RVT)                       0.0343   1.0000            0.0388 &   0.3749 r
  wptr_full/n64 (net)          3   6.9129 
  wptr_full/wbin_reg_1_/D (SDFFARX1_HVT)   -0.0033   0.0343   1.0000  -0.0031  -0.0029 &   0.3720 r
  data arrival time                                                                        0.3720

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1594/A (NBUFFX8_LVT)              0.0000   0.0997   1.0000   0.0000  -0.0061 &   2.9997 r
  cto_buf_1594/Y (NBUFFX8_LVT)                       0.0376   1.0000            0.0277 &   3.0274 r
  cts2 (net)                  11  26.0183 
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0014   0.0381   1.0000   0.0009   0.0048 &   3.0322 r
  clock reconvergence pessimism                                                 0.0000     3.0322
  clock uncertainty                                                             0.0100     3.0422
  library hold time                                           1.0000           -0.0241     3.0181
  data required time                                                                       3.0181
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0181
  data arrival time                                                                       -0.3720
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6461


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_1_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rptr_reg_1_/RSTB (SDFFARX1_RVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0053 &   0.5124 r
  data arrival time                                                                        0.5124

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_RVT)
                                            0.0012   0.0444   1.0000   0.0008   0.0116 &   3.0647 r
  clock reconvergence pessimism                                                 0.0000     3.0647
  clock uncertainty                                                             0.0100     3.0747
  library removal time                                        1.0000            0.0732     3.1479
  data required time                                                                       3.1479
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1479
  data arrival time                                                                       -0.5124
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6355


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_8_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rptr_reg_8_/RSTB (SDFFARX2_LVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0058 &   0.5129 r
  data arrival time                                                                        0.5129

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  rptr_empty/rptr_reg_8_/CLK (SDFFARX2_LVT)
                                            0.0000   0.1471   1.0000   0.0000   0.0479 &   3.0680 r
  clock reconvergence pessimism                                                 0.0000     3.0680
  clock uncertainty                                                             0.0100     3.0780
  library removal time                                        1.0000            0.0702     3.1482
  data required time                                                                       3.1482
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1482
  data arrival time                                                                       -0.5129
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6353


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rbin_reg_10_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rbin_reg_10_/RSTB (SDFFARX2_LVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0058 &   0.5129 r
  data arrival time                                                                        0.5129

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  rptr_empty/rbin_reg_10_/CLK (SDFFARX2_LVT)
                                            0.0000   0.1471   1.0000   0.0000   0.0476 &   3.0678 r
  clock reconvergence pessimism                                                 0.0000     3.0678
  clock uncertainty                                                             0.0100     3.0778
  library removal time                                        1.0000            0.0702     3.1480
  data required time                                                                       3.1480
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1480
  data arrival time                                                                       -0.5129
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6350


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_3_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq2_wptr_reg_3_/RSTB (DFFARX1_RVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0034 &   0.5105 r
  data arrival time                                                                        0.5105

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  sync_w2r/rq2_wptr_reg_3_/CLK (DFFARX1_RVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0145 &   3.0619 r
  clock reconvergence pessimism                                                 0.0000     3.0619
  clock uncertainty                                                             0.0100     3.0719
  library removal time                                        1.0000            0.0737     3.1455
  data required time                                                                       3.1455
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1455
  data arrival time                                                                       -0.5105
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6350


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_6_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rptr_reg_6_/RSTB (SDFFARX1_LVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0053 &   0.5125 r
  data arrival time                                                                        0.5125

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_LVT)
                                            0.0012   0.0444   1.0000   0.0008   0.0116 &   3.0648 r
  clock reconvergence pessimism                                                 0.0000     3.0648
  clock uncertainty                                                             0.0100     3.0748
  library removal time                                        1.0000            0.0653     3.1401
  data required time                                                                       3.1401
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1401
  data arrival time                                                                       -0.5125
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6277


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_7_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rptr_reg_7_/RSTB (SDFFARX1_LVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0054 &   0.5126 r
  data arrival time                                                                        0.5126

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_LVT)
                                            0.0012   0.0444   1.0000   0.0008   0.0116 &   3.0648 r
  clock reconvergence pessimism                                                 0.0000     3.0648
  clock uncertainty                                                             0.0100     3.0748
  library removal time                                        1.0000            0.0653     3.1401
  data required time                                                                       3.1401
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1401
  data arrival time                                                                       -0.5126
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6276


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_0_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rptr_reg_0_/RSTB (SDFFARX1_LVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0053 &   0.5125 r
  data arrival time                                                                        0.5125

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_LVT)
                                            0.0012   0.0444   1.0000   0.0008   0.0115 &   3.0647 r
  clock reconvergence pessimism                                                 0.0000     3.0647
  clock uncertainty                                                             0.0100     3.0747
  library removal time                                        1.0000            0.0653     3.1400
  data required time                                                                       3.1400
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1400
  data arrival time                                                                       -0.5125
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6275


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_5_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rptr_reg_5_/RSTB (SDFFARX1_LVT)
                                            0.0000   0.0529   1.0000   0.0000   0.0036 &   0.5107 r
  data arrival time                                                                        0.5107

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0494   1.0000   0.0000   0.0146 &   3.0620 r
  clock reconvergence pessimism                                                 0.0000     3.0620
  clock uncertainty                                                             0.0100     3.0720
  library removal time                                        1.0000            0.0658     3.1378
  data required time                                                                       3.1378
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1378
  data arrival time                                                                       -0.5107
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6271


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_7_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq2_wptr_reg_7_/RSTB (DFFARX1_LVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0059 &   0.5131 r
  data arrival time                                                                        0.5131

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  sync_w2r/rq2_wptr_reg_7_/CLK (DFFARX1_LVT)
                                            0.0000   0.1474   1.0000   0.0000   0.0481 &   3.0683 r
  clock reconvergence pessimism                                                 0.0000     3.0683
  clock uncertainty                                                             0.0100     3.0783
  library removal time                                        1.0000            0.0618     3.1401
  data required time                                                                       3.1401
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1401
  data arrival time                                                                       -0.5131
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6270


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_3_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rptr_reg_3_/RSTB (SDFFARX1_LVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0042 &   0.5114 r
  data arrival time                                                                        0.5114

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0144 &   3.0618 r
  clock reconvergence pessimism                                                 0.0000     3.0618
  clock uncertainty                                                             0.0100     3.0718
  library removal time                                        1.0000            0.0659     3.1376
  data required time                                                                       3.1376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1376
  data arrival time                                                                       -0.5114
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6263


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rptr_reg_2_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rptr_reg_2_/RSTB (SDFFARX1_LVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0052 &   0.5124 r
  data arrival time                                                                        0.5124

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1437/A (NBUFFX32_LVT)             0.0000   0.1157   1.0000   0.0000  -0.0004 &   3.0198 r
  cto_buf_1437/Y (NBUFFX32_LVT)                      0.0422   1.0000            0.0276 &   3.0474 r
  cts1 (net)                  17  41.3259 
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_LVT)
                                            0.0000   0.0495   1.0000   0.0000   0.0144 &   3.0618 r
  clock reconvergence pessimism                                                 0.0000     3.0618
  clock uncertainty                                                             0.0100     3.0718
  library removal time                                        1.0000            0.0659     3.1377
  data required time                                                                       3.1377
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1377
  data arrival time                                                                       -0.5124
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6253


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: sync_w2r/rq2_wptr_reg_0_
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  sync_w2r/rq2_wptr_reg_0_/RSTB (DFFARX1_LVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0051 &   0.5122 r
  data arrival time                                                                        0.5122

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  sync_w2r/rq2_wptr_reg_0_/CLK (DFFARX1_LVT)
                                            0.0000   0.1463   1.0000   0.0000   0.0450 &   3.0652 r
  clock reconvergence pessimism                                                 0.0000     3.0652
  clock uncertainty                                                             0.0100     3.0752
  library removal time                                        1.0000            0.0618     3.1369
  data required time                                                                       3.1369
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1369
  data arrival time                                                                       -0.5122
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6247


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U30/A2 (OR2X1_RVT)             -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U30/Y (OR2X1_RVT)                        0.0138   1.0000            0.0239 &   0.3754 r
  wptr_full/n14 (net)          2   1.3718 
  wptr_full/U29/A2 (AND2X1_RVT)            -0.0011   0.0138   1.0000  -0.0002  -0.0002 &   0.3752 r
  wptr_full/U29/Y (AND2X1_RVT)                       0.0217   1.0000            0.0299 &   0.4052 r
  wptr_full/n62 (net)          3   3.5985 
  wptr_full/wbin_reg_3_/D (SDFFARX1_HVT)    0.0000   0.0217   1.0000   0.0000   0.0000 &   0.4052 r
  data arrival time                                                                        0.4052

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0423   1.0000   0.0000   0.0078 &   3.0370 r
  clock reconvergence pessimism                                                 0.0000     3.0370
  clock uncertainty                                                             0.0100     3.0470
  library hold time                                           1.0000           -0.0212     3.0257
  data required time                                                                       3.0257
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0257
  data arrival time                                                                       -0.4052
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6206


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_2_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U27/A2 (OR2X1_HVT)             -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U27/Y (OR2X1_HVT)                        0.0227   1.0000            0.0395 &   0.3716 r
  wptr_full/n18 (net)          2   3.0519 
  wptr_full/U24/A2 (AND2X1_RVT)             0.0000   0.0227   1.0000   0.0000   0.0000 &   0.3716 r
  wptr_full/U24/Y (AND2X1_RVT)                       0.0321   1.0000            0.0378 &   0.4094 r
  wptr_full/n63 (net)          3   6.2609 
  wptr_full/wbin_reg_2_/D (SDFFARX1_HVT)   -0.0048   0.0321   1.0000  -0.0043  -0.0041 &   0.4053 r
  data arrival time                                                                        0.4053

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1594/A (NBUFFX8_LVT)              0.0000   0.0997   1.0000   0.0000  -0.0061 &   2.9997 r
  cto_buf_1594/Y (NBUFFX8_LVT)                       0.0376   1.0000            0.0277 &   3.0274 r
  cts2 (net)                  11  26.0183 
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0014   0.0381   1.0000   0.0009   0.0048 &   3.0322 r
  clock reconvergence pessimism                                                 0.0000     3.0322
  clock uncertainty                                                             0.0100     3.0422
  library hold time                                           1.0000           -0.0236     3.0187
  data required time                                                                       3.0187
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0187
  data arrival time                                                                       -0.4053
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6134


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U28/A2 (OR2X1_RVT)              0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U28/Y (OR2X1_RVT)                        0.0131   1.0000            0.0233 &   0.3360 r
  wptr_full/n23 (net)          2   1.3492 
  wptr_full/U48/A2 (AND2X1_RVT)             0.0000   0.0131   1.0000   0.0000   0.0000 &   0.3361 r
  wptr_full/U48/Y (AND2X1_RVT)                       0.0343   1.0000            0.0388 &   0.3749 r
  wptr_full/n64 (net)          3   6.9129 
  wptr_full/U58/S0 (MUX21X1_RVT)           -0.0033   0.0343   1.0000  -0.0031  -0.0029 &   0.3720 r
  wptr_full/U58/Y (MUX21X1_RVT)                      0.0234   1.0000            0.0408 &   0.4128 r
  wptr_full/wgraynext[1] (net)
                               2   2.2798 
  wptr_full/wptr_reg_1_/D (SDFFARX1_HVT)   -0.0007   0.0234   1.0000  -0.0001  -0.0001 &   0.4127 r
  data arrival time                                                                        0.4127

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1594/A (NBUFFX8_LVT)              0.0000   0.0997   1.0000   0.0000  -0.0061 &   2.9997 r
  cto_buf_1594/Y (NBUFFX8_LVT)                       0.0376   1.0000            0.0277 &   3.0274 r
  cts2 (net)                  11  26.0183 
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_HVT)
                                            0.0014   0.0381   1.0000   0.0009   0.0051 &   3.0325 r
  clock reconvergence pessimism                                                 0.0000     3.0325
  clock uncertainty                                                             0.0100     3.0425
  library hold time                                           1.0000           -0.0216     3.0209
  data required time                                                                       3.0209
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0209
  data arrival time                                                                       -0.4127
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6083


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_4_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U34/A1 (AND2X1_LVT)            -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U34/Y (AND2X1_LVT)                       0.0125   1.0000            0.0161 &   0.3676 r
  wptr_full/n11 (net)          2   1.8156 
  wptr_full/U33/A1 (NAND2X0_LVT)           -0.0004   0.0125   1.0000  -0.0001  -0.0001 &   0.3675 r
  wptr_full/U33/Y (NAND2X0_LVT)                      0.0281   1.0000            0.0187 &   0.3862 f
  wptr_full/n30 (net)          2   2.5977 
  wptr_full/U3/A1 (AND2X1_RVT)             -0.0085   0.0281   1.0000  -0.0075  -0.0075 &   0.3787 f
  wptr_full/U3/Y (AND2X1_RVT)                        0.0221   1.0000            0.0348 &   0.4135 f
  wptr_full/n61 (net)          3   3.3925 
  wptr_full/wbin_reg_4_/D (SDFFARX1_HVT)    0.0000   0.0221   1.0000   0.0000   0.0000 &   0.4135 f
  data arrival time                                                                        0.4135

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0423   1.0000   0.0000   0.0078 &   3.0369 r
  clock reconvergence pessimism                                                 0.0000     3.0369
  clock uncertainty                                                             0.0100     3.0469
  library hold time                                           1.0000           -0.0263     3.0206
  data required time                                                                       3.0206
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0206
  data arrival time                                                                       -0.4135
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6071


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U30/A2 (OR2X1_RVT)             -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U30/Y (OR2X1_RVT)                        0.0138   1.0000            0.0239 &   0.3754 r
  wptr_full/n14 (net)          2   1.3718 
  wptr_full/U29/A2 (AND2X1_RVT)            -0.0011   0.0138   1.0000  -0.0002  -0.0002 &   0.3752 r
  wptr_full/U29/Y (AND2X1_RVT)                       0.0217   1.0000            0.0299 &   0.4052 r
  wptr_full/n62 (net)          3   3.5985 
  wptr_full/U19/S0 (MUX21X1_RVT)            0.0000   0.0217   1.0000   0.0000   0.0000 &   0.4052 r
  wptr_full/U19/Y (MUX21X1_RVT)                      0.0241   1.0000            0.0401 &   0.4453 r
  wptr_full/wgraynext[3] (net)
                               2   2.5042 
  wptr_full/wptr_reg_3_/D (SDFFARX1_HVT)   -0.0035   0.0241   1.0000  -0.0022  -0.0022 &   0.4431 r
  data arrival time                                                                        0.4431

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0425   1.0000   0.0000   0.0090 &   3.0382 r
  clock reconvergence pessimism                                                 0.0000     3.0382
  clock uncertainty                                                             0.0100     3.0482
  library hold time                                           1.0000           -0.0218     3.0264
  data required time                                                                       3.0264
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0264
  data arrival time                                                                       -0.4431
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5833


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U34/A1 (AND2X1_LVT)            -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U34/Y (AND2X1_LVT)                       0.0125   1.0000            0.0161 &   0.3676 r
  wptr_full/n11 (net)          2   1.8156 
  wptr_full/U33/A1 (NAND2X0_LVT)           -0.0004   0.0125   1.0000  -0.0001  -0.0001 &   0.3675 r
  wptr_full/U33/Y (NAND2X0_LVT)                      0.0281   1.0000            0.0187 &   0.3862 f
  wptr_full/n30 (net)          2   2.5977 
  wptr_full/HFSINV_256_61/A (INVX0_RVT)    -0.0085   0.0281   1.0000  -0.0075  -0.0075 &   0.3787 f
  wptr_full/HFSINV_256_61/Y (INVX0_RVT)              0.0298   1.0000            0.0276 &   0.4062 r
  wptr_full/HFSNET_62 (net)    3   3.3896 
  wptr_full/U56/A1 (XOR2X1_RVT)            -0.0044   0.0298   1.0000  -0.0041  -0.0041 &   0.4022 r
  wptr_full/U56/Y (XOR2X1_RVT)                       0.0298   1.0000            0.0426 &   0.4448 r
  wptr_full/wbinnext[5] (net)
                               3   4.1746 
  wptr_full/wbin_reg_5_/D (SDFFARX1_HVT)   -0.0012   0.0298   1.0000  -0.0002  -0.0001 &   0.4447 r
  data arrival time                                                                        0.4447

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0423   1.0000   0.0000   0.0080 &   3.0372 r
  clock reconvergence pessimism                                                 0.0000     3.0372
  clock uncertainty                                                             0.0100     3.0472
  library hold time                                           1.0000           -0.0231     3.0242
  data required time                                                                       3.0242
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0242
  data arrival time                                                                       -0.4447
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5795


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U30/A2 (OR2X1_RVT)             -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U30/Y (OR2X1_RVT)                        0.0138   1.0000            0.0239 &   0.3754 r
  wptr_full/n14 (net)          2   1.3718 
  wptr_full/HFSINV_28_33/A (INVX0_HVT)     -0.0011   0.0138   1.0000  -0.0002  -0.0002 &   0.3752 r
  wptr_full/HFSINV_28_33/Y (INVX0_HVT)               0.0151   1.0000            0.0160 &   0.3912 f
  wptr_full/HFSNET_41 (net)    1   0.7972 
  wptr_full/U57/A2 (MUX21X1_RVT)            0.0000   0.0151   1.0000   0.0000   0.0000 &   0.3912 f
  wptr_full/U57/Y (MUX21X1_RVT)                      0.0292   1.0000            0.0450 &   0.4362 f
  wptr_full/wgraynext[2] (net)
                               2   3.8649 
  wptr_full/wptr_reg_2_/D (SDFFARX1_HVT)   -0.0013   0.0292   1.0000  -0.0002  -0.0001 &   0.4361 f
  data arrival time                                                                        0.4361

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1594/A (NBUFFX8_LVT)              0.0000   0.0997   1.0000   0.0000  -0.0061 &   2.9997 r
  cto_buf_1594/Y (NBUFFX8_LVT)                       0.0376   1.0000            0.0277 &   3.0274 r
  cts2 (net)                  11  26.0183 
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_HVT)
                                            0.0014   0.0381   1.0000   0.0009   0.0046 &   3.0320 r
  clock reconvergence pessimism                                                 0.0000     3.0320
  clock uncertainty                                                             0.0100     3.0420
  library hold time                                           1.0000           -0.0295     3.0126
  data required time                                                                       3.0126
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0126
  data arrival time                                                                       -0.4361
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5765


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U34/A1 (AND2X1_LVT)            -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U34/Y (AND2X1_LVT)                       0.0125   1.0000            0.0161 &   0.3676 r
  wptr_full/n11 (net)          2   1.8156 
  wptr_full/U33/A1 (NAND2X0_LVT)           -0.0004   0.0125   1.0000  -0.0001  -0.0001 &   0.3675 r
  wptr_full/U33/Y (NAND2X0_LVT)                      0.0281   1.0000            0.0187 &   0.3862 f
  wptr_full/n30 (net)          2   2.5977 
  wptr_full/U3/A1 (AND2X1_RVT)             -0.0085   0.0281   1.0000  -0.0075  -0.0075 &   0.3787 f
  wptr_full/U3/Y (AND2X1_RVT)                        0.0221   1.0000            0.0348 &   0.4135 f
  wptr_full/n61 (net)          3   3.3925 
  wptr_full/U43/S0 (MUX21X1_RVT)            0.0000   0.0221   1.0000   0.0000   0.0000 &   0.4135 f
  wptr_full/U43/Y (MUX21X1_RVT)                      0.0259   1.0000            0.0417 &   0.4552 r
  wptr_full/wgraynext[4] (net)
                               2   2.9545 
  wptr_full/wptr_reg_4_/D (SDFFARX1_HVT)   -0.0023   0.0259   1.0000  -0.0004  -0.0003 &   0.4549 r
  data arrival time                                                                        0.4549

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0088 &   3.0380 r
  clock reconvergence pessimism                                                 0.0000     3.0380
  clock uncertainty                                                             0.0100     3.0480
  library hold time                                           1.0000           -0.0222     3.0258
  data required time                                                                       3.0258
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0258
  data arrival time                                                                       -0.4549
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5710


  Startpoint: rrst_n (input port clocked by wclk)
  Endpoint: rptr_empty/rempty_reg
               (removal check against rising-edge clock rclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.1600     0.1600 r
  rrst_n (in)                                        0.0576                     0.0181 &   0.1781 r
  rrst_n (net)                 1  34.0277 
  U51/A (IBUFFX4_HVT)                      -0.0050   0.0623   1.0000  -0.0036   0.0140 &   0.1921 r
  U51/Y (IBUFFX4_HVT)                                0.0451   1.0000            0.0652 &   0.2573 f
  n73 (net)                    1  23.7504 
  U58/A (INVX32_LVT)                        0.0000   0.0455   1.0000   0.0000   0.0037 &   0.2610 f
  U58/Y (INVX32_LVT)                                 0.0287   1.0000            0.0130 &   0.2740 r
  n10 (net)                    1 2259.8987 
  io_b_rrst_n/PADIO (I1025_NS)              0.0000   0.0287   1.0000   0.0000   0.0000 &   0.2740 r
  io_b_rrst_n/DOUT (I1025_NS)                        0.1029   1.0000            0.1797 &   0.4537 r
  io_b_rrst_n_net (net)        5  26.4094 
  HFSBUF_229_0/A (NBUFFX8_HVT)              0.0000   0.0748   1.0000   0.0000  -0.0062 &   0.4475 r
  HFSBUF_229_0/Y (NBUFFX8_HVT)                       0.0523   1.0000            0.0597 &   0.5071 r
  HFSNET_0 (net)              40  57.5807 
  rptr_empty/rempty_reg/SETB (SDFFASX1_LVT)
                                            0.0000   0.0530   1.0000   0.0000   0.0051 &   0.5123 r
  data arrival time                                                                        0.5123

  clock rclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  rclk (in)                                          4.1570                     0.5924 &   0.5924 r
  rclk (net)                   1 2269.6755 
  io_b_rclk/PADIO (I1025_NS)                0.0000   5.4037   1.0000   0.0000   2.1180 &   2.7103 r
  io_b_rclk/DOUT (I1025_NS)                          0.1454   1.0000            0.3098 &   3.0201 r
  io_b_rclk_net (net)         26 133.3834 
  cto_buf_1358/A (NBUFFX32_LVT)             0.0000   0.1205   1.0000   0.0000   0.0049 &   3.0251 r
  cto_buf_1358/Y (NBUFFX32_LVT)                      0.0411   1.0000            0.0281 &   3.0531 r
  cts0 (net)                  11  41.3655 
  rptr_empty/rempty_reg/CLK (SDFFASX1_LVT)
                                            0.0012   0.0444   1.0000   0.0008   0.0116 &   3.0648 r
  clock reconvergence pessimism                                                 0.0000     3.0648
  clock uncertainty                                                             0.0100     3.0748
  library removal time                                        1.0000            0.0069     3.0817
  data required time                                                                       3.0817
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0817
  data arrival time                                                                       -0.5123
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5694


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U34/A1 (AND2X1_LVT)            -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U34/Y (AND2X1_LVT)                       0.0125   1.0000            0.0161 &   0.3676 r
  wptr_full/n11 (net)          2   1.8156 
  wptr_full/U33/A1 (NAND2X0_LVT)           -0.0004   0.0125   1.0000  -0.0001  -0.0001 &   0.3675 r
  wptr_full/U33/Y (NAND2X0_LVT)                      0.0281   1.0000            0.0187 &   0.3862 f
  wptr_full/n30 (net)          2   2.5977 
  wptr_full/HFSINV_256_61/A (INVX0_RVT)    -0.0085   0.0281   1.0000  -0.0075  -0.0075 &   0.3787 f
  wptr_full/HFSINV_256_61/Y (INVX0_RVT)              0.0298   1.0000            0.0276 &   0.4062 r
  wptr_full/HFSNET_62 (net)    3   3.3896 
  wptr_full/U31/A1 (AO21X1_RVT)            -0.0044   0.0298   1.0000  -0.0041  -0.0041 &   0.4022 r
  wptr_full/U31/Y (AO21X1_RVT)                       0.0207   1.0000            0.0407 &   0.4428 r
  wptr_full/n27 (net)          2   2.9209 
  wptr_full/U54/A1 (AND2X1_RVT)            -0.0016   0.0207   1.0000  -0.0002  -0.0002 &   0.4426 r
  wptr_full/U54/Y (AND2X1_RVT)                       0.0305   1.0000            0.0356 &   0.4782 r
  wptr_full/n60 (net)          3   5.7706 
  wptr_full/wbin_reg_6_/D (SDFFARX1_HVT)   -0.0014   0.0305   1.0000  -0.0002  -0.0001 &   0.4781 r
  data arrival time                                                                        0.4781

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0088 &   3.0380 r
  clock reconvergence pessimism                                                 0.0000     3.0380
  clock uncertainty                                                             0.0100     3.0480
  library hold time                                           1.0000           -0.0232     3.0247
  data required time                                                                       3.0247
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0247
  data arrival time                                                                       -0.4781
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5466


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U34/A1 (AND2X1_LVT)            -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U34/Y (AND2X1_LVT)                       0.0125   1.0000            0.0161 &   0.3676 r
  wptr_full/n11 (net)          2   1.8156 
  wptr_full/U33/A1 (NAND2X0_LVT)           -0.0004   0.0125   1.0000  -0.0001  -0.0001 &   0.3675 r
  wptr_full/U33/Y (NAND2X0_LVT)                      0.0281   1.0000            0.0187 &   0.3862 f
  wptr_full/n30 (net)          2   2.5977 
  wptr_full/HFSINV_256_61/A (INVX0_RVT)    -0.0085   0.0281   1.0000  -0.0075  -0.0075 &   0.3787 f
  wptr_full/HFSINV_256_61/Y (INVX0_RVT)              0.0298   1.0000            0.0276 &   0.4062 r
  wptr_full/HFSNET_62 (net)    3   3.3896 
  wptr_full/U56/A1 (XOR2X1_RVT)            -0.0044   0.0298   1.0000  -0.0041  -0.0041 &   0.4022 r
  wptr_full/U56/Y (XOR2X1_RVT)                       0.0298   1.0000            0.0426 &   0.4448 r
  wptr_full/wbinnext[5] (net)
                               3   4.1746 
  wptr_full/U44/S0 (MUX21X1_RVT)           -0.0012   0.0298   1.0000  -0.0002  -0.0001 &   0.4447 r
  wptr_full/U44/Y (MUX21X1_RVT)                      0.0243   1.0000            0.0414 &   0.4860 r
  wptr_full/wgraynext[5] (net)
                               2   2.5763 
  wptr_full/wptr_reg_5_/D (SDFFARX1_HVT)   -0.0020   0.0243   1.0000  -0.0003  -0.0003 &   0.4858 r
  data arrival time                                                                        0.4858

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0424   1.0000   0.0000   0.0089 &   3.0381 r
  clock reconvergence pessimism                                                 0.0000     3.0381
  clock uncertainty                                                             0.0100     3.0481
  library hold time                                           1.0000           -0.0218     3.0263
  data required time                                                                       3.0263
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0263
  data arrival time                                                                       -0.4858
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5405


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U59/A2 (OA21X1_RVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U59/Y (OA21X1_RVT)                       0.0205   1.0000            0.0338 &   0.3292 r
  wptr_full/wbinnext[0] (net)
                               2   2.7944 
  wptr_full/U60/S0 (MUX21X1_RVT)            0.0000   0.0205   1.0000   0.0000   0.0000 &   0.3293 r
  wptr_full/U60/Y (MUX21X1_RVT)                      0.0334   1.0000            0.0484 &   0.3777 r
  wptr_full/wgraynext[0] (net)
                               2   5.1415 
  wptr_full/U63/A2 (XOR2X1_RVT)            -0.0056   0.0334   1.0000  -0.0049  -0.0048 &   0.3729 r
  wptr_full/U63/Y (XOR2X1_RVT)                       0.0170   1.0000            0.0341 &   0.4071 r
  wptr_full/n40 (net)          1   0.8179 
  wptr_full/U66/A4 (NOR4X1_RVT)             0.0000   0.0170   1.0000   0.0000   0.0000 &   0.4071 r
  wptr_full/U66/Y (NOR4X1_RVT)                       0.0107   1.0000            0.0367 &   0.4438 f
  wptr_full/n46 (net)          1   0.5695 
  wptr_full/U71/A2 (AND4X1_RVT)             0.0000   0.0107   1.0000   0.0000   0.0000 &   0.4438 f
  wptr_full/U71/Y (AND4X1_RVT)                       0.0203   1.0000            0.0395 &   0.4833 f
  wptr_full/wfull_val (net)    1   1.9592 
  wptr_full/wfull_reg/D (SDFFARX1_HVT)      0.0000   0.0203   1.0000   0.0000   0.0000 &   0.4833 f
  data arrival time                                                                        0.4833

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wfull_reg/CLK (SDFFARX1_HVT)    0.0000   0.0424   1.0000   0.0000   0.0089 &   3.0381 r
  clock reconvergence pessimism                                                 0.0000     3.0381
  clock uncertainty                                                             0.0100     3.0481
  library hold time                                           1.0000           -0.0256     3.0225
  data required time                                                                       3.0225
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0225
  data arrival time                                                                       -0.4833
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5392


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U34/A1 (AND2X1_LVT)            -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U34/Y (AND2X1_LVT)                       0.0125   1.0000            0.0161 &   0.3676 r
  wptr_full/n11 (net)          2   1.8156 
  wptr_full/U33/A1 (NAND2X0_LVT)           -0.0004   0.0125   1.0000  -0.0001  -0.0001 &   0.3675 r
  wptr_full/U33/Y (NAND2X0_LVT)                      0.0281   1.0000            0.0187 &   0.3862 f
  wptr_full/n30 (net)          2   2.5977 
  wptr_full/HFSINV_256_61/A (INVX0_RVT)    -0.0085   0.0281   1.0000  -0.0075  -0.0075 &   0.3787 f
  wptr_full/HFSINV_256_61/Y (INVX0_RVT)              0.0298   1.0000            0.0276 &   0.4062 r
  wptr_full/HFSNET_62 (net)    3   3.3896 
  wptr_full/U32/A1 (NAND3X2_RVT)           -0.0044   0.0298   1.0000  -0.0041  -0.0041 &   0.4022 r
  wptr_full/U32/Y (NAND3X2_RVT)                      0.0250   1.0000            0.0474 &   0.4496 f
  wptr_full/n4 (net)           3   8.0210 
  wptr_full/U20/A1 (NAND2X0_RVT)           -0.0016   0.0250   1.0000  -0.0003  -0.0000 &   0.4495 f
  wptr_full/U20/Y (NAND2X0_RVT)                      0.0289   1.0000            0.0291 &   0.4786 r
  wptr_full/n5 (net)           2   1.6991 
  wptr_full/U53/A2 (AND2X1_RVT)            -0.0023   0.0289   1.0000  -0.0011  -0.0011 &   0.4775 r
  wptr_full/U53/Y (AND2X1_RVT)                       0.0326   1.0000            0.0386 &   0.5162 r
  wptr_full/n59 (net)          3   6.3994 
  wptr_full/wbin_reg_7_/D (SDFFARX1_HVT)   -0.0013   0.0326   1.0000  -0.0002  -0.0001 &   0.5161 r
  data arrival time                                                                        0.5161

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0426   1.0000   0.0000   0.0111 &   3.0403 r
  clock reconvergence pessimism                                                 0.0000     3.0403
  clock uncertainty                                                             0.0100     3.0503
  library hold time                                           1.0000           -0.0237     3.0266
  data required time                                                                       3.0266
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0266
  data arrival time                                                                       -0.5161
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5105


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U34/A1 (AND2X1_LVT)            -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U34/Y (AND2X1_LVT)                       0.0125   1.0000            0.0161 &   0.3676 r
  wptr_full/n11 (net)          2   1.8156 
  wptr_full/U33/A1 (NAND2X0_LVT)           -0.0004   0.0125   1.0000  -0.0001  -0.0001 &   0.3675 r
  wptr_full/U33/Y (NAND2X0_LVT)                      0.0281   1.0000            0.0187 &   0.3862 f
  wptr_full/n30 (net)          2   2.5977 
  wptr_full/HFSINV_256_61/A (INVX0_RVT)    -0.0085   0.0281   1.0000  -0.0075  -0.0075 &   0.3787 f
  wptr_full/HFSINV_256_61/Y (INVX0_RVT)              0.0298   1.0000            0.0276 &   0.4062 r
  wptr_full/HFSNET_62 (net)    3   3.3896 
  wptr_full/U31/A1 (AO21X1_RVT)            -0.0044   0.0298   1.0000  -0.0041  -0.0041 &   0.4022 r
  wptr_full/U31/Y (AO21X1_RVT)                       0.0207   1.0000            0.0407 &   0.4428 r
  wptr_full/n27 (net)          2   2.9209 
  wptr_full/U54/A1 (AND2X1_RVT)            -0.0016   0.0207   1.0000  -0.0002  -0.0002 &   0.4426 r
  wptr_full/U54/Y (AND2X1_RVT)                       0.0305   1.0000            0.0356 &   0.4782 r
  wptr_full/n60 (net)          3   5.7706 
  wptr_full/U45/S0 (MUX21X1_RVT)           -0.0014   0.0305   1.0000  -0.0002  -0.0001 &   0.4781 r
  wptr_full/U45/Y (MUX21X1_RVT)                      0.0278   1.0000            0.0443 &   0.5224 r
  wptr_full/wgraynext[6] (net)
                               2   3.3931 
  wptr_full/wptr_reg_6_/D (SDFFARX1_HVT)   -0.0030   0.0278   1.0000  -0.0010  -0.0009 &   0.5214 r
  data arrival time                                                                        0.5214

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1594/A (NBUFFX8_LVT)              0.0000   0.0997   1.0000   0.0000  -0.0061 &   2.9997 r
  cto_buf_1594/Y (NBUFFX8_LVT)                       0.0376   1.0000            0.0277 &   3.0274 r
  cts2 (net)                  11  26.0183 
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_HVT)
                                            0.0014   0.0381   1.0000   0.0009   0.0052 &   3.0326 r
  clock reconvergence pessimism                                                 0.0000     3.0326
  clock uncertainty                                                             0.0100     3.0426
  library hold time                                           1.0000           -0.0226     3.0200
  data required time                                                                       3.0200
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0200
  data arrival time                                                                       -0.5214
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4985


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U34/A1 (AND2X1_LVT)            -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U34/Y (AND2X1_LVT)                       0.0125   1.0000            0.0161 &   0.3676 r
  wptr_full/n11 (net)          2   1.8156 
  wptr_full/U33/A1 (NAND2X0_LVT)           -0.0004   0.0125   1.0000  -0.0001  -0.0001 &   0.3675 r
  wptr_full/U33/Y (NAND2X0_LVT)                      0.0281   1.0000            0.0187 &   0.3862 f
  wptr_full/n30 (net)          2   2.5977 
  wptr_full/HFSINV_256_61/A (INVX0_RVT)    -0.0085   0.0281   1.0000  -0.0075  -0.0075 &   0.3787 f
  wptr_full/HFSINV_256_61/Y (INVX0_RVT)              0.0298   1.0000            0.0276 &   0.4062 r
  wptr_full/HFSNET_62 (net)    3   3.3896 
  wptr_full/U32/A1 (NAND3X2_RVT)           -0.0044   0.0298   1.0000  -0.0041  -0.0041 &   0.4022 r
  wptr_full/U32/Y (NAND3X2_RVT)                      0.0250   1.0000            0.0474 &   0.4496 f
  wptr_full/n4 (net)           3   8.0210 
  wptr_full/HFSINV_226_52/A (INVX0_RVT)    -0.0016   0.0250   1.0000  -0.0003  -0.0000 &   0.4495 f
  wptr_full/HFSINV_226_52/Y (INVX0_RVT)              0.0164   1.0000            0.0140 &   0.4636 r
  wptr_full/HFSNET_54 (net)    1   0.8199 
  wptr_full/U16/A1 (NAND2X1_RVT)            0.0000   0.0164   1.0000   0.0000   0.0000 &   0.4636 r
  wptr_full/U16/Y (NAND2X1_RVT)                      0.0163   1.0000            0.0340 &   0.4976 f
  wptr_full/n3 (net)           3   2.2506 
  wptr_full/U38/A1 (NAND2X0_RVT)            0.0000   0.0163   1.0000   0.0000   0.0000 &   0.4976 f
  wptr_full/U38/Y (NAND2X0_RVT)                      0.0298   1.0000            0.0275 &   0.5251 r
  wptr_full/n25 (net)          2   2.0104 
  wptr_full/U37/A2 (AND2X1_RVT)            -0.0035   0.0298   1.0000  -0.0036  -0.0036 &   0.5215 r
  wptr_full/U37/Y (AND2X1_RVT)                       0.0215   1.0000            0.0305 &   0.5520 r
  wptr_full/n58 (net)          3   3.4237 
  wptr_full/wbin_reg_8_/D (SDFFARX1_HVT)    0.0000   0.0215   1.0000   0.0000   0.0000 &   0.5520 r
  data arrival time                                                                        0.5520

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0426   1.0000   0.0000   0.0112 &   3.0403 r
  clock reconvergence pessimism                                                 0.0000     3.0403
  clock uncertainty                                                             0.0100     3.0503
  library hold time                                           1.0000           -0.0212     3.0292
  data required time                                                                       3.0292
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0292
  data arrival time                                                                       -0.5520
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4771


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U34/A1 (AND2X1_LVT)            -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U34/Y (AND2X1_LVT)                       0.0125   1.0000            0.0161 &   0.3676 r
  wptr_full/n11 (net)          2   1.8156 
  wptr_full/U33/A1 (NAND2X0_LVT)           -0.0004   0.0125   1.0000  -0.0001  -0.0001 &   0.3675 r
  wptr_full/U33/Y (NAND2X0_LVT)                      0.0281   1.0000            0.0187 &   0.3862 f
  wptr_full/n30 (net)          2   2.5977 
  wptr_full/HFSINV_256_61/A (INVX0_RVT)    -0.0085   0.0281   1.0000  -0.0075  -0.0075 &   0.3787 f
  wptr_full/HFSINV_256_61/Y (INVX0_RVT)              0.0298   1.0000            0.0276 &   0.4062 r
  wptr_full/HFSNET_62 (net)    3   3.3896 
  wptr_full/U32/A1 (NAND3X2_RVT)           -0.0044   0.0298   1.0000  -0.0041  -0.0041 &   0.4022 r
  wptr_full/U32/Y (NAND3X2_RVT)                      0.0250   1.0000            0.0474 &   0.4496 f
  wptr_full/n4 (net)           3   8.0210 
  wptr_full/U20/A1 (NAND2X0_RVT)           -0.0016   0.0250   1.0000  -0.0003  -0.0000 &   0.4495 f
  wptr_full/U20/Y (NAND2X0_RVT)                      0.0289   1.0000            0.0291 &   0.4786 r
  wptr_full/n5 (net)           2   1.6991 
  wptr_full/U53/A2 (AND2X1_RVT)            -0.0023   0.0289   1.0000  -0.0011  -0.0011 &   0.4775 r
  wptr_full/U53/Y (AND2X1_RVT)                       0.0326   1.0000            0.0386 &   0.5162 r
  wptr_full/n59 (net)          3   6.3994 
  wptr_full/U46/S0 (MUX21X1_RVT)           -0.0013   0.0326   1.0000  -0.0002  -0.0001 &   0.5161 r
  wptr_full/U46/Y (MUX21X1_RVT)                      0.0363   1.0000            0.0520 &   0.5682 r
  wptr_full/wgraynext[7] (net)
                               2   5.8503 
  wptr_full/wptr_reg_7_/D (SDFFARX1_HVT)   -0.0049   0.0363   1.0000  -0.0042  -0.0040 &   0.5641 r
  data arrival time                                                                        0.5641

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0426   1.0000   0.0000   0.0111 &   3.0403 r
  clock reconvergence pessimism                                                 0.0000     3.0403
  clock uncertainty                                                             0.0100     3.0503
  library hold time                                           1.0000           -0.0245     3.0258
  data required time                                                                       3.0258
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0258
  data arrival time                                                                       -0.5641
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4616


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U34/A1 (AND2X1_LVT)            -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U34/Y (AND2X1_LVT)                       0.0125   1.0000            0.0161 &   0.3676 r
  wptr_full/n11 (net)          2   1.8156 
  wptr_full/U33/A1 (NAND2X0_LVT)           -0.0004   0.0125   1.0000  -0.0001  -0.0001 &   0.3675 r
  wptr_full/U33/Y (NAND2X0_LVT)                      0.0281   1.0000            0.0187 &   0.3862 f
  wptr_full/n30 (net)          2   2.5977 
  wptr_full/HFSINV_256_61/A (INVX0_RVT)    -0.0085   0.0281   1.0000  -0.0075  -0.0075 &   0.3787 f
  wptr_full/HFSINV_256_61/Y (INVX0_RVT)              0.0298   1.0000            0.0276 &   0.4062 r
  wptr_full/HFSNET_62 (net)    3   3.3896 
  wptr_full/U32/A1 (NAND3X2_RVT)           -0.0044   0.0298   1.0000  -0.0041  -0.0041 &   0.4022 r
  wptr_full/U32/Y (NAND3X2_RVT)                      0.0250   1.0000            0.0474 &   0.4496 f
  wptr_full/n4 (net)           3   8.0210 
  wptr_full/HFSINV_226_52/A (INVX0_RVT)    -0.0016   0.0250   1.0000  -0.0003  -0.0000 &   0.4495 f
  wptr_full/HFSINV_226_52/Y (INVX0_RVT)              0.0164   1.0000            0.0140 &   0.4636 r
  wptr_full/HFSNET_54 (net)    1   0.8199 
  wptr_full/U16/A1 (NAND2X1_RVT)            0.0000   0.0164   1.0000   0.0000   0.0000 &   0.4636 r
  wptr_full/U16/Y (NAND2X1_RVT)                      0.0163   1.0000            0.0340 &   0.4976 f
  wptr_full/n3 (net)           3   2.2506 
  wptr_full/U8/A (INVX0_HVT)                0.0000   0.0163   1.0000   0.0000   0.0000 &   0.4976 f
  wptr_full/U8/Y (INVX0_HVT)                         0.0135   1.0000            0.0144 &   0.5121 r
  wptr_full/n2 (net)           1   1.0475 
  wptr_full/U12/A1 (NAND2X1_RVT)            0.0000   0.0135   1.0000   0.0000   0.0000 &   0.5121 r
  wptr_full/U12/Y (NAND2X1_RVT)                      0.0183   1.0000            0.0354 &   0.5475 f
  wptr_full/n7 (net)           3   2.7744 
  wptr_full/U51/A1 (XOR2X1_RVT)             0.0000   0.0183   1.0000   0.0000   0.0000 &   0.5475 f
  wptr_full/U51/Y (XOR2X1_RVT)                       0.0305   1.0000            0.0417 &   0.5892 r
  wptr_full/n57 (net)          3   4.3889 
  wptr_full/wbin_reg_9_/D (SDFFARX1_HVT)   -0.0012   0.0305   1.0000  -0.0002  -0.0001 &   0.5891 r
  data arrival time                                                                        0.5891

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0426   1.0000   0.0000   0.0111 &   3.0403 r
  clock reconvergence pessimism                                                 0.0000     3.0403
  clock uncertainty                                                             0.0100     3.0503
  library hold time                                           1.0000           -0.0232     3.0271
  data required time                                                                       3.0271
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0271
  data arrival time                                                                       -0.5891
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4380


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U34/A1 (AND2X1_LVT)            -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U34/Y (AND2X1_LVT)                       0.0125   1.0000            0.0161 &   0.3676 r
  wptr_full/n11 (net)          2   1.8156 
  wptr_full/U33/A1 (NAND2X0_LVT)           -0.0004   0.0125   1.0000  -0.0001  -0.0001 &   0.3675 r
  wptr_full/U33/Y (NAND2X0_LVT)                      0.0281   1.0000            0.0187 &   0.3862 f
  wptr_full/n30 (net)          2   2.5977 
  wptr_full/HFSINV_256_61/A (INVX0_RVT)    -0.0085   0.0281   1.0000  -0.0075  -0.0075 &   0.3787 f
  wptr_full/HFSINV_256_61/Y (INVX0_RVT)              0.0298   1.0000            0.0276 &   0.4062 r
  wptr_full/HFSNET_62 (net)    3   3.3896 
  wptr_full/U32/A1 (NAND3X2_RVT)           -0.0044   0.0298   1.0000  -0.0041  -0.0041 &   0.4022 r
  wptr_full/U32/Y (NAND3X2_RVT)                      0.0250   1.0000            0.0474 &   0.4496 f
  wptr_full/n4 (net)           3   8.0210 
  wptr_full/HFSINV_226_52/A (INVX0_RVT)    -0.0016   0.0250   1.0000  -0.0003  -0.0000 &   0.4495 f
  wptr_full/HFSINV_226_52/Y (INVX0_RVT)              0.0164   1.0000            0.0140 &   0.4636 r
  wptr_full/HFSNET_54 (net)    1   0.8199 
  wptr_full/U16/A1 (NAND2X1_RVT)            0.0000   0.0164   1.0000   0.0000   0.0000 &   0.4636 r
  wptr_full/U16/Y (NAND2X1_RVT)                      0.0163   1.0000            0.0340 &   0.4976 f
  wptr_full/n3 (net)           3   2.2506 
  wptr_full/U38/A1 (NAND2X0_RVT)            0.0000   0.0163   1.0000   0.0000   0.0000 &   0.4976 f
  wptr_full/U38/Y (NAND2X0_RVT)                      0.0298   1.0000            0.0275 &   0.5251 r
  wptr_full/n25 (net)          2   2.0104 
  wptr_full/U37/A2 (AND2X1_RVT)            -0.0035   0.0298   1.0000  -0.0036  -0.0036 &   0.5215 r
  wptr_full/U37/Y (AND2X1_RVT)                       0.0215   1.0000            0.0305 &   0.5520 r
  wptr_full/n58 (net)          3   3.4237 
  wptr_full/U52/S0 (MUX21X1_RVT)            0.0000   0.0215   1.0000   0.0000   0.0000 &   0.5520 r
  wptr_full/U52/Y (MUX21X1_RVT)                      0.0289   1.0000            0.0445 &   0.5966 r
  wptr_full/wgraynext[8] (net)
                               2   3.8115 
  wptr_full/wptr_reg_8_/D (SDFFARX1_HVT)   -0.0029   0.0289   1.0000  -0.0009  -0.0008 &   0.5957 r
  data arrival time                                                                        0.5957

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0426   1.0000   0.0000   0.0111 &   3.0403 r
  clock reconvergence pessimism                                                 0.0000     3.0403
  clock uncertainty                                                             0.0100     3.0503
  library hold time                                           1.0000           -0.0229     3.0275
  data required time                                                                       3.0275
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0275
  data arrival time                                                                       -0.5957
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4317


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U34/A1 (AND2X1_LVT)            -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U34/Y (AND2X1_LVT)                       0.0125   1.0000            0.0161 &   0.3676 r
  wptr_full/n11 (net)          2   1.8156 
  wptr_full/U33/A1 (NAND2X0_LVT)           -0.0004   0.0125   1.0000  -0.0001  -0.0001 &   0.3675 r
  wptr_full/U33/Y (NAND2X0_LVT)                      0.0281   1.0000            0.0187 &   0.3862 f
  wptr_full/n30 (net)          2   2.5977 
  wptr_full/HFSINV_256_61/A (INVX0_RVT)    -0.0085   0.0281   1.0000  -0.0075  -0.0075 &   0.3787 f
  wptr_full/HFSINV_256_61/Y (INVX0_RVT)              0.0298   1.0000            0.0276 &   0.4062 r
  wptr_full/HFSNET_62 (net)    3   3.3896 
  wptr_full/U32/A1 (NAND3X2_RVT)           -0.0044   0.0298   1.0000  -0.0041  -0.0041 &   0.4022 r
  wptr_full/U32/Y (NAND3X2_RVT)                      0.0250   1.0000            0.0474 &   0.4496 f
  wptr_full/n4 (net)           3   8.0210 
  wptr_full/HFSINV_226_52/A (INVX0_RVT)    -0.0016   0.0250   1.0000  -0.0003  -0.0000 &   0.4495 f
  wptr_full/HFSINV_226_52/Y (INVX0_RVT)              0.0164   1.0000            0.0140 &   0.4636 r
  wptr_full/HFSNET_54 (net)    1   0.8199 
  wptr_full/U16/A1 (NAND2X1_RVT)            0.0000   0.0164   1.0000   0.0000   0.0000 &   0.4636 r
  wptr_full/U16/Y (NAND2X1_RVT)                      0.0163   1.0000            0.0340 &   0.4976 f
  wptr_full/n3 (net)           3   2.2506 
  wptr_full/U8/A (INVX0_HVT)                0.0000   0.0163   1.0000   0.0000   0.0000 &   0.4976 f
  wptr_full/U8/Y (INVX0_HVT)                         0.0135   1.0000            0.0144 &   0.5121 r
  wptr_full/n2 (net)           1   1.0475 
  wptr_full/U12/A1 (NAND2X1_RVT)            0.0000   0.0135   1.0000   0.0000   0.0000 &   0.5121 r
  wptr_full/U12/Y (NAND2X1_RVT)                      0.0183   1.0000            0.0354 &   0.5475 f
  wptr_full/n7 (net)           3   2.7744 
  wptr_full/U11/A (INVX1_HVT)               0.0000   0.0183   1.0000   0.0000   0.0000 &   0.5475 f
  wptr_full/U11/Y (INVX1_HVT)                        0.0130   1.0000            0.0126 &   0.5601 r
  wptr_full/n8 (net)           1   1.0479 
  wptr_full/U10/A1 (NAND2X0_LVT)           -0.0012   0.0130   1.0000  -0.0009  -0.0009 &   0.5592 r
  wptr_full/U10/Y (NAND2X0_LVT)                      0.0286   1.0000            0.0189 &   0.5781 f
  wptr_full/n9 (net)           1   2.6455 
  wptr_full/U55/A1 (XOR2X1_LVT)             0.0000   0.0286   1.0000   0.0000   0.0001 &   0.5781 f
  wptr_full/U55/Y (XOR2X1_LVT)                       0.0269   1.0000            0.0323 &   0.6104 r
  wptr_full/n56 (net)          3   5.6078 
  wptr_full/wbin_reg_10_/D (SDFFARX1_HVT)   0.0000   0.0269   1.0000   0.0000   0.0001 &   0.6105 r
  data arrival time                                                                        0.6105

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0426   1.0000   0.0000   0.0111 &   3.0403 r
  clock reconvergence pessimism                                                 0.0000     3.0403
  clock uncertainty                                                             0.0100     3.0503
  library hold time                                           1.0000           -0.0224     3.0279
  data required time                                                                       3.0279
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0279
  data arrival time                                                                       -0.6105
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4174


  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
               (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: min

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock wclk (rise edge)                                                        0.0000     0.0000
  clock network delay (propagated)                                              0.0000     0.0000
  input external delay                                                          0.0120     0.0120 r
  winc (in)                                          0.0445                     0.0154 &   0.0274 r
  winc (net)                   1  26.8107 
  U57/A (INVX4_RVT)                         0.0000   0.0466   1.0000   0.0000   0.0108 &   0.0382 r
  U57/Y (INVX4_RVT)                                  0.0351   1.0000            0.0218 &   0.0600 f
  n61 (net)                    1  16.7582 
  U71/A (INVX32_LVT)                        0.0000   0.0351   1.0000   0.0000   0.0002 &   0.0602 f
  U71/Y (INVX32_LVT)                                 0.0234   1.0000            0.0116 &   0.0718 r
  n23 (net)                    1 2257.0078 
  io_b_winc/PADIO (I1025_NS)                0.0000   0.0234   1.0000   0.0000   0.0000 &   0.0718 r
  io_b_winc/DOUT (I1025_NS)                          0.1303   1.0000            0.1871 &   0.2589 r
  io_b_winc_net (net)          9  99.9951 
  wptr_full/U4/A2 (AND2X1_RVT)             -0.0037   0.1043   1.0000  -0.0006   0.0132 &   0.2721 r
  wptr_full/U4/Y (AND2X1_RVT)                        0.0187   1.0000            0.0240 &   0.2960 r
  wptr_full/n22 (net)          2   1.9319 
  wptr_full/U50/A1 (AND2X1_LVT)            -0.0017   0.0187   1.0000  -0.0006  -0.0005 &   0.2955 r
  wptr_full/U50/Y (AND2X1_LVT)                       0.0139   1.0000            0.0172 &   0.3127 r
  wptr_full/n20 (net)          3   2.3300 
  wptr_full/U36/A1 (AND2X1_LVT)             0.0000   0.0139   1.0000   0.0000   0.0000 &   0.3127 r
  wptr_full/U36/Y (AND2X1_LVT)                       0.0161   1.0000            0.0195 &   0.3322 r
  wptr_full/n16 (net)          3   3.4019 
  wptr_full/U35/A1 (AND2X1_LVT)            -0.0012   0.0161   1.0000  -0.0002  -0.0002 &   0.3321 r
  wptr_full/U35/Y (AND2X1_LVT)                       0.0178   1.0000            0.0207 &   0.3528 r
  wptr_full/n12 (net)          3   3.9720 
  wptr_full/U34/A1 (AND2X1_LVT)            -0.0018   0.0178   1.0000  -0.0013  -0.0013 &   0.3515 r
  wptr_full/U34/Y (AND2X1_LVT)                       0.0125   1.0000            0.0161 &   0.3676 r
  wptr_full/n11 (net)          2   1.8156 
  wptr_full/U33/A1 (NAND2X0_LVT)           -0.0004   0.0125   1.0000  -0.0001  -0.0001 &   0.3675 r
  wptr_full/U33/Y (NAND2X0_LVT)                      0.0281   1.0000            0.0187 &   0.3862 f
  wptr_full/n30 (net)          2   2.5977 
  wptr_full/HFSINV_256_61/A (INVX0_RVT)    -0.0085   0.0281   1.0000  -0.0075  -0.0075 &   0.3787 f
  wptr_full/HFSINV_256_61/Y (INVX0_RVT)              0.0298   1.0000            0.0276 &   0.4062 r
  wptr_full/HFSNET_62 (net)    3   3.3896 
  wptr_full/U32/A1 (NAND3X2_RVT)           -0.0044   0.0298   1.0000  -0.0041  -0.0041 &   0.4022 r
  wptr_full/U32/Y (NAND3X2_RVT)                      0.0250   1.0000            0.0474 &   0.4496 f
  wptr_full/n4 (net)           3   8.0210 
  wptr_full/HFSINV_226_52/A (INVX0_RVT)    -0.0016   0.0250   1.0000  -0.0003  -0.0000 &   0.4495 f
  wptr_full/HFSINV_226_52/Y (INVX0_RVT)              0.0164   1.0000            0.0140 &   0.4636 r
  wptr_full/HFSNET_54 (net)    1   0.8199 
  wptr_full/U16/A1 (NAND2X1_RVT)            0.0000   0.0164   1.0000   0.0000   0.0000 &   0.4636 r
  wptr_full/U16/Y (NAND2X1_RVT)                      0.0163   1.0000            0.0340 &   0.4976 f
  wptr_full/n3 (net)           3   2.2506 
  wptr_full/U8/A (INVX0_HVT)                0.0000   0.0163   1.0000   0.0000   0.0000 &   0.4976 f
  wptr_full/U8/Y (INVX0_HVT)                         0.0135   1.0000            0.0144 &   0.5121 r
  wptr_full/n2 (net)           1   1.0475 
  wptr_full/U12/A1 (NAND2X1_RVT)            0.0000   0.0135   1.0000   0.0000   0.0000 &   0.5121 r
  wptr_full/U12/Y (NAND2X1_RVT)                      0.0183   1.0000            0.0354 &   0.5475 f
  wptr_full/n7 (net)           3   2.7744 
  wptr_full/U51/A1 (XOR2X1_RVT)             0.0000   0.0183   1.0000   0.0000   0.0000 &   0.5475 f
  wptr_full/U51/Y (XOR2X1_RVT)                       0.0305   1.0000            0.0417 &   0.5892 r
  wptr_full/n57 (net)          3   4.3889 
  wptr_full/U39/S0 (MUX21X1_LVT)           -0.0012   0.0305   1.0000  -0.0002  -0.0001 &   0.5891 r
  wptr_full/U39/Y (MUX21X1_LVT)                      0.0224   1.0000            0.0278 &   0.6168 r
  wptr_full/wgraynext[9] (net)
                               2   3.5086 
  wptr_full/wptr_reg_9_/D (SDFFARX1_HVT)   -0.0030   0.0224   1.0000  -0.0028  -0.0027 &   0.6141 r
  data arrival time                                                                        0.6141

  clock wclk (rise edge)                                                        0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  wclk (in)                                          4.1553                     0.6049 &   0.6049 r
  wclk (net)                   1 2269.1860 
  io_b_wclk/PADIO (I1025_NS)                0.0000   5.3820   1.0000   0.0000   2.0943 &   2.6993 r
  io_b_wclk/DOUT (I1025_NS)                          0.1307   1.0000            0.3065 &   3.0058 r
  io_b_wclk_net (net)          6  79.0635 
  cto_buf_1673/A (NBUFFX32_LVT)             0.0000   0.0997   1.0000   0.0000  -0.0057 &   3.0001 r
  cto_buf_1673/Y (NBUFFX32_LVT)                      0.0382   1.0000            0.0291 &   3.0292 r
  cts3 (net)                  34  58.0061 
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_HVT)
                                            0.0000   0.0426   1.0000   0.0000   0.0111 &   3.0403 r
  clock reconvergence pessimism                                                 0.0000     3.0403
  clock uncertainty                                                             0.0100     3.0503
  library hold time                                           1.0000           -0.0214     3.0290
  data required time                                                                       3.0290
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.0290
  data arrival time                                                                       -0.6141
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.4149


1
