// Library - 16nm, Cell - or_1x, View - schematic
// LAST TIME SAVED: Apr  1 19:23:46 2015
// NETLIST TIME: May 28 02:41:06 2015
`timescale 1ns / 1ns 

(* cds_ams_schematic *) 
module or_1x (Y, A, B);

output  Y;

input  A, B;


nor_1x I6 ( .Y(AnorB), .B(B), .A(A));

inv_1x I7 ( .Y(Y), .A(AnorB));

endmodule
