<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 427</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page427-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a427.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:781px;white-space:nowrap" class="ft00">Vol. 1&#160;D-5</p>
<p style="position:absolute;top:47px;left:500px;white-space:nowrap" class="ft01">GUIDELINES&#160;FOR WRITING X87&#160;FPU EXCEPTION HANDLERS</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft06">In the&#160;<a href="o_7281d5ea06a5b67a-426.html">circuit in Figure&#160;D-1,</a>&#160;when the&#160;x87&#160;FPU exception&#160;handler accesses&#160;I/O port&#160;0F0H it&#160;clears&#160;the IRQ13 inter-<br/>rupt&#160;request output from Flip Flop #1 and also&#160;clocks&#160;out&#160;the&#160;IGNNE#&#160;signal (active) from Flip Flop #2.&#160;So&#160;the&#160;<br/>handler can activate IGNNE#, if needed, by doing this 0F0H&#160;access before clearing&#160;the x87 FPU exception condition&#160;<br/>(which de-asserts FERR#).&#160;<br/>However,&#160;the&#160;circuit does not&#160;depend on&#160;the order of actions by the&#160;x87&#160;FPU exception&#160;handler to&#160;guarantee&#160;the&#160;<br/>correct hardware state upon&#160;exit from&#160;the handler.&#160;Flip&#160;Flop #2, which&#160;drives&#160;IGNNE# to&#160;the&#160;processor,&#160;has&#160;its&#160;<br/>CLEAR input&#160;attached to the&#160;inverted&#160;FERR#. This&#160;ensures that&#160;IGNNE#&#160;can&#160;never be active&#160;when FERR# is&#160;inac-<br/>tive. So if&#160;the&#160;handler&#160;clears&#160;the x87&#160;FPU exception&#160;condition&#160;<b>before</b>&#160;the 0F0H&#160;access, IGNNE# does not get acti-<br/>vated and&#160;left on after&#160;exit from&#160;the&#160;handler.</p>
<p style="position:absolute;top:616px;left:69px;white-space:nowrap" class="ft04">D.2.1.3&#160;&#160;</p>
<p style="position:absolute;top:616px;left:153px;white-space:nowrap" class="ft04">No-Wait&#160;x87&#160;FPU&#160;Instructions Can Get x87&#160;FPU&#160;Interrupt in&#160;Window</p>
<p style="position:absolute;top:644px;left:69px;white-space:nowrap" class="ft06">The Pentium and&#160;Intel486 processors implement&#160;the&#160;“no-wait”&#160;floating-point instructions (FNINIT,&#160;FNCLEX,&#160;<br/>FNSTENV, FNSAVE,&#160;FNSTSW,&#160;FNSTCW,&#160;FNENI, FNDISI&#160;or FNSETPM) in&#160;the&#160;MS-DOS compatibility mode&#160;in the&#160;<br/>following manner.&#160;<a href="o_7281d5ea06a5b67a-214.html">(See Section 8.3.11, “x87&#160;FPU&#160;Control Instructions,”</a>&#160;and&#160;<a href="o_7281d5ea06a5b67a-214.html">Section 8.3.12, “Waiting vs. Non-<br/>waiting Instructions,”</a>&#160;for a&#160;discussion of the&#160;no-wait&#160;instructions.)<br/>If an unmasked&#160;numeric exception is pending from&#160;a preceding x87 FPU instruction, a member of the no-wait class&#160;<br/>of instructions&#160;will, at&#160;the beginning of&#160;its&#160;execution,&#160;assert&#160;the&#160;FERR# pin&#160;in response&#160;to&#160;that&#160;exception just like&#160;<br/>other x87&#160;FPU instructions, but&#160;then,&#160;unlike the&#160;other x87&#160;FPU&#160;instructions, FERR# will be de-asserted. This de-<br/>assertion was&#160;implemented to&#160;allow&#160;the no-wait class&#160;of instructions to proceed without&#160;an interrupt&#160;due&#160;to any&#160;<br/>pending numeric exception. However,&#160;the brief assertion&#160;of FERR# is&#160;sufficient&#160;to latch&#160;the x87 FPU&#160;exception&#160;<br/>request&#160;into most hardware interface implementations&#160;(including Intel’s recommended&#160;circuit).&#160;<br/>All&#160;the x87&#160;FPU&#160;instructions&#160;are implemented&#160;such that during&#160;their execution, there is&#160;a window&#160;in which&#160;the&#160;<br/>processor will sample and&#160;accept external&#160;interrupts.&#160;If&#160;there is&#160;a pending interrupt,&#160;the processor services the&#160;<br/>interrupt first&#160;before&#160;resuming&#160;the&#160;execution of the instruction.&#160;Consequently, it&#160;is possible&#160;that the&#160;no-wait&#160;<br/>floating-point instruction may accept the&#160;external interrupt caused by it’s&#160;own assertion&#160;of the&#160;FERR#&#160;pin in&#160;the&#160;<br/>event&#160;of&#160;a pending unmasked numeric exception, which&#160;is&#160;not an&#160;explicitly documented behavior&#160;of&#160;a no-wait&#160;<br/>instruction. This&#160;process is&#160;illustra<a href="o_7281d5ea06a5b67a-428.html">ted in Figure&#160;D-3.</a></p>
<p style="position:absolute;top:571px;left:226px;white-space:nowrap" class="ft05">Figure&#160;D-2. &#160;Behavior&#160;of&#160;Signals&#160;During&#160;x87 FPU Exception&#160;Handling</p>
<p style="position:absolute;top:497px;left:233px;white-space:nowrap" class="ft09"><b>0F0H&#160;Address<br/>&#160; &#160;Decode</b></p>
</div>
</body>
</html>
