# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do mux2x1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Carlos/Desktop/mux2x1 {C:/Users/Carlos/Desktop/mux2x1/mux2x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:35:33 on Dec 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Carlos/Desktop/mux2x1" C:/Users/Carlos/Desktop/mux2x1/mux2x1.v 
# -- Compiling module mux2x1
# 
# Top level modules:
# 	mux2x1
# End time: 13:35:33 on Dec 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.mux2x1
# vsim work.mux2x1 
# Start time: 13:35:37 on Dec 16,2024
# Loading work.mux2x1
add wave -position insertpoint  \
sim:/mux2x1/A \
sim:/mux2x1/B \
sim:/mux2x1/Es \
sim:/mux2x1/Y
add dataflow \
sim:/mux2x1/A 
# WARNING: No extended dataflow license exists
# No drivers or ports for A
# End time: 13:36:18 on Dec 16,2024, Elapsed time: 0:00:41
# Errors: 0, Warnings: 2
