
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000650                       # Number of seconds simulated
sim_ticks                                   649578000                       # Number of ticks simulated
final_tick                                  649578000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 128246                       # Simulator instruction rate (inst/s)
host_op_rate                                   223276                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              102784407                       # Simulator tick rate (ticks/s)
host_mem_usage                                 647132                       # Number of bytes of host memory used
host_seconds                                     6.32                       # Real time elapsed on the host
sim_insts                                      810491                       # Number of instructions simulated
sim_ops                                       1411059                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           30400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               56768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26368                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              412                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              475                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  887                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           40592508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           46799615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               87392122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      40592508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          40592508                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          40592508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          46799615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              87392122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       412.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       475.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1788                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          887                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        887                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   56768                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    56768                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 82                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                126                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 37                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 41                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  4                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                28                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               104                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      649443500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    887                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      552                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      282                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       39                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          149                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     368.107383                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    227.252155                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    341.658893                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            43     28.86%     28.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           36     24.16%     53.02% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           14      9.40%     62.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           12      8.05%     70.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            9      6.04%     76.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            5      3.36%     79.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            7      4.70%     84.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.34%     85.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           21     14.09%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           149                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        26368                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        30400                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 40592507.751186154783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 46799614.518964618444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          412                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          475                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     14040000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     16296000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34077.67                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34307.37                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      13704750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 30336000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4435000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15450.68                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34200.68                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         87.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      87.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.68                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.68                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       728                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.07                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      732179.82                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.07                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    514080                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    254265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2684640                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          11063520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               6718020                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                554880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         38897940                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         17425440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         122309520                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               200422305                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             308.542323                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             633310250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        948500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        4680000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     502720500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     45379250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       10548000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     85301750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    621180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    311190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3648540                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6544740                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                349440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         26848140                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3527040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         136453140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               184449810                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             283.953290                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             633928000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        511000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2600000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     566254000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      9184250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12151750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     58877000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  123482                       # Number of BP lookups
system.cpu.branchPred.condPredicted            123482                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             14354                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                83700                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24819                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1496                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           83700                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              76489                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             7211                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2216                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      438688                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      167569                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            83                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      181369                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           145                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       649578000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1299157                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              41481                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1202100                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      123482                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             101308                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1194676                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   28932                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1385                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                    181260                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   259                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1252106                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.655619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.739719                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   201214     16.07%     16.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    28774      2.30%     18.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1022118     81.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1252106                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.095048                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.925292                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   123456                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 88694                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1013903                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 11587                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  14466                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1976527                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 50800                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  14466                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   165960                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   31255                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2969                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    982692                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 54764                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1925666                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 26116                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    25                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1538                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1261                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  47542                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               12                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2010852                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4319752                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2899892                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            111175                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1477287                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   533565                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 29                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             26                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     12979                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               496072                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              200008                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            198912                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            24839                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1875997                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  63                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1713668                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             12381                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          465000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       554847                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1252106                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.368629                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.822677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              278002     22.20%     22.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              234540     18.73%     40.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              739564     59.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1252106                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 32774     17.96%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    247      0.14%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      0.03%     18.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     18.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%     18.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   117      0.06%     18.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  121      0.07%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 124200     68.08%     86.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 24914     13.66%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1359      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                859335     50.15%     50.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     50.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    14      0.00%     50.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              211499     12.34%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.02%     62.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     62.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.01%     62.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.01%     62.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.01%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           23554      1.37%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               353979     20.66%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              132184      7.71%     92.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           91884      5.36%     97.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          38904      2.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1713668                       # Type of FU issued
system.cpu.iq.rate                           1.319062                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      182438                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.106461                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4103539                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1861934                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1301827                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              770722                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             479167                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       352029                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1494116                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  400631                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           185292                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       123006                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          842                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        52275                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  14466                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   22173                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4086                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1876060                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3496                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                496072                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               200008                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 31                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     21                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4043                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             41                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7417                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7225                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14642                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1669990                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                438683                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             43678                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       606252                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    95875                       # Number of branches executed
system.cpu.iew.exec_stores                     167569                       # Number of stores executed
system.cpu.iew.exec_rate                     1.285441                       # Inst execution rate
system.cpu.iew.wb_sent                        1663587                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1653856                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1138645                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1506604                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.273022                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.755769                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          439096                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               9                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             14435                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1217750                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.158743                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.922697                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       437066     35.89%     35.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       150309     12.34%     48.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       630375     51.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1217750                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               810491                       # Number of instructions committed
system.cpu.commit.committedOps                1411059                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520799                       # Number of memory references committed
system.cpu.commit.loads                        373066                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      86686                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     320321                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1199148                       # Number of committed integer instructions.
system.cpu.commit.function_calls                16311                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1127      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           693719     49.16%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     49.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         170948     12.11%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.03%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.01%     61.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.02%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.01%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        23498      1.67%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          287541     20.38%     83.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         108845      7.71%     91.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        85525      6.06%     97.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        38888      2.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1411059                       # Class of committed instruction
system.cpu.commit.bw_lim_events                630375                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2437530                       # The number of ROB reads
system.cpu.rob.rob_writes                     3734690                       # The number of ROB writes
system.cpu.timesIdled                             251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           47051                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      810491                       # Number of Instructions Simulated
system.cpu.committedOps                       1411059                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.602926                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.602926                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.623859                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.623859                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2438421                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1065855                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     89349                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   291799                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    329786                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   394361                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  788081                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           244.372296                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              400603                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               509                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            787.039293                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            261500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   244.372296                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.954579                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.954579                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3208917                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3208917                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       252609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          252609                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       147485                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147485                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       400094                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           400094                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       400094                       # number of overall hits
system.cpu.dcache.overall_hits::total          400094                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          709                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           709                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          248                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          957                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            957                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          957                       # number of overall misses
system.cpu.dcache.overall_misses::total           957                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     86413500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     86413500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32531000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32531000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    118944500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    118944500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    118944500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    118944500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       253318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       253318                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       147733                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       401051                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       401051                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       401051                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       401051                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002799                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002799                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001679                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001679                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002386                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002386                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002386                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002386                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 121880.818054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 121880.818054                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 131173.387097                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 131173.387097                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 124288.923720                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 124288.923720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 124288.923720                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 124288.923720                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          632                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   126.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.dcache.writebacks::total               128                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          446                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          446                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          448                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          448                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          448                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          263                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          263                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          246                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          509                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          509                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          509                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     29859500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29859500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     29924000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     29924000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     59783500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     59783500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     59783500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     59783500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001269                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001269                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001269                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001269                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 113534.220532                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 113534.220532                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 121642.276423                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 121642.276423                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 117452.848723                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117452.848723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 117452.848723                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117452.848723                       # average overall mshr miss latency
system.cpu.dcache.replacements                    253                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.587677                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              181159                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               426                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            425.255869                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.587677                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.959327                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1450506                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1450506                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       180733                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          180733                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       180733                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           180733                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       180733                       # number of overall hits
system.cpu.icache.overall_hits::total          180733                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          527                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           527                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          527                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            527                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          527                       # number of overall misses
system.cpu.icache.overall_misses::total           527                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67093500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67093500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     67093500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67093500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67093500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67093500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       181260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       181260                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       181260                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       181260                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       181260                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       181260                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002907                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002907                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002907                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002907                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002907                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002907                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 127312.144213                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 127312.144213                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 127312.144213                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 127312.144213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 127312.144213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 127312.144213                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          100                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          100                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          100                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          100                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          427                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          427                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          427                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          427                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          427                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          427                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     51563000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     51563000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     51563000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     51563000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     51563000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51563000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002356                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002356                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 120756.440281                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 120756.440281                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 120756.440281                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 120756.440281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 120756.440281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 120756.440281                       # average overall mshr miss latency
system.cpu.icache.replacements                    170                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1359                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 689                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           128                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               295                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                246                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               246                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            690                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1021                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1271                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2292                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        27136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        40768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    67904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                936                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.006410                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.079850                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      930     99.36%     99.36% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.64%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  936                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               935500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1065000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1272500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              778.061398                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1061                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  887                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.196167                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   352.668729                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   425.392670                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.086101                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.103856                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.189956                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          887                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          827                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.216553                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9383                       # Number of tag accesses
system.l2cache.tags.data_accesses                9383                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          128                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          128                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           27                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           39                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              12                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              34                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  46                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             12                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             34                       # number of overall hits
system.l2cache.overall_hits::total                 46                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          413                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          236                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          649                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           413                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           475                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               888                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          413                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          475                       # number of overall misses
system.l2cache.overall_misses::total              888                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     29485000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     29485000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     50794000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     29189000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     79983000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     50794000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     58674000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    109468000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     50794000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     58674000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    109468000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          128                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          128                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          246                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          246                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          425                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          263                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          688                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          425                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          509                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             934                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          425                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          509                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            934                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.971545                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.971545                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.971765                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.897338                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.943314                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.971765                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.933202                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.950749                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.971765                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.933202                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.950749                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 123368.200837                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 123368.200837                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 122987.893462                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 123682.203390                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 123240.369800                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 122987.893462                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 123524.210526                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 123274.774775                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 122987.893462                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 123524.210526                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 123274.774775                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          413                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          236                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          649                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          413                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          475                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          888                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          413                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          475                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          888                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     24705000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     24705000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     42554000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     24469000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     67023000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     42554000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     49174000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     91728000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     42554000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     49174000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     91728000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.971545                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.971545                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.971765                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.897338                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.943314                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.971765                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.933202                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.950749                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.971765                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.933202                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.950749                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 103368.200837                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 103368.200837                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 103036.319613                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 103682.203390                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 103271.186441                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 103036.319613                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 103524.210526                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 103297.297297                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 103036.319613                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 103524.210526                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 103297.297297                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            887                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 648                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                239                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               239                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            648                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1774                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        56768                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                887                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      887    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  887                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               443500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2217500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              778.096902                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    887                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  887                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   352.685220                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   425.411682                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.021526                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.025965                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.047491                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          887                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          827                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.054138                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                15079                       # Number of tag accesses
system.l3cache.tags.data_accesses               15079                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          239                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            239                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          412                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          236                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          648                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           412                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           475                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               887                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          412                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          475                       # number of overall misses
system.l3cache.overall_misses::total              887                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     22554000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     22554000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     38846000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     22345000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     61191000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     38846000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     44899000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     83745000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     38846000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     44899000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     83745000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          239                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          412                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          236                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          648                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          412                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          475                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             887                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          412                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          475                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            887                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 94368.200837                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 94368.200837                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 94286.407767                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 94682.203390                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 94430.555556                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 94286.407767                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 94524.210526                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 94413.754228                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 94286.407767                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 94524.210526                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 94413.754228                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          239                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          412                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          236                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          648                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          412                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          475                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          887                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          412                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          475                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          887                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     16579000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     16579000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     28546000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16445000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     44991000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     28546000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     33024000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     61570000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     28546000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     33024000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     61570000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69368.200837                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 69368.200837                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69286.407767                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69682.203390                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 69430.555556                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 69286.407767                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 69524.210526                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 69413.754228                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 69286.407767                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 69524.210526                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 69413.754228                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    649578000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                648                       # Transaction distribution
system.membus.trans_dist::ReadExReq               239                       # Transaction distribution
system.membus.trans_dist::ReadExResp              239                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           648                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        56768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        56768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               887                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     887    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 887                       # Request fanout histogram
system.membus.reqLayer0.occupancy              443500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2406500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
