// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition"

// DATE "10/14/2018 17:52:40"

// 
// Device: Altera EPF10K200SRC240-3 Package RQFP240
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module Block1 (
	clk,
	irdy,
	frame,
	idsel,
	reset,
	intd,
	RX1,
	CTS,
	intc,
	intb,
	ACK,
	BUSY,
	PE,
	SELT,
	ERR,
	baudclk_221184kHz,
	cbe,
	led2,
	TX1,
	RTS,
	inta,
	RS422_TX_MINUS,
	par,
	trdy,
	devsel,
	STROBE,
	SIN,
	AFD,
	INIT,
	ad,
	LPT_DATA,
	clk_out);
input 	clk;
input 	irdy;
input 	frame;
input 	idsel;
input 	reset;
input 	intd;
input 	RX1;
input 	CTS;
input 	intc;
input 	intb;
input 	ACK;
input 	BUSY;
input 	PE;
input 	SELT;
input 	ERR;
input 	baudclk_221184kHz;
input 	[3:0] cbe;
output 	led2;
output 	TX1;
output 	RTS;
output 	inta;
output 	RS422_TX_MINUS;
inout 	par;
inout 	trdy;
inout 	devsel;
inout 	STROBE;
inout 	SIN;
inout 	AFD;
inout 	INIT;
inout 	[31:0] ad;
inout 	[7:0] LPT_DATA;
output 	clk_out;

wire gnd = 1'b0;
wire vcc = 1'b1;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pciusbtest_90sp1_v.sdo");
// synopsys translate_on

wire \b2v_inst9|FIFO_TX_COM1_empty_int_flag~regout ;
wire \b2v_inst9|IER_COM1_changed_int_flag~regout ;
wire \b2v_inst9|interrupt_condition~8_combout ;
wire \b2v_inst9|parity_error_int_flag~regout ;
wire \b2v_inst9|Equal16~4_combout ;
wire \b2v_inst4|Mux6~0_combout ;
wire \b2v_inst4|cbe_buf_in[1]~0_combout ;
wire \b2v_inst4|Mux6~1_combout ;
wire \b2v_inst4|Mux6~2_combout ;
wire \b2v_inst9|always32~5_combout ;
wire \b2v_inst9|interrupt_pending~regout ;
wire \b2v_inst9|always32~2_combout ;
wire \b2v_inst9|always31~1_combout ;
wire \b2v_inst9|parity_error_rising_edge~combout ;
wire \b2v_inst9|framing_error_rising_edge~combout ;
wire \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[4]~COUT ;
wire \b2v_inst9|always28~0_combout ;
wire \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[2]~COUT ;
wire \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[1]~COUT ;
wire \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[0]~COUT ;
wire \b2v_inst9|Equal18~0_combout ;
wire \b2v_inst9|Equal14~4_combout ;
wire \b2v_inst9|Equal14~5_combout ;
wire \b2v_inst1|lpt_state.LPTF_PXR_READ~regout ;
wire \b2v_inst1|LPTF_READ_STATE~2_combout ;
wire \b2v_inst9|always8~4_combout ;
wire \b2v_inst4|LessThan8~1_combout ;
wire \b2v_inst4|Mux4~0_combout ;
wire \b2v_inst4|Mux4~1_combout ;
wire \b2v_inst4|Mux4~2_combout ;
wire \b2v_inst9|always36~2_combout ;
wire \b2v_inst9|com_state.COMF_IIR_READ~regout ;
wire \b2v_inst9|Selector51~0_combout ;
wire \b2v_inst9|Equal8~1_combout ;
wire \b2v_inst4|Mux5~0_combout ;
wire \b2v_inst4|Mux5~1_combout ;
wire \b2v_inst4|Mux5~2_combout ;
wire \b2v_inst4|Mux7~6_combout ;
wire \b2v_inst4|Mux7~7_combout ;
wire \b2v_inst4|Mux7~8_combout ;
wire \b2v_inst9|FIFO_RX_COM1_empty~regout ;
wire \b2v_inst9|always27~1_combout ;
wire \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[3]~COUT ;
wire \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0~regout ;
wire \b2v_inst4|Selector64~0_combout ;
wire \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0~regout ;
wire \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0~regout ;
wire \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1~regout ;
wire \b2v_inst4|Selector64~1_combout ;
wire \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1~regout ;
wire \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0~regout ;
wire \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0~regout ;
wire \b2v_inst4|Selector64~3_combout ;
wire \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1~regout ;
wire \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0~regout ;
wire \b2v_inst4|Selector64~4_combout ;
wire \b2v_inst4|Selector64~7_combout ;
wire \b2v_inst4|Selector64~8_combout ;
wire \b2v_inst4|Equal7~0_combout ;
wire \b2v_inst4|is_CS_DEVICE3~regout ;
wire \b2v_inst4|is_CS_DEVICE2~regout ;
wire \b2v_inst4|is_CS_DEVICE0~regout ;
wire \b2v_inst4|is_CS_DEVICE1~regout ;
wire \b2v_inst4|always4~2_combout ;
wire \b2v_inst4|Equal7~1_combout ;
wire \b2v_inst4|Equal24~0_combout ;
wire \b2v_inst4|Equal6~0_combout ;
wire \b2v_inst4|Equal23~0_combout ;
wire \b2v_inst4|cs_state~289_combout ;
wire \b2v_inst4|Equal17~0_combout ;
wire \b2v_inst4|Equal9~1_combout ;
wire \b2v_inst4|Equal15~0_combout ;
wire \b2v_inst4|Equal15~1_combout ;
wire \b2v_inst4|cs_state~293_combout ;
wire \b2v_inst4|Equal28~0_combout ;
wire \b2v_inst8|out_addr_data_reg~33_combout ;
wire \b2v_inst4|Selector31~0_combout ;
wire \b2v_inst9|Selector31~0_combout ;
wire \b2v_inst9|Selector31~1_combout ;
wire \b2v_inst9|Selector31~2_combout ;
wire \b2v_inst8|out_addr_data_reg~38_combout ;
wire \b2v_inst8|out_addr_data_reg~40_combout ;
wire \b2v_inst8|out_addr_data_reg~41_combout ;
wire \b2v_inst9|Selector26~0_combout ;
wire \b2v_inst8|out_addr_data_reg~50_combout ;
wire \b2v_inst8|out_addr_data_reg~55_combout ;
wire \b2v_inst4|Selector29~0_combout ;
wire \b2v_inst8|out_addr_data_reg~68_combout ;
wire \b2v_inst9|Selector26~1_combout ;
wire \b2v_inst9|Selector26~2_combout ;
wire \b2v_inst9|Selector26~3_combout ;
wire \b2v_inst9|Selector26~4_combout ;
wire \b2v_inst9|Selector26~5_combout ;
wire \b2v_inst9|Selector26~6_combout ;
wire \b2v_inst4|Selector25~1_combout ;
wire \b2v_inst4|Selector25~2_combout ;
wire \b2v_inst4|Selector25~3_combout ;
wire \b2v_inst4|Selector25~4_combout ;
wire \b2v_inst4|Selector23~0_combout ;
wire \b2v_inst4|Selector18~0_combout ;
wire \b2v_inst4|Selector14~1_combout ;
wire \b2v_inst4|Selector12~0_combout ;
wire \b2v_inst8|out_addr_data_reg~110_combout ;
wire \b2v_inst8|out_addr_data_reg~111_combout ;
wire \b2v_inst4|Selector7~0_combout ;
wire \b2v_inst4|Selector7~1_combout ;
wire \b2v_inst4|Selector6~0_combout ;
wire \b2v_inst4|Selector4~1_combout ;
wire \b2v_inst4|Selector3~0_combout ;
wire \b2v_inst4|Selector3~1_combout ;
wire \b2v_inst9|TSR_COM1~17_combout ;
wire \b2v_inst9|RSR_COM1~13_combout ;
wire \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6]~dataout ;
wire \b2v_inst9|WideXor7~combout ;
wire \b2v_inst9|WideXor7~2_combout ;
wire \b2v_inst9|Equal16~35 ;
wire \b2v_inst9|Equal16~17_combout ;
wire \b2v_inst9|Equal16~25_combout ;
wire \b2v_inst9|Equal16~38 ;
wire \b2v_inst9|Equal16~19_combout ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[0]~COUT ;
wire \b2v_inst9|Equal16~26_combout ;
wire \b2v_inst9|Equal16~41 ;
wire \b2v_inst9|Equal16~21_combout ;
wire \b2v_inst9|Equal16~27_combout ;
wire \b2v_inst9|Equal16~44 ;
wire \b2v_inst9|Equal16~23_combout ;
wire \b2v_inst9|Equal16~28_combout ;
wire \b2v_inst1|always3~4_combout ;
wire \b2v_inst4|LessThan10~1_combout ;
wire \b2v_inst1|Equal6~0_combout ;
wire \b2v_inst4|is_BAR0_DEVICE1_address~4_combout ;
wire \b2v_inst9|Mux4~2_combout ;
wire \b2v_inst9|framing_error~1_combout ;
wire \b2v_inst9|Mux3~0_combout ;
wire \b2v_inst9|framing_error~4_combout ;
wire \b2v_inst9|Mux3~1_combout ;
wire \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[2]~COUT ;
wire \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ;
wire \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ;
wire \b2v_inst4|Equal0~0_combout ;
wire \b2v_inst4|Equal0~1_combout ;
wire \b2v_inst9|FIFO_RX_COM1~80_regout ;
wire \b2v_inst9|FIFO_RX_COM1~72_regout ;
wire \b2v_inst9|FIFO_RX_COM1~64_regout ;
wire \b2v_inst9|FIFO_RX_COM1~128_combout ;
wire \b2v_inst9|FIFO_RX_COM1~88_regout ;
wire \b2v_inst9|FIFO_RX_COM1~129_combout ;
wire \b2v_inst9|FIFO_RX_COM1~40_regout ;
wire \b2v_inst9|FIFO_RX_COM1~48_regout ;
wire \b2v_inst9|FIFO_RX_COM1~32_regout ;
wire \b2v_inst9|FIFO_RX_COM1~130_combout ;
wire \b2v_inst9|FIFO_RX_COM1~56_regout ;
wire \b2v_inst9|FIFO_RX_COM1~131_combout ;
wire \b2v_inst9|FIFO_RX_COM1~16_regout ;
wire \b2v_inst9|FIFO_RX_COM1~8_regout ;
wire \b2v_inst9|FIFO_RX_COM1~0_regout ;
wire \b2v_inst9|FIFO_RX_COM1~132_combout ;
wire \b2v_inst9|FIFO_RX_COM1~24_regout ;
wire \b2v_inst9|FIFO_RX_COM1~133_combout ;
wire \b2v_inst9|FIFO_RX_COM1~134_combout ;
wire \b2v_inst9|FIFO_RX_COM1~104_regout ;
wire \b2v_inst9|FIFO_RX_COM1~112_regout ;
wire \b2v_inst9|FIFO_RX_COM1~96_regout ;
wire \b2v_inst9|FIFO_RX_COM1~135_combout ;
wire \b2v_inst9|FIFO_RX_COM1~120_regout ;
wire \b2v_inst9|FIFO_RX_COM1~136_combout ;
wire \b2v_inst9|FIFO_RX_COM1~49_regout ;
wire \b2v_inst9|FIFO_RX_COM1~81_regout ;
wire \b2v_inst9|FIFO_RX_COM1~17_regout ;
wire \b2v_inst9|FIFO_RX_COM1~138_combout ;
wire \b2v_inst9|FIFO_RX_COM1~113_regout ;
wire \b2v_inst9|FIFO_RX_COM1~139_combout ;
wire \b2v_inst9|FIFO_RX_COM1~73_regout ;
wire \b2v_inst9|FIFO_RX_COM1~33_regout ;
wire \b2v_inst9|FIFO_RX_COM1~89_regout ;
wire \b2v_inst9|FIFO_RX_COM1~50_regout ;
wire \b2v_inst9|FIFO_RX_COM1~42_regout ;
wire \b2v_inst9|FIFO_RX_COM1~34_regout ;
wire \b2v_inst9|FIFO_RX_COM1~148_combout ;
wire \b2v_inst9|FIFO_RX_COM1~58_regout ;
wire \b2v_inst9|FIFO_RX_COM1~149_combout ;
wire \b2v_inst9|FIFO_RX_COM1~74_regout ;
wire \b2v_inst9|FIFO_RX_COM1~10_regout ;
wire \b2v_inst9|FIFO_RX_COM1~114_regout ;
wire \b2v_inst9|FIFO_RX_COM1~43_regout ;
wire \b2v_inst9|FIFO_RX_COM1~75_regout ;
wire \b2v_inst9|FIFO_RX_COM1~11_regout ;
wire \b2v_inst9|FIFO_RX_COM1~158_combout ;
wire \b2v_inst9|FIFO_RX_COM1~107_regout ;
wire \b2v_inst9|FIFO_RX_COM1~159_combout ;
wire \b2v_inst9|FIFO_RX_COM1~83_regout ;
wire \b2v_inst9|FIFO_RX_COM1~67_regout ;
wire \b2v_inst9|FIFO_RX_COM1~59_regout ;
wire \b2v_inst9|FIFO_RX_COM1~84_regout ;
wire \b2v_inst9|FIFO_RX_COM1~76_regout ;
wire \b2v_inst9|FIFO_RX_COM1~68_regout ;
wire \b2v_inst9|FIFO_RX_COM1~168_combout ;
wire \b2v_inst9|FIFO_RX_COM1~92_regout ;
wire \b2v_inst9|FIFO_RX_COM1~169_combout ;
wire \b2v_inst9|FIFO_RX_COM1~44_regout ;
wire \b2v_inst9|FIFO_RX_COM1~52_regout ;
wire \b2v_inst9|FIFO_RX_COM1~36_regout ;
wire \b2v_inst9|FIFO_RX_COM1~170_combout ;
wire \b2v_inst9|FIFO_RX_COM1~60_regout ;
wire \b2v_inst9|FIFO_RX_COM1~171_combout ;
wire \b2v_inst9|FIFO_RX_COM1~20_regout ;
wire \b2v_inst9|FIFO_RX_COM1~12_regout ;
wire \b2v_inst9|FIFO_RX_COM1~4_regout ;
wire \b2v_inst9|FIFO_RX_COM1~172_combout ;
wire \b2v_inst9|FIFO_RX_COM1~28_regout ;
wire \b2v_inst9|FIFO_RX_COM1~173_combout ;
wire \b2v_inst9|FIFO_RX_COM1~174_combout ;
wire \b2v_inst9|FIFO_RX_COM1~108_regout ;
wire \b2v_inst9|FIFO_RX_COM1~116_regout ;
wire \b2v_inst9|FIFO_RX_COM1~100_regout ;
wire \b2v_inst9|FIFO_RX_COM1~175_combout ;
wire \b2v_inst9|FIFO_RX_COM1~124_regout ;
wire \b2v_inst9|FIFO_RX_COM1~176_combout ;
wire \b2v_inst9|FIFO_RX_COM1~53_regout ;
wire \b2v_inst9|FIFO_RX_COM1~85_regout ;
wire \b2v_inst9|FIFO_RX_COM1~21_regout ;
wire \b2v_inst9|FIFO_RX_COM1~178_combout ;
wire \b2v_inst9|FIFO_RX_COM1~117_regout ;
wire \b2v_inst9|FIFO_RX_COM1~179_combout ;
wire \b2v_inst9|FIFO_RX_COM1~77_regout ;
wire \b2v_inst9|FIFO_RX_COM1~45_regout ;
wire \b2v_inst9|FIFO_RX_COM1~13_regout ;
wire \b2v_inst9|FIFO_RX_COM1~180_combout ;
wire \b2v_inst9|FIFO_RX_COM1~109_regout ;
wire \b2v_inst9|FIFO_RX_COM1~181_combout ;
wire \b2v_inst9|FIFO_RX_COM1~37_regout ;
wire \b2v_inst9|FIFO_RX_COM1~69_regout ;
wire \b2v_inst9|FIFO_RX_COM1~5_regout ;
wire \b2v_inst9|FIFO_RX_COM1~182_combout ;
wire \b2v_inst9|FIFO_RX_COM1~101_regout ;
wire \b2v_inst9|FIFO_RX_COM1~183_combout ;
wire \b2v_inst9|FIFO_RX_COM1~184_combout ;
wire \b2v_inst9|FIFO_RX_COM1~93_regout ;
wire \b2v_inst9|FIFO_RX_COM1~61_regout ;
wire \b2v_inst9|FIFO_RX_COM1~29_regout ;
wire \b2v_inst9|FIFO_RX_COM1~185_combout ;
wire \b2v_inst9|FIFO_RX_COM1~125_regout ;
wire \b2v_inst9|FIFO_RX_COM1~186_combout ;
wire \b2v_inst9|FIFO_RX_COM1~47_regout ;
wire \b2v_inst9|FIFO_RX_COM1~79_regout ;
wire \b2v_inst9|FIFO_RX_COM1~15_regout ;
wire \b2v_inst9|FIFO_RX_COM1~188_combout ;
wire \b2v_inst9|FIFO_RX_COM1~111_regout ;
wire \b2v_inst9|FIFO_RX_COM1~189_combout ;
wire \b2v_inst9|FIFO_RX_COM1~87_regout ;
wire \b2v_inst9|FIFO_RX_COM1~71_regout ;
wire \b2v_inst9|FIFO_RX_COM1~63_regout ;
wire \b2v_inst4|Mux2~0_combout ;
wire \b2v_inst4|Mux2~1_combout ;
wire \b2v_inst4|Mux2~2_combout ;
wire \b2v_inst4|Mux3~0_combout ;
wire \b2v_inst4|Mux3~1_combout ;
wire \b2v_inst4|Mux3~2_combout ;
wire \b2v_inst4|Mux1~0_combout ;
wire \b2v_inst4|Mux1~1_combout ;
wire \b2v_inst4|Mux1~2_combout ;
wire \b2v_inst4|Mux0~0_combout ;
wire \b2v_inst4|Mux0~1_combout ;
wire \b2v_inst4|Mux0~2_combout ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[8]~COUT ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[9]~COUT ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[1]~COUT ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[4]~COUT ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[10]~COUT ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[11]~COUT ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[2]~COUT ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[3]~COUT ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[12]~COUT ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[5]~COUT ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[14]~COUT ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[6]~COUT ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[7]~COUT ;
wire \b2v_inst9|Add2|adder|result_node|cs_buffer[13]~COUT ;
wire \b2v_inst9|com_state.COMF_MCR_READ~regout ;
wire \b2v_inst9|COMF_READ_STATE~11_combout ;
wire \b2v_inst4|Equal43~26_combout ;
wire \b2v_inst4|Equal43~30_combout ;
wire \b2v_inst9|always8~23 ;
wire \b2v_inst9|always8~12_combout ;
wire \b2v_inst9|always8~16_combout ;
wire \b2v_inst9|always8~26 ;
wire \b2v_inst9|always8~14_combout ;
wire \b2v_inst9|always8~17_combout ;
wire \b2v_inst9|Equal0~4_combout ;
wire \b2v_inst9|always36~3_combout ;
wire \b2v_inst9|Equal17~35 ;
wire \b2v_inst9|Equal17~17_combout ;
wire \b2v_inst9|Equal17~25_combout ;
wire \b2v_inst9|Equal17~19_combout ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[0]~COUT ;
wire \b2v_inst9|Equal17~21_combout ;
wire \b2v_inst9|Equal17~23_combout ;
wire \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[1]~COUT ;
wire \b2v_inst9|Selector49~8_combout ;
wire \b2v_inst1|Selector40~4_combout ;
wire \b2v_inst1|Selector40~6_combout ;
wire \b2v_inst1|WideNor0~0_combout ;
wire \b2v_inst1|WideNor0~1_combout ;
wire \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0~regout ;
wire \b2v_inst4|Selector64~39 ;
wire \b2v_inst4|Selector64~19_combout ;
wire \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1~regout ;
wire \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1~regout ;
wire \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1~regout ;
wire \b2v_inst4|Selector64~26_combout ;
wire \b2v_inst4|Equal13~1_combout ;
wire \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0~regout ;
wire \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0~regout ;
wire \b2v_inst4|Selector64~42 ;
wire \b2v_inst4|Selector64~21_combout ;
wire \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1~regout ;
wire \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0~regout ;
wire \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1~regout ;
wire \b2v_inst4|Selector64~27_combout ;
wire \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1~regout ;
wire \b2v_inst4|cs_state.CS_RESERVED~regout ;
wire \b2v_inst4|Selector64~23_combout ;
wire \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0~regout ;
wire \b2v_inst4|Selector64~46 ;
wire \b2v_inst4|Selector64~24_combout ;
wire \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0~regout ;
wire \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1~regout ;
wire \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1~regout ;
wire \b2v_inst4|Selector64~28_combout ;
wire \b2v_inst4|Equal30~0_combout ;
wire \b2v_inst4|cs_state~302_combout ;
wire \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout ;
wire \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout ;
wire \b2v_inst8|out_addr_data_reg~151_combout ;
wire \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0_combout ;
wire \b2v_inst9|FIFO_RX_COM1~200_combout ;
wire \b2v_inst9|com_state.COMF_DLM_WRITE~regout ;
wire \b2v_inst9|always36~1_combout ;
wire \b2v_inst9|always36~0_combout ;
wire \b2v_inst9|interrupt_condition~12_combout ;
wire \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout ;
wire \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout ;
wire \b2v_inst8|out_addr_data_reg~153_combout ;
wire \b2v_inst9|IIR_COM1~22_combout ;
wire \b2v_inst8|out_addr_data_reg~155_combout ;
wire \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ;
wire \b2v_inst8|out_addr_data_reg~157_combout ;
wire \b2v_inst4|Selector26~6_combout ;
wire \b2v_inst8|out_addr_data_reg~159_combout ;
wire \b2v_inst4|Selector22~8_combout ;
wire \b2v_inst4|Selector21~6_combout ;
wire \b2v_inst8|out_addr_data_reg~162_combout ;
wire \b2v_inst4|Selector19~5_combout ;
wire \b2v_inst4|Selector16~5_combout ;
wire \b2v_inst4|Selector15~6_combout ;
wire \b2v_inst8|out_addr_data_reg~165_combout ;
wire \b2v_inst8|out_addr_data_reg~168_combout ;
wire \b2v_inst4|Selector5~6_combout ;
wire \b2v_inst4|Selector0~5_combout ;
wire \b2v_inst9|WideXor5~0_combout ;
wire \b2v_inst9|TSR_COM1~31_combout ;
wire \b2v_inst9|TSR_COM1~41_combout ;
wire \b2v_inst9|Mux8~5_combout ;
wire \b2v_inst9|Equal11~0_combout ;
wire \b2v_inst9|Equal7~0_combout ;
wire \b2v_inst1|always3~23 ;
wire \b2v_inst1|always3~12_combout ;
wire \b2v_inst1|always3~16_combout ;
wire \b2v_inst1|always3~26 ;
wire \b2v_inst1|always3~14_combout ;
wire \b2v_inst1|always3~17_combout ;
wire \b2v_inst4|Equal43~33_combout ;
wire \b2v_inst4|Equal43~74 ;
wire \b2v_inst4|Equal43~34_combout ;
wire \b2v_inst4|Equal43~35_combout ;
wire \b2v_inst4|Equal43~51_combout ;
wire \b2v_inst4|Equal43~38_combout ;
wire \b2v_inst4|Equal43~42_combout ;
wire \b2v_inst4|Equal43~46_combout ;
wire \b2v_inst9|Equal15~6_combout ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[8]~COUT ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[9]~COUT ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[1]~COUT ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[4]~COUT ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[10]~COUT ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[11]~COUT ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[2]~COUT ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[3]~COUT ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[12]~COUT ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[5]~COUT ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[14]~COUT ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[6]~COUT ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[7]~COUT ;
wire \b2v_inst9|Add3|adder|result_node|cs_buffer[13]~COUT ;
wire \b2v_inst9|Equal1~9 ;
wire \b2v_inst9|Equal1~4_combout ;
wire \b2v_inst9|Equal1~6_combout ;
wire \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[0]~COUT ;
wire \b2v_inst4|Equal44~26_combout ;
wire \b2v_inst4|Equal44~30_combout ;
wire \b2v_inst9|FIFO_RX_COM1~54_regout ;
wire \b2v_inst9|FIFO_RX_COM1~46_regout ;
wire \b2v_inst9|FIFO_RX_COM1~38_regout ;
wire \b2v_inst9|FIFO_RX_COM1~326_combout ;
wire \b2v_inst9|FIFO_RX_COM1~62_regout ;
wire \b2v_inst9|FIFO_RX_COM1~327_combout ;
wire \b2v_inst9|FIFO_RX_COM1~78_regout ;
wire \b2v_inst9|FIFO_RX_COM1~14_regout ;
wire \b2v_inst9|FIFO_RX_COM1~118_regout ;
wire \b2v_inst9|Selector49~14_combout ;
wire \b2v_inst4|Equal44~33_combout ;
wire \b2v_inst4|Equal44~74 ;
wire \b2v_inst4|Equal44~34_combout ;
wire \b2v_inst4|Equal44~35_combout ;
wire \b2v_inst4|Equal44~51_combout ;
wire \b2v_inst4|Equal44~38_combout ;
wire \b2v_inst4|Equal44~42_combout ;
wire \b2v_inst4|Equal44~46_combout ;
wire \b2v_inst9|TSR_COM1~36_combout ;
wire \b2v_inst9|TSR_COM1~64 ;
wire \b2v_inst9|TSR_COM1~37_combout ;
wire \b2v_inst9|TSR_COM1~38_combout ;
wire \b2v_inst9|TSR_COM1~67 ;
wire \b2v_inst9|TSR_COM1~42_combout ;
wire \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[2]~COUT ;
wire \b2v_inst9|Equal15~11_combout ;
wire \b2v_inst9|Equal15~14_combout ;
wire \b2v_inst4|cs_state~304_combout ;
wire \b2v_inst4|in_adress[2]~32_combout ;
wire \b2v_inst9|IIR_COM1[1]~26_combout ;
wire \b2v_inst9|MSR_COM1[4]~1_combout ;
wire \frame~dataout ;
wire \ad[0]~31 ;
wire \ad[1]~30 ;
wire \ad[2]~29 ;
wire \ad[3]~28 ;
wire \ad[4]~27 ;
wire \ad[5]~26 ;
wire \ad[6]~25 ;
wire \ad[7]~24 ;
wire \ad[8]~23 ;
wire \ad[9]~22 ;
wire \ad[10]~21 ;
wire \ad[11]~20 ;
wire \ad[12]~19 ;
wire \ad[13]~18 ;
wire \ad[14]~17 ;
wire \ad[15]~16 ;
wire \ad[16]~15 ;
wire \ad[17]~14 ;
wire \ad[18]~13 ;
wire \ad[19]~12 ;
wire \ad[20]~11 ;
wire \ad[21]~10 ;
wire \ad[22]~9 ;
wire \ad[23]~8 ;
wire \ad[24]~7 ;
wire \ad[25]~6 ;
wire \ad[26]~5 ;
wire \ad[27]~4 ;
wire \ad[28]~3 ;
wire \ad[29]~2 ;
wire \ad[30]~1 ;
wire \ad[31]~0 ;
wire \reset~dataout ;
wire \led2~0_combout ;
wire \clk~dataout ;
wire \b2v_inst4|Equal4~0_combout ;
wire \irdy~dataout ;
wire \b2v_inst4|cs_state.CS_READ~regout ;
wire \b2v_inst4|control~regout ;
wire \b2v_inst9|Equal2~0_combout ;
wire \b2v_inst8|out_addr_data_reg~32_combout ;
wire \b2v_inst9|Equal2~1_combout ;
wire \b2v_inst9|Equal2~2_combout ;
wire \b2v_inst9|com_state.COMF_RX_READ~regout ;
wire \b2v_inst9|Equal3~0_combout ;
wire \b2v_inst9|Equal3~1_combout ;
wire \b2v_inst4|LessThan8~0_combout ;
wire \b2v_inst4|LessThan8~2_combout ;
wire \b2v_inst4|LessThan8~3_combout ;
wire \b2v_inst9|always8~5_combout ;
wire \b2v_inst9|Equal8~0_combout ;
wire \b2v_inst9|com_state.COMF_IER_READ~regout ;
wire \b2v_inst9|Equal13~0_combout ;
wire \b2v_inst9|Equal13~1_combout ;
wire \b2v_inst9|com_state.COMF_MSR_READ~regout ;
wire \b2v_inst9|Equal12~0_combout ;
wire \b2v_inst9|com_state.COMF_LSR_READ~regout ;
wire \b2v_inst9|Equal4~0_combout ;
wire \b2v_inst9|Equal10~0_combout ;
wire \b2v_inst9|com_state.COMF_LCR_READ~regout ;
wire \b2v_inst9|Equal3~2_combout ;
wire \b2v_inst9|com_state.COMF_IER_WRITE~regout ;
wire \b2v_inst9|Equal5~0_combout ;
wire \b2v_inst9|com_state.COMF_LCR_WRITE~regout ;
wire \b2v_inst9|Equal2~3_combout ;
wire \b2v_inst9|com_state.COMF_DLL_WRITE~regout ;
wire \b2v_inst9|Equal4~1_combout ;
wire \b2v_inst9|com_state.COMF_FCR_WRITE~regout ;
wire \b2v_inst4|Mux7~3_combout ;
wire \b2v_inst4|Mux7~10_combout ;
wire \b2v_inst4|Mux0~3_combout ;
wire \b2v_inst9|com_state.COMF_TX_WRITE~regout ;
wire \b2v_inst9|com_state.COMF_TX_END~regout ;
wire \b2v_inst9|com_state.COMF_RX_END~regout ;
wire \b2v_inst9|Selector49~27 ;
wire \b2v_inst9|Selector49~18_combout ;
wire \b2v_inst9|Selector49~16_combout ;
wire \b2v_inst9|Equal9~0_combout ;
wire \b2v_inst9|Selector49~6_combout ;
wire \b2v_inst9|Selector49~7_combout ;
wire \b2v_inst9|Selector49~24 ;
wire \b2v_inst9|Selector49~17_combout ;
wire \b2v_inst9|com_state.COMF_IDLE~regout ;
wire \b2v_inst9|Selector59~0_combout ;
wire \b2v_inst9|com_state.COMF_DLM_READ~regout ;
wire \b2v_inst9|com_state.COMF_DLL_READ~regout ;
wire \b2v_inst9|COMF_READ_STATE~16 ;
wire \b2v_inst9|COMF_READ_STATE~13_combout ;
wire \b2v_inst9|control~regout ;
wire \b2v_inst4|LessThan10~0_combout ;
wire \b2v_inst4|LessThan10~2_combout ;
wire \b2v_inst4|LessThan10~3_combout ;
wire \b2v_inst1|always3~5_combout ;
wire \b2v_inst1|Equal5~0_combout ;
wire \b2v_inst1|lpt_state.LPTF_PCR_READ~regout ;
wire \b2v_inst1|Equal4~0_combout ;
wire \b2v_inst1|lpt_state.LPTF_PSR_READ~regout ;
wire \b2v_inst1|Equal0~0_combout ;
wire \b2v_inst1|Equal3~0_combout ;
wire \b2v_inst1|lpt_state.LPTF_PIR_READ~regout ;
wire \b2v_inst1|control~regout ;
wire \b2v_inst4|addr_data_buf_in[1]~0_combout ;
wire \b2v_inst4|Mux6~3_combout ;
wire \b2v_inst4|Mux3~3_combout ;
wire \b2v_inst4|Mux2~3_combout ;
wire \b2v_inst9|Mux5~1_combout ;
wire \b2v_inst4|Mux4~3_combout ;
wire \b2v_inst4|Mux7~9_combout ;
wire \b2v_inst4|Mux5~3_combout ;
wire \b2v_inst9|Mux5~2_combout ;
wire \b2v_inst9|TSR_COM1~23_combout ;
wire \baudclk_221184kHz~dataout ;
wire \b2v_inst9|baudclk_TX~regout ;
wire \b2v_inst9|Mux5~3_combout ;
wire \b2v_inst9|Mux5~4_combout ;
wire \b2v_inst9|Mux5~5_combout ;
wire \b2v_inst9|Mux6~0_combout ;
wire \b2v_inst9|Mux5~0_combout ;
wire \b2v_inst9|Mux6~1_combout ;
wire \b2v_inst9|Mux6~2_combout ;
wire \b2v_inst9|Mux6~3_combout ;
wire \b2v_inst4|Equal43~27_combout ;
wire \b2v_inst4|Equal43~25_combout ;
wire \b2v_inst4|Equal43~64 ;
wire \b2v_inst4|Equal43~49_combout ;
wire \b2v_inst4|Equal43~31_combout ;
wire \b2v_inst4|Equal43~29_combout ;
wire \b2v_inst4|Equal43~69 ;
wire \b2v_inst4|Equal43~50_combout ;
wire \b2v_inst4|Equal43~39_combout ;
wire \b2v_inst4|Equal43~37_combout ;
wire \b2v_inst4|Equal43~79 ;
wire \b2v_inst4|Equal43~52_combout ;
wire \b2v_inst4|Equal43~43_combout ;
wire \b2v_inst4|Equal43~41_combout ;
wire \b2v_inst4|Equal43~84 ;
wire \b2v_inst4|Equal43~53_combout ;
wire \b2v_inst4|Equal43~47_combout ;
wire \b2v_inst4|Equal43~45_combout ;
wire \b2v_inst4|Equal43~89 ;
wire \b2v_inst4|Equal43~54_combout ;
wire \b2v_inst4|Equal43~6_combout ;
wire \b2v_inst4|is_BAR0_DEVICE1_address~regout ;
wire \b2v_inst9|always35~0_combout ;
wire \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[0]~COUT ;
wire \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[1]~COUT ;
wire \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[2]~COUT ;
wire \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[0]~COUT ;
wire \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[1]~COUT ;
wire \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[2]~COUT ;
wire \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7]~dataout ;
wire \b2v_inst9|Mux6~4_combout ;
wire \b2v_inst9|Mux6~5_combout ;
wire \b2v_inst9|Equal14~11 ;
wire \b2v_inst9|Equal14~7_combout ;
wire \b2v_inst9|Equal0~9 ;
wire \b2v_inst9|Equal0~6_combout ;
wire \b2v_inst9|FIFO_TX_COM1_empty~regout ;
wire \b2v_inst9|always24~1_combout ;
wire \b2v_inst9|TSR_COM1~16_combout ;
wire \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4]~dataout ;
wire \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3]~dataout ;
wire \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2]~dataout ;
wire \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1]~dataout ;
wire \b2v_inst9|WideXor7~0_combout ;
wire \b2v_inst9|WideXor7~1_combout ;
wire \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5]~dataout ;
wire \b2v_inst9|Mux8~4_combout ;
wire \b2v_inst9|Mux4~8_combout ;
wire \b2v_inst9|Mux8~11 ;
wire \b2v_inst9|Mux8~7_combout ;
wire \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0]~dataout ;
wire \b2v_inst9|TX1~regout ;
wire \b2v_inst9|Equal6~0_combout ;
wire \b2v_inst9|com_state.COMF_MCR_WRITE~regout ;
wire \b2v_inst9|always36~4_combout ;
wire \b2v_inst9|always31~0_combout ;
wire \b2v_inst9|CTS_COM1_changed_int_flag~regout ;
wire \b2v_inst9|always26~0_combout ;
wire \b2v_inst9|framing_error_int_flag~regout ;
wire \b2v_inst9|always27~0_combout ;
wire \RX1~dataout ;
wire \b2v_inst9|bauddiv_counter_RX~50_combout ;
wire \b2v_inst9|Equal17~38 ;
wire \b2v_inst9|Equal17~26_combout ;
wire \b2v_inst9|Equal17~41 ;
wire \b2v_inst9|Equal17~27_combout ;
wire \b2v_inst4|Mux1~3_combout ;
wire \b2v_inst9|Equal17~44 ;
wire \b2v_inst9|Equal17~28_combout ;
wire \b2v_inst9|Equal17~4_combout ;
wire \b2v_inst9|baudclk_RX~regout ;
wire \b2v_inst9|FIFO_RX_COM1_timeout_int_flag~regout ;
wire \b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag~regout ;
wire \b2v_inst9|interrupt_condition~9_combout ;
wire \b2v_inst9|interrupt_condition~10_combout ;
wire \b2v_inst9|interrupt_condition~11_combout ;
wire \b2v_inst9|interrupt_pin~0_combout ;
wire \b2v_inst9|TX1~3_regout ;
wire \b2v_inst1|Equal0~1_combout ;
wire \b2v_inst1|Equal1~0_combout ;
wire \b2v_inst1|lpt_state.LPTF_PCR_WRITE~regout ;
wire \b2v_inst1|Equal2~0_combout ;
wire \b2v_inst1|lpt_state.LPTF_PXR_WRITE~regout ;
wire \b2v_inst1|Selector40~5_combout ;
wire \b2v_inst1|lpt_state.LPTF_PDR_WRITE~regout ;
wire \b2v_inst1|Selector40~13 ;
wire \b2v_inst1|Selector40~8_combout ;
wire \b2v_inst1|lpt_state.LPTF_IDLE~regout ;
wire \b2v_inst4|Equal5~0_combout ;
wire \b2v_inst4|Equal5~1_combout ;
wire \b2v_inst4|Equal5~4_combout ;
wire \b2v_inst4|Equal8~0_combout ;
wire \b2v_inst4|Equal8~1_combout ;
wire \b2v_inst4|Equal21~0_combout ;
wire \b2v_inst4|Equal21~1_combout ;
wire \b2v_inst4|cs_state~290_combout ;
wire \idsel~dataout ;
wire \b2v_inst4|is_config_space~regout ;
wire \b2v_inst4|Equal34~0_combout ;
wire \b2v_inst4|Equal34~1_combout ;
wire \b2v_inst4|Equal13~0_combout ;
wire \b2v_inst4|Equal14~0_combout ;
wire \b2v_inst4|Equal25~0_combout ;
wire \b2v_inst4|Equal25~1_combout ;
wire \b2v_inst4|Equal27~0_combout ;
wire \b2v_inst4|Selector1~0_combout ;
wire \b2v_inst4|Equal29~1_combout ;
wire \b2v_inst4|Equal22~0_combout ;
wire \b2v_inst4|Equal22~1_combout ;
wire \b2v_inst4|Equal16~0_combout ;
wire \b2v_inst4|Equal16~1_combout ;
wire \b2v_inst4|cs_state~317 ;
wire \b2v_inst4|cs_state~305_combout ;
wire \b2v_inst4|Equal5~3_combout ;
wire \b2v_inst4|Equal33~0_combout ;
wire \b2v_inst4|cs_state~292_combout ;
wire \b2v_inst4|Equal31~0_combout ;
wire \b2v_inst4|Equal10~0_combout ;
wire \b2v_inst4|Selector22~0_combout ;
wire \b2v_inst4|Equal18~0_combout ;
wire \b2v_inst4|cs_state~294_combout ;
wire \b2v_inst4|Equal20~0_combout ;
wire \b2v_inst4|Equal36~0_combout ;
wire \b2v_inst4|cs_state~295_combout ;
wire \b2v_inst4|Equal26~0_combout ;
wire \b2v_inst4|Equal10~2_combout ;
wire \b2v_inst4|Equal34~2_combout ;
wire \b2v_inst4|cs_state~296_combout ;
wire \b2v_inst4|Equal5~2_combout ;
wire \b2v_inst4|Equal11~0_combout ;
wire \b2v_inst4|cs_state~297_combout ;
wire \b2v_inst4|Equal32~0_combout ;
wire \b2v_inst4|Equal10~1_combout ;
wire \b2v_inst4|Equal12~0_combout ;
wire \b2v_inst4|cs_state~298_combout ;
wire \b2v_inst4|cs_state.CS_IDLE~regout ;
wire \b2v_inst9|com_state.COMF_RESET~regout ;
wire \devsel_condition~1_combout ;
wire \devsel~0_combout ;
wire \b2v_inst4|Equal44~27_combout ;
wire \b2v_inst4|Equal44~25_combout ;
wire \b2v_inst4|Equal44~64 ;
wire \b2v_inst4|Equal44~49_combout ;
wire \b2v_inst4|Equal44~31_combout ;
wire \b2v_inst4|Equal44~29_combout ;
wire \b2v_inst4|Equal44~69 ;
wire \b2v_inst4|Equal44~50_combout ;
wire \b2v_inst4|Equal44~39_combout ;
wire \b2v_inst4|Equal44~37_combout ;
wire \b2v_inst4|Equal44~79 ;
wire \b2v_inst4|Equal44~52_combout ;
wire \b2v_inst4|Equal44~43_combout ;
wire \b2v_inst4|Equal44~41_combout ;
wire \b2v_inst4|Equal44~84 ;
wire \b2v_inst4|Equal44~53_combout ;
wire \b2v_inst4|Equal44~47_combout ;
wire \b2v_inst4|Equal44~45_combout ;
wire \b2v_inst4|Equal44~89 ;
wire \b2v_inst4|Equal44~54_combout ;
wire \b2v_inst4|Equal44~6_combout ;
wire \b2v_inst4|is_BAR1_DEVICE1_address~regout ;
wire \b2v_inst1|always4~0_combout ;
wire \b2v_inst4|Selector31~1_combout ;
wire \b2v_inst4|Selector31~2_combout ;
wire \b2v_inst4|Selector31~3_combout ;
wire \b2v_inst4|Selector25~0_combout ;
wire \b2v_inst4|Selector31~4_combout ;
wire \b2v_inst8|out_addr_data_reg~274 ;
wire \b2v_inst8|out_addr_data_reg~170_combout ;
wire \b2v_inst8|out_addr_data_reg~36_combout ;
wire \b2v_inst8|out_addr_data_reg~43_combout ;
wire \b2v_inst8|out_addr_data_reg~37_combout ;
wire \b2v_inst8|out_addr_data_reg~44_combout ;
wire \b2v_inst8|out_addr_data_reg~45_combout ;
wire \b2v_inst8|out_addr_data_reg~46_combout ;
wire \b2v_inst8|out_addr_data_reg~48_combout ;
wire \b2v_inst9|Selector25~0_combout ;
wire \b2v_inst8|out_addr_data_reg~51_combout ;
wire \b2v_inst8|out_addr_data_reg~52_combout ;
wire \b2v_inst8|out_addr_data_reg~53_combout ;
wire \b2v_inst8|out_addr_data_reg~39_combout ;
wire \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[0]~COUT ;
wire \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[1]~COUT ;
wire \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[2]~COUT ;
wire \b2v_inst9|Equal15~13_wirecell_combout ;
wire \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[0]~COUT ;
wire \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[1]~COUT ;
wire \b2v_inst9|Equal15~20 ;
wire \b2v_inst9|Equal15~22 ;
wire \b2v_inst9|Equal15~13_combout ;
wire \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[0]~COUT ;
wire \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[1]~COUT ;
wire \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[2]~COUT ;
wire \b2v_inst9|FIFO_RX_COM1~206_combout ;
wire \b2v_inst9|FIFO_RX_COM1~41_regout ;
wire \b2v_inst9|FIFO_RX_COM1~216_combout ;
wire \b2v_inst9|FIFO_RX_COM1~9_regout ;
wire \b2v_inst9|FIFO_RX_COM1~140_combout ;
wire \b2v_inst9|FIFO_RX_COM1~222_combout ;
wire \b2v_inst9|FIFO_RX_COM1~105_regout ;
wire \b2v_inst9|FIFO_RX_COM1~141_combout ;
wire \b2v_inst9|FIFO_RX_COM1~202_combout ;
wire \b2v_inst9|FIFO_RX_COM1~65_regout ;
wire \b2v_inst9|FIFO_RX_COM1~218_combout ;
wire \b2v_inst9|FIFO_RX_COM1~1_regout ;
wire \b2v_inst9|FIFO_RX_COM1~142_combout ;
wire \b2v_inst9|FIFO_RX_COM1~226_combout ;
wire \b2v_inst9|FIFO_RX_COM1~97_regout ;
wire \b2v_inst9|FIFO_RX_COM1~143_combout ;
wire \b2v_inst9|FIFO_RX_COM1~144_combout ;
wire \b2v_inst9|FIFO_RX_COM1~212_combout ;
wire \b2v_inst9|FIFO_RX_COM1~57_regout ;
wire \b2v_inst9|FIFO_RX_COM1~220_combout ;
wire \b2v_inst9|FIFO_RX_COM1~25_regout ;
wire \b2v_inst9|FIFO_RX_COM1~145_combout ;
wire \b2v_inst9|FIFO_RX_COM1~228_combout ;
wire \b2v_inst9|FIFO_RX_COM1~121_regout ;
wire \b2v_inst9|FIFO_RX_COM1~146_combout ;
wire \b2v_inst9|Selector30~0_combout ;
wire \b2v_inst9|Selector30~1_combout ;
wire \b2v_inst8|out_addr_data_reg~54_combout ;
wire \b2v_inst8|out_addr_data_reg~34_combout ;
wire \b2v_inst4|Selector30~0_combout ;
wire \b2v_inst4|Selector30~1_combout ;
wire \b2v_inst4|Selector30~2_combout ;
wire \b2v_inst8|out_addr_data_reg~56_combout ;
wire \b2v_inst8|out_addr_data_reg~58_combout ;
wire \b2v_inst9|FIFO_RX_COM1~198_combout ;
wire \b2v_inst9|FIFO_RX_COM1~82_regout ;
wire \b2v_inst9|FIFO_RX_COM1~66_regout ;
wire \b2v_inst9|FIFO_RX_COM1~150_combout ;
wire \b2v_inst9|FIFO_RX_COM1~204_combout ;
wire \b2v_inst9|FIFO_RX_COM1~90_regout ;
wire \b2v_inst9|FIFO_RX_COM1~151_combout ;
wire \b2v_inst9|FIFO_RX_COM1~214_combout ;
wire \b2v_inst9|FIFO_RX_COM1~18_regout ;
wire \b2v_inst9|FIFO_RX_COM1~2_regout ;
wire \b2v_inst9|FIFO_RX_COM1~152_combout ;
wire \b2v_inst9|FIFO_RX_COM1~26_regout ;
wire \b2v_inst9|FIFO_RX_COM1~153_combout ;
wire \b2v_inst9|FIFO_RX_COM1~154_combout ;
wire \b2v_inst9|FIFO_RX_COM1~106_regout ;
wire \b2v_inst9|FIFO_RX_COM1~98_regout ;
wire \b2v_inst9|FIFO_RX_COM1~155_combout ;
wire \b2v_inst9|FIFO_RX_COM1~122_regout ;
wire \b2v_inst9|FIFO_RX_COM1~156_combout ;
wire \b2v_inst9|Selector29~0_combout ;
wire \b2v_inst9|Selector29~1_combout ;
wire \b2v_inst8|out_addr_data_reg~59_combout ;
wire \b2v_inst8|out_addr_data_reg~49_combout ;
wire \b2v_inst9|Mux2~0_combout ;
wire \b2v_inst9|Mux0~0_combout ;
wire \b2v_inst9|RSR_COM1~14_combout ;
wire \b2v_inst9|RSR_enable~regout ;
wire \b2v_inst9|parity_error~8_combout ;
wire \b2v_inst9|parity_error~9_combout ;
wire \b2v_inst9|Mux4~3_combout ;
wire \b2v_inst9|parity_error~10_combout ;
wire \b2v_inst9|Mux4~4_combout ;
wire \b2v_inst9|Mux4~5_combout ;
wire \b2v_inst9|Mux0~1_combout ;
wire \b2v_inst9|Mux1~0_combout ;
wire \b2v_inst9|Mux1~1_combout ;
wire \b2v_inst9|parity_error~11_combout ;
wire \b2v_inst9|Mux4~6_combout ;
wire \b2v_inst9|Mux4~7_combout ;
wire \b2v_inst8|out_addr_data_reg~277 ;
wire \b2v_inst8|out_addr_data_reg~171_combout ;
wire \b2v_inst8|out_addr_data_reg~61_combout ;
wire \b2v_inst4|Selector29~1_combout ;
wire \b2v_inst4|Selector29~2_combout ;
wire \b2v_inst4|Selector29~3_combout ;
wire \b2v_inst8|out_addr_data_reg~42_combout ;
wire \ERR~dataout ;
wire \b2v_inst8|out_addr_data_reg~63_combout ;
wire \b2v_inst9|FIFO_RX_COM1~208_combout ;
wire \b2v_inst9|FIFO_RX_COM1~51_regout ;
wire \b2v_inst9|FIFO_RX_COM1~19_regout ;
wire \b2v_inst9|FIFO_RX_COM1~160_combout ;
wire \b2v_inst9|FIFO_RX_COM1~224_combout ;
wire \b2v_inst9|FIFO_RX_COM1~115_regout ;
wire \b2v_inst9|FIFO_RX_COM1~161_combout ;
wire \b2v_inst9|FIFO_RX_COM1~210_combout ;
wire \b2v_inst9|FIFO_RX_COM1~35_regout ;
wire \b2v_inst9|FIFO_RX_COM1~3_regout ;
wire \b2v_inst9|FIFO_RX_COM1~162_combout ;
wire \b2v_inst9|FIFO_RX_COM1~99_regout ;
wire \b2v_inst9|FIFO_RX_COM1~163_combout ;
wire \b2v_inst9|FIFO_RX_COM1~164_combout ;
wire \b2v_inst9|FIFO_RX_COM1~91_regout ;
wire \b2v_inst9|FIFO_RX_COM1~27_regout ;
wire \b2v_inst9|FIFO_RX_COM1~165_combout ;
wire \b2v_inst9|FIFO_RX_COM1~123_regout ;
wire \b2v_inst9|FIFO_RX_COM1~166_combout ;
wire \b2v_inst9|Selector28~0_combout ;
wire \b2v_inst9|Selector28~1_combout ;
wire \b2v_inst8|out_addr_data_reg~64_combout ;
wire \b2v_inst9|Mux3~5_combout ;
wire \b2v_inst9|framing_error~2_combout ;
wire \b2v_inst9|framing_error~0_combout ;
wire \b2v_inst9|Mux3~2_combout ;
wire \b2v_inst9|framing_error~3_combout ;
wire \b2v_inst9|Mux3~3_combout ;
wire \b2v_inst9|Mux3~4_combout ;
wire \b2v_inst8|out_addr_data_reg~280 ;
wire \b2v_inst8|out_addr_data_reg~172_combout ;
wire \b2v_inst8|out_addr_data_reg~66_combout ;
wire \b2v_inst4|Selector28~0_combout ;
wire \b2v_inst4|Selector28~1_combout ;
wire \b2v_inst4|Selector28~2_combout ;
wire \b2v_inst4|Selector28~3_combout ;
wire \b2v_inst8|out_addr_data_reg~69_combout ;
wire \b2v_inst8|out_addr_data_reg~70_combout ;
wire \b2v_inst9|always7~0_combout ;
wire \CTS~dataout ;
wire \b2v_inst8|out_addr_data_reg~283 ;
wire \b2v_inst8|out_addr_data_reg~173_combout ;
wire \b2v_inst8|out_addr_data_reg~72_combout ;
wire \SELT~dataout ;
wire \b2v_inst8|out_addr_data_reg~73_combout ;
wire \b2v_inst8|out_addr_data_reg~74_combout ;
wire \b2v_inst4|Selector27~0_combout ;
wire \b2v_inst4|Equal33~1_combout ;
wire \b2v_inst4|Selector27~1_combout ;
wire \b2v_inst4|Selector27~2_combout ;
wire \PE~dataout ;
wire \b2v_inst1|Selector26~0_combout ;
wire \b2v_inst8|out_addr_data_reg~76_combout ;
wire \b2v_inst8|out_addr_data_reg~77_combout ;
wire \b2v_inst8|out_addr_data_reg~78_combout ;
wire \b2v_inst4|Selector26~0_combout ;
wire \b2v_inst4|Selector26~13 ;
wire \b2v_inst4|Selector26~8_combout ;
wire \b2v_inst4|Selector26~2_combout ;
wire \b2v_inst4|Selector25~5_combout ;
wire \b2v_inst4|Equal9~0_combout ;
wire \b2v_inst4|Selector25~6_combout ;
wire \b2v_inst4|Selector25~7_combout ;
wire \b2v_inst9|FIFO_RX_COM1~86_regout ;
wire \b2v_inst9|FIFO_RX_COM1~70_regout ;
wire \b2v_inst9|FIFO_RX_COM1~328_combout ;
wire \b2v_inst9|FIFO_RX_COM1~94_regout ;
wire \b2v_inst9|FIFO_RX_COM1~329_combout ;
wire \b2v_inst9|FIFO_RX_COM1~22_regout ;
wire \b2v_inst9|FIFO_RX_COM1~6_regout ;
wire \b2v_inst9|FIFO_RX_COM1~330_combout ;
wire \b2v_inst9|FIFO_RX_COM1~30_regout ;
wire \b2v_inst9|FIFO_RX_COM1~331_combout ;
wire \b2v_inst9|FIFO_RX_COM1~332_combout ;
wire \b2v_inst9|FIFO_RX_COM1~110_regout ;
wire \b2v_inst9|FIFO_RX_COM1~102_regout ;
wire \b2v_inst9|FIFO_RX_COM1~333_combout ;
wire \b2v_inst9|FIFO_RX_COM1~126_regout ;
wire \b2v_inst9|FIFO_RX_COM1~334_combout ;
wire \b2v_inst9|Selector25~2_combout ;
wire \b2v_inst9|Selector25~3_combout ;
wire \b2v_inst9|Selector25~4_combout ;
wire \b2v_inst9|Selector25~5_combout ;
wire \b2v_inst9|Selector25~6_combout ;
wire \ACK~dataout ;
wire \b2v_inst8|out_addr_data_reg~286 ;
wire \b2v_inst8|out_addr_data_reg~174_combout ;
wire \b2v_inst4|Selector22~1_combout ;
wire \BUSY~dataout ;
wire \b2v_inst8|out_addr_data_reg~82_combout ;
wire \b2v_inst8|out_addr_data_reg~83_combout ;
wire \b2v_inst9|Selector24~0_combout ;
wire \b2v_inst9|Selector24~1_combout ;
wire \b2v_inst9|Selector24~2_combout ;
wire \b2v_inst9|Selector25~1_combout ;
wire \b2v_inst9|FIFO_RX_COM1~55_regout ;
wire \b2v_inst9|FIFO_RX_COM1~23_regout ;
wire \b2v_inst9|FIFO_RX_COM1~190_combout ;
wire \b2v_inst9|FIFO_RX_COM1~119_regout ;
wire \b2v_inst9|FIFO_RX_COM1~191_combout ;
wire \b2v_inst9|FIFO_RX_COM1~39_regout ;
wire \b2v_inst9|FIFO_RX_COM1~7_regout ;
wire \b2v_inst9|FIFO_RX_COM1~192_combout ;
wire \b2v_inst9|FIFO_RX_COM1~103_regout ;
wire \b2v_inst9|FIFO_RX_COM1~193_combout ;
wire \b2v_inst9|FIFO_RX_COM1~194_combout ;
wire \b2v_inst9|FIFO_RX_COM1~95_regout ;
wire \b2v_inst9|FIFO_RX_COM1~31_regout ;
wire \b2v_inst9|FIFO_RX_COM1~195_combout ;
wire \b2v_inst9|FIFO_RX_COM1~127_regout ;
wire \b2v_inst9|FIFO_RX_COM1~196_combout ;
wire \b2v_inst9|Selector24~3_combout ;
wire \b2v_inst9|Selector24~4_combout ;
wire \b2v_inst9|Selector24~5_combout ;
wire \b2v_inst8|out_addr_data_reg~84_combout ;
wire \b2v_inst4|Selector24~0_combout ;
wire \b2v_inst4|Selector24~1_combout ;
wire \b2v_inst4|Selector24~2_combout ;
wire \b2v_inst4|Selector24~3_combout ;
wire \b2v_inst4|Selector24~4_combout ;
wire \b2v_inst8|out_addr_data_reg~87_combout ;
wire \b2v_inst4|Selector23~1_combout ;
wire \b2v_inst4|Selector23~2_combout ;
wire \b2v_inst4|Selector23~3_combout ;
wire \b2v_inst8|out_addr_data_reg~88_combout ;
wire \b2v_inst4|Selector22~2_combout ;
wire \b2v_inst4|Selector22~3_combout ;
wire \b2v_inst4|Selector22~17 ;
wire \b2v_inst4|Selector22~10_combout ;
wire \b2v_inst8|out_addr_data_reg~86_combout ;
wire \b2v_inst4|Selector21~5_combout ;
wire \b2v_inst4|Selector21~13 ;
wire \b2v_inst4|Selector21~8_combout ;
wire \b2v_inst8|out_addr_data_reg~161_combout ;
wire \b2v_inst8|out_addr_data_reg~290 ;
wire \b2v_inst8|out_addr_data_reg~175_combout ;
wire \b2v_inst8|out_addr_data_reg~93_combout ;
wire \b2v_inst4|Selector19~4_combout ;
wire \b2v_inst4|Selector19~11 ;
wire \b2v_inst4|Selector19~7_combout ;
wire \b2v_inst4|Selector21~1_combout ;
wire \b2v_inst4|Selector18~1_combout ;
wire \b2v_inst4|Selector4~0_combout ;
wire \b2v_inst4|Selector18~2_combout ;
wire \b2v_inst4|Equal29~0_combout ;
wire \b2v_inst4|Selector17~0_combout ;
wire \b2v_inst4|Selector17~1_combout ;
wire \b2v_inst4|Selector17~2_combout ;
wire \b2v_inst4|Selector16~4_combout ;
wire \b2v_inst4|Selector16~11 ;
wire \b2v_inst4|Selector16~7_combout ;
wire \b2v_inst4|Selector15~1_combout ;
wire \b2v_inst4|Selector15~5_combout ;
wire \b2v_inst4|Selector15~13 ;
wire \b2v_inst4|Selector15~8_combout ;
wire \b2v_inst4|Selector14~0_combout ;
wire \b2v_inst4|Selector14~2_combout ;
wire \b2v_inst4|Selector14~3_combout ;
wire \b2v_inst8|out_addr_data_reg~164_combout ;
wire \b2v_inst8|out_addr_data_reg~294 ;
wire \b2v_inst8|out_addr_data_reg~176_combout ;
wire \b2v_inst8|out_addr_data_reg~102_combout ;
wire \b2v_inst4|Selector12~1_combout ;
wire \b2v_inst4|Selector12~2_combout ;
wire \b2v_inst4|Selector12~3_combout ;
wire \b2v_inst4|Selector11~0_combout ;
wire \b2v_inst4|Selector11~1_combout ;
wire \b2v_inst4|Selector11~2_combout ;
wire \b2v_inst8|out_addr_data_reg~167_combout ;
wire \b2v_inst8|out_addr_data_reg~298 ;
wire \b2v_inst8|out_addr_data_reg~177_combout ;
wire \b2v_inst8|out_addr_data_reg~107_combout ;
wire \b2v_inst4|Selector9~0_combout ;
wire \b2v_inst4|Selector9~1_combout ;
wire \b2v_inst4|Selector9~2_combout ;
wire \b2v_inst8|out_addr_data_reg~112_combout ;
wire \b2v_inst8|out_addr_data_reg~113_combout ;
wire \b2v_inst8|out_addr_data_reg~114_combout ;
wire \b2v_inst4|Selector2~0_combout ;
wire \b2v_inst8|out_addr_data_reg~116_combout ;
wire \b2v_inst4|Selector7~2_combout ;
wire \b2v_inst8|out_addr_data_reg~118_combout ;
wire \b2v_inst4|Selector6~1_combout ;
wire \b2v_inst4|Selector6~2_combout ;
wire \b2v_inst4|Selector6~3_combout ;
wire \b2v_inst8|out_addr_data_reg~119_combout ;
wire \b2v_inst4|Selector5~2_combout ;
wire \b2v_inst4|Selector5~13 ;
wire \b2v_inst4|Selector5~8_combout ;
wire \b2v_inst4|Selector5~1_combout ;
wire \b2v_inst4|Selector4~2_combout ;
wire \b2v_inst4|Selector4~3_combout ;
wire \b2v_inst4|Selector3~2_combout ;
wire \b2v_inst4|Selector3~3_combout ;
wire \b2v_inst4|Selector2~1_combout ;
wire \b2v_inst4|Selector2~2_combout ;
wire \b2v_inst4|Selector1~1_combout ;
wire \b2v_inst4|Selector1~2_combout ;
wire \b2v_inst4|Selector1~3_combout ;
wire \b2v_inst4|Selector1~4_combout ;
wire \b2v_inst4|Selector0~4_combout ;
wire \b2v_inst4|Selector0~11 ;
wire \b2v_inst4|Selector0~7_combout ;
wire \b2v_inst1|always4~1_combout ;
wire [31:0] \b2v_inst4|BASE_ADDRESS_4_DEVICE0 ;
wire [31:0] \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 ;
wire [3:0] \b2v_inst4|in_command ;
wire [7:0] \b2v_inst1|PSR_LPT1 ;
wire [3:0] \cbe~dataout ;
wire [15:0] \b2v_inst9|Add3|adder|result_node|cs_buffer ;
wire [3:0] \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell ;
wire [3:0] \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell ;
wire [3:0] \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell ;
wire [3:0] \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell ;
wire [5:0] \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell ;
wire [15:0] \b2v_inst9|Add2|adder|result_node|cs_buffer ;
wire [1:0] \b2v_inst9|CTS_COM1 ;
wire [7:0] \b2v_inst9|DLL_COM1 ;
wire [7:0] \b2v_inst9|DLM_COM1 ;
wire [7:0] \b2v_inst9|IER_COM1 ;
wire [7:0] \b2v_inst9|IIR_COM1 ;
wire [7:0] \b2v_inst9|LCR_COM1 ;
wire [7:0] \b2v_inst9|LSR_COM1 ;
wire [7:0] \b2v_inst9|MCR_COM1 ;
wire [7:0] \b2v_inst9|MSR_COM1 ;
wire [7:0] \b2v_inst9|RBR_COM1 ;
wire [10:0] \b2v_inst9|RSR_COM1 ;
wire [1:0] \b2v_inst9|RX_input ;
wire [11:0] \b2v_inst9|TSR_COM1 ;
wire [15:0] \b2v_inst9|bauddiv_counter_RX ;
wire [15:0] \b2v_inst9|bauddiv_counter_TX ;
wire [1:0] \b2v_inst9|framing_error ;
wire [1:0] \b2v_inst9|parity_error ;
wire [31:0] \b2v_inst8|out_addr_data_reg ;
wire [31:0] \b2v_inst4|BASE_ADDRESS_1_DEVICE1 ;
wire [31:0] \b2v_inst4|COMMAND_STATUS_DEVICE0 ;
wire [31:0] \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 ;
wire [31:0] \b2v_inst4|in_adress ;
wire [7:0] \b2v_inst1|PCR_LPT1 ;
wire [1:0] data_ready;
wire [15:0] \b2v_inst9|Add3|adder|unreg_res_node ;
wire [15:0] \b2v_inst9|Add2|adder|unreg_res_node ;
wire [3:0] \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell ;
wire [31:0] \b2v_inst4|BASE_ADDRESS_0_DEVICE1 ;
wire [31:0] \b2v_inst4|COMMAND_STATUS_DEVICE1 ;
wire [7:0] \b2v_inst1|PDR_LPT1 ;
wire [3:0] \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell ;


// atom is at LC3_P42
flex10ke_lcell \b2v_inst9|FIFO_TX_COM1_empty_int_flag (
// Equation(s):
// \b2v_inst9|FIFO_TX_COM1_empty_int_flag~regout  = DFFEA(VCC, \b2v_inst9|FIFO_TX_COM1_empty~regout , !\b2v_inst9|always32~5_combout , , \b2v_inst9|always32~2_combout , , )

	.dataa(\b2v_inst9|always32~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always32~5_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|FIFO_TX_COM1_empty~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_TX_COM1_empty_int_flag~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_empty_int_flag .clock_enable_mode = "true";
defparam \b2v_inst9|FIFO_TX_COM1_empty_int_flag .lut_mask = "ffff";
defparam \b2v_inst9|FIFO_TX_COM1_empty_int_flag .operation_mode = "normal";
defparam \b2v_inst9|FIFO_TX_COM1_empty_int_flag .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_TX_COM1_empty_int_flag .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P42
flex10ke_lcell \b2v_inst9|IER_COM1_changed_int_flag (
// Equation(s):
// \b2v_inst9|IER_COM1_changed_int_flag~regout  = DFFEA(VCC, \b2v_inst9|IER_COM1 [1], !\b2v_inst9|always32~5_combout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always32~5_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|IER_COM1 [1]),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|IER_COM1_changed_int_flag~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IER_COM1_changed_int_flag .clock_enable_mode = "false";
defparam \b2v_inst9|IER_COM1_changed_int_flag .lut_mask = "ffff";
defparam \b2v_inst9|IER_COM1_changed_int_flag .operation_mode = "normal";
defparam \b2v_inst9|IER_COM1_changed_int_flag .output_mode = "reg_only";
defparam \b2v_inst9|IER_COM1_changed_int_flag .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P42
flex10ke_lcell \b2v_inst9|interrupt_condition~8 (
// Equation(s):
// \b2v_inst9|interrupt_condition~8_combout  = \b2v_inst9|IER_COM1 [1] & (\b2v_inst9|FIFO_TX_COM1_empty_int_flag~regout  # \b2v_inst9|IER_COM1_changed_int_flag~regout )

	.dataa(vcc),
	.datab(\b2v_inst9|IER_COM1 [1]),
	.datac(\b2v_inst9|FIFO_TX_COM1_empty_int_flag~regout ),
	.datad(\b2v_inst9|IER_COM1_changed_int_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|interrupt_condition~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|interrupt_condition~8 .clock_enable_mode = "false";
defparam \b2v_inst9|interrupt_condition~8 .lut_mask = "ccc0";
defparam \b2v_inst9|interrupt_condition~8 .operation_mode = "normal";
defparam \b2v_inst9|interrupt_condition~8 .output_mode = "comb_only";
defparam \b2v_inst9|interrupt_condition~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I42
flex10ke_lcell \b2v_inst9|parity_error_int_flag (
// Equation(s):
// \b2v_inst9|parity_error_int_flag~regout  = DFFEA(VCC, GLOBAL(\baudclk_221184kHz~dataout ), !\b2v_inst9|always26~0_combout , , \b2v_inst9|parity_error_rising_edge~combout , , )

	.dataa(\b2v_inst9|parity_error_rising_edge~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always26~0_combout ),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|parity_error_int_flag~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|parity_error_int_flag .clock_enable_mode = "true";
defparam \b2v_inst9|parity_error_int_flag .lut_mask = "ffff";
defparam \b2v_inst9|parity_error_int_flag .operation_mode = "normal";
defparam \b2v_inst9|parity_error_int_flag .output_mode = "reg_only";
defparam \b2v_inst9|parity_error_int_flag .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K28
flex10ke_lcell \b2v_inst9|Equal16~4 (
// Equation(s):
// \b2v_inst9|Equal16~4_combout  = \b2v_inst9|Equal16~25_combout  & \b2v_inst9|Equal16~26_combout  & \b2v_inst9|Equal16~27_combout  & \b2v_inst9|Equal16~28_combout 

	.dataa(\b2v_inst9|Equal16~25_combout ),
	.datab(\b2v_inst9|Equal16~26_combout ),
	.datac(\b2v_inst9|Equal16~27_combout ),
	.datad(\b2v_inst9|Equal16~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal16~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal16~4 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal16~4 .lut_mask = "8000";
defparam \b2v_inst9|Equal16~4 .operation_mode = "normal";
defparam \b2v_inst9|Equal16~4 .output_mode = "comb_only";
defparam \b2v_inst9|Equal16~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M28
flex10ke_lcell \b2v_inst4|Mux6~0 (
// Equation(s):
// \b2v_inst4|Mux6~0_combout  = \b2v_inst4|control~regout  & !\cbe~dataout [2] & (\ad[17]~14  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|control~regout ),
	.datab(\ad[17]~14 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\cbe~dataout [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux6~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux6~0 .lut_mask = "00a8";
defparam \b2v_inst4|Mux6~0 .operation_mode = "normal";
defparam \b2v_inst4|Mux6~0 .output_mode = "comb_only";
defparam \b2v_inst4|Mux6~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M26
flex10ke_lcell \b2v_inst4|cbe_buf_in[1]~0 (
// Equation(s):
// \b2v_inst4|cbe_buf_in[1]~0_combout  = \cbe~dataout [1] # !\b2v_inst4|control~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cbe~dataout [1]),
	.datad(\b2v_inst4|control~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|cbe_buf_in[1]~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cbe_buf_in[1]~0 .clock_enable_mode = "false";
defparam \b2v_inst4|cbe_buf_in[1]~0 .lut_mask = "f0ff";
defparam \b2v_inst4|cbe_buf_in[1]~0 .operation_mode = "normal";
defparam \b2v_inst4|cbe_buf_in[1]~0 .output_mode = "comb_only";
defparam \b2v_inst4|cbe_buf_in[1]~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M18
flex10ke_lcell \b2v_inst4|Mux6~1 (
// Equation(s):
// \b2v_inst4|Mux6~1_combout  = \b2v_inst4|addr_data_buf_in[1]~0_combout  # \b2v_inst4|cbe_buf_in[1]~0_combout  & \ad[25]~6  # !\b2v_inst4|cbe_buf_in[1]~0_combout  & (\ad[9]~22 )

	.dataa(\ad[25]~6 ),
	.datab(\ad[9]~22 ),
	.datac(\b2v_inst4|cbe_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux6~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux6~1 .lut_mask = "ffac";
defparam \b2v_inst4|Mux6~1 .operation_mode = "normal";
defparam \b2v_inst4|Mux6~1 .output_mode = "comb_only";
defparam \b2v_inst4|Mux6~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M28
flex10ke_lcell \b2v_inst4|Mux6~2 (
// Equation(s):
// \b2v_inst4|Mux6~2_combout  = \b2v_inst4|Mux6~0_combout  # \b2v_inst4|Mux6~1_combout  & (\cbe~dataout [2] # !\b2v_inst4|control~regout )

	.dataa(\b2v_inst4|Mux6~0_combout ),
	.datab(\b2v_inst4|Mux6~1_combout ),
	.datac(\cbe~dataout [2]),
	.datad(\b2v_inst4|control~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux6~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux6~2 .lut_mask = "eaee";
defparam \b2v_inst4|Mux6~2 .operation_mode = "normal";
defparam \b2v_inst4|Mux6~2 .output_mode = "comb_only";
defparam \b2v_inst4|Mux6~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P42
flex10ke_lcell \b2v_inst9|always32~5 (
// Equation(s):
// \b2v_inst9|always32~5_combout  = \b2v_inst4|is_BAR0_DEVICE1_address~regout  & (\b2v_inst9|com_state.COMF_IIR_READ~regout  # \b2v_inst9|com_state.COMF_IER_READ~regout )

	.dataa(vcc),
	.datab(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datac(\b2v_inst9|com_state.COMF_IIR_READ~regout ),
	.datad(\b2v_inst9|com_state.COMF_IER_READ~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always32~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always32~5 .clock_enable_mode = "false";
defparam \b2v_inst9|always32~5 .lut_mask = "ccc0";
defparam \b2v_inst9|always32~5 .operation_mode = "normal";
defparam \b2v_inst9|always32~5 .output_mode = "comb_only";
defparam \b2v_inst9|always32~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M35
flex10ke_lcell \b2v_inst9|interrupt_pending (
// Equation(s):
// \b2v_inst9|interrupt_pending~regout  = DFFEA(VCC, \b2v_inst9|com_state.COMF_IIR_READ~regout , !\b2v_inst9|interrupt_condition~11_combout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|interrupt_condition~11_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|com_state.COMF_IIR_READ~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|interrupt_pending~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|interrupt_pending .clock_enable_mode = "false";
defparam \b2v_inst9|interrupt_pending .lut_mask = "ffff";
defparam \b2v_inst9|interrupt_pending .operation_mode = "normal";
defparam \b2v_inst9|interrupt_pending .output_mode = "reg_only";
defparam \b2v_inst9|interrupt_pending .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P42
flex10ke_lcell \b2v_inst9|always32~2 (
// Equation(s):
// \b2v_inst9|always32~2_combout  = !\b2v_inst9|com_state.COMF_IIR_READ~regout  & \b2v_inst9|interrupt_pending~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|com_state.COMF_IIR_READ~regout ),
	.datad(\b2v_inst9|interrupt_pending~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always32~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always32~2 .clock_enable_mode = "false";
defparam \b2v_inst9|always32~2 .lut_mask = "0f00";
defparam \b2v_inst9|always32~2 .operation_mode = "normal";
defparam \b2v_inst9|always32~2 .output_mode = "comb_only";
defparam \b2v_inst9|always32~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K47
flex10ke_lcell \b2v_inst9|CTS_COM1[0] (
// Equation(s):
// \b2v_inst9|CTS_COM1 [0] = DFFEA(\CTS~dataout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CTS~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|CTS_COM1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|CTS_COM1[0] .clock_enable_mode = "false";
defparam \b2v_inst9|CTS_COM1[0] .lut_mask = "ff00";
defparam \b2v_inst9|CTS_COM1[0] .operation_mode = "normal";
defparam \b2v_inst9|CTS_COM1[0] .output_mode = "reg_only";
defparam \b2v_inst9|CTS_COM1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K47
flex10ke_lcell \b2v_inst9|CTS_COM1[1] (
// Equation(s):
// \b2v_inst9|CTS_COM1 [1] = DFFEA(\b2v_inst9|CTS_COM1 [0], GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|CTS_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|CTS_COM1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|CTS_COM1[1] .clock_enable_mode = "false";
defparam \b2v_inst9|CTS_COM1[1] .lut_mask = "ff00";
defparam \b2v_inst9|CTS_COM1[1] .operation_mode = "normal";
defparam \b2v_inst9|CTS_COM1[1] .output_mode = "reg_only";
defparam \b2v_inst9|CTS_COM1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K47
flex10ke_lcell \b2v_inst9|always31~1 (
// Equation(s):
// \b2v_inst9|always31~1_combout  = \b2v_inst9|IER_COM1 [3] & (\b2v_inst9|CTS_COM1 [0] $ \b2v_inst9|CTS_COM1 [1])

	.dataa(vcc),
	.datab(\b2v_inst9|IER_COM1 [3]),
	.datac(\b2v_inst9|CTS_COM1 [0]),
	.datad(\b2v_inst9|CTS_COM1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always31~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always31~1 .clock_enable_mode = "false";
defparam \b2v_inst9|always31~1 .lut_mask = "0cc0";
defparam \b2v_inst9|always31~1 .operation_mode = "normal";
defparam \b2v_inst9|always31~1 .output_mode = "comb_only";
defparam \b2v_inst9|always31~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I42
flex10ke_lcell \b2v_inst9|parity_error[1] (
// Equation(s):
// \b2v_inst9|parity_error [1] = DFFEA(\b2v_inst9|parity_error [0], GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|parity_error [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|parity_error [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|parity_error[1] .clock_enable_mode = "false";
defparam \b2v_inst9|parity_error[1] .lut_mask = "ff00";
defparam \b2v_inst9|parity_error[1] .operation_mode = "normal";
defparam \b2v_inst9|parity_error[1] .output_mode = "reg_only";
defparam \b2v_inst9|parity_error[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I42
flex10ke_lcell \b2v_inst9|parity_error_rising_edge (
// Equation(s):
// \b2v_inst9|parity_error_rising_edge~combout  = \b2v_inst9|parity_error [0] & !\b2v_inst9|parity_error [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|parity_error [0]),
	.datad(\b2v_inst9|parity_error [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|parity_error_rising_edge~combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|parity_error_rising_edge .clock_enable_mode = "false";
defparam \b2v_inst9|parity_error_rising_edge .lut_mask = "00f0";
defparam \b2v_inst9|parity_error_rising_edge .operation_mode = "normal";
defparam \b2v_inst9|parity_error_rising_edge .output_mode = "comb_only";
defparam \b2v_inst9|parity_error_rising_edge .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I42
flex10ke_lcell \b2v_inst9|framing_error[1] (
// Equation(s):
// \b2v_inst9|framing_error [1] = DFFEA(\b2v_inst9|framing_error [0], GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|framing_error [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|framing_error [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|framing_error[1] .clock_enable_mode = "false";
defparam \b2v_inst9|framing_error[1] .lut_mask = "ff00";
defparam \b2v_inst9|framing_error[1] .operation_mode = "normal";
defparam \b2v_inst9|framing_error[1] .output_mode = "reg_only";
defparam \b2v_inst9|framing_error[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I42
flex10ke_lcell \b2v_inst9|framing_error_rising_edge (
// Equation(s):
// \b2v_inst9|framing_error_rising_edge~combout  = \b2v_inst9|framing_error [0] & !\b2v_inst9|framing_error [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|framing_error [0]),
	.datad(\b2v_inst9|framing_error [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|framing_error_rising_edge~combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|framing_error_rising_edge .clock_enable_mode = "false";
defparam \b2v_inst9|framing_error_rising_edge .lut_mask = "00f0";
defparam \b2v_inst9|framing_error_rising_edge .operation_mode = "normal";
defparam \b2v_inst9|framing_error_rising_edge .output_mode = "comb_only";
defparam \b2v_inst9|framing_error_rising_edge .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K46
flex10ke_lcell \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[5] (
// Equation(s):
// \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [5] = DFFEA((\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [5] $ \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[4]~COUT ) & 
// \b2v_inst9|always27~1_combout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), !\b2v_inst9|always27~0_combout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|always27~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always27~0_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[4]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[5] .cin_used = "true";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[5] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[5] .lut_mask = "3c3c";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[5] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[5] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K46
flex10ke_lcell \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[4] (
// Equation(s):
// \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [4] = DFFEA((\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [4] $ \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[3]~COUT ) & 
// \b2v_inst9|always27~1_combout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), !\b2v_inst9|always27~0_combout , , , , )
// \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[4]~COUT  = CARRY(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [4] & (\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[3]~COUT ))

	.dataa(vcc),
	.datab(\b2v_inst9|always27~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always27~0_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[3]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [4]),
	.cout(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[4]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[4] .cin_used = "true";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[4] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[4] .lut_mask = "3ca0";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[4] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[4] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K46
flex10ke_lcell \b2v_inst9|always28~0 (
// Equation(s):
// \b2v_inst9|always28~0_combout  = \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [5] & \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [5]),
	.datad(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always28~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always28~0 .clock_enable_mode = "false";
defparam \b2v_inst9|always28~0 .lut_mask = "f000";
defparam \b2v_inst9|always28~0 .operation_mode = "normal";
defparam \b2v_inst9|always28~0 .output_mode = "comb_only";
defparam \b2v_inst9|always28~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_V38
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[3] (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [3] = DFFEA((\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [3] $ (\b2v_inst9|Equal15~13_combout  & 
// \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[2]~COUT )) & VCC, GLOBAL(\b2v_inst9|baudclk_RX~regout ), !\b2v_inst9|always27~0_combout , , \b2v_inst9|Equal15~13_combout , , )

	.dataa(\b2v_inst9|Equal15~13_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always27~0_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[2]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[3] .cin_used = "true";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[3] .clock_enable_mode = "true";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[3] .lut_mask = "6c6c";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[3] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[3] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_V38
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[2] (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [2] = DFFEA((\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [2] $ (\b2v_inst9|Equal15~13_combout  & 
// \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[1]~COUT )) & VCC, GLOBAL(\b2v_inst9|baudclk_RX~regout ), !\b2v_inst9|always27~0_combout , , \b2v_inst9|Equal15~13_combout , , )
// \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[2]~COUT  = CARRY(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [2] & 
// (\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[1]~COUT ))

	.dataa(\b2v_inst9|Equal15~13_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always27~0_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[1]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [2]),
	.cout(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[2]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[2] .cin_used = "true";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[2] .clock_enable_mode = "true";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[2] .lut_mask = "6ca0";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[2] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[2] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_V38
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[1] (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [1] = DFFEA((\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [1] $ (\b2v_inst9|Equal15~13_combout  & 
// \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[0]~COUT )) & VCC, GLOBAL(\b2v_inst9|baudclk_RX~regout ), !\b2v_inst9|always27~0_combout , , \b2v_inst9|Equal15~13_combout , , )
// \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[1]~COUT  = CARRY(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [1] & 
// (\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[0]~COUT ))

	.dataa(\b2v_inst9|Equal15~13_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always27~0_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[0]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [1]),
	.cout(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[1]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[1] .cin_used = "true";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[1] .clock_enable_mode = "true";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[1] .lut_mask = "6ca0";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[1] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[1] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_V38
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[0] (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [0] = DFFEA((\b2v_inst9|Equal15~13_combout  $ \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [0]) & VCC, GLOBAL(\b2v_inst9|baudclk_RX~regout ), 
// !\b2v_inst9|always27~0_combout , , \b2v_inst9|Equal15~13_combout , , )
// \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[0]~COUT  = CARRY(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [0])

	.dataa(\b2v_inst9|Equal15~13_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always27~0_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [0]),
	.cout(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[0]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[0] .clock_enable_mode = "true";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[0] .lut_mask = "66aa";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[0] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[0] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_V38
flex10ke_lcell \b2v_inst9|Equal18~0 (
// Equation(s):
// \b2v_inst9|Equal18~0_combout  = \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [3] & \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [2] & 
// \b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [1] & !\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [0]

	.dataa(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [2]),
	.datac(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [1]),
	.datad(\b2v_inst9|FIFO_RX_COM1_int_trigger_counter_rtl_1|wysi_counter|counter_cell [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal18~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal18~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal18~0 .lut_mask = "0080";
defparam \b2v_inst9|Equal18~0 .operation_mode = "normal";
defparam \b2v_inst9|Equal18~0 .output_mode = "comb_only";
defparam \b2v_inst9|Equal18~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_V29
flex10ke_lcell \b2v_inst9|TSR_COM1[7] (
// Equation(s):
// \b2v_inst9|TSR_COM1 [7] = DFFEA(\b2v_inst9|TSR_COM1 [8] # \b2v_inst9|always24~1_combout  & !\b2v_inst9|TSR_COM1~41_combout , \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|TSR_COM1 [8]),
	.datac(\b2v_inst9|always24~1_combout ),
	.datad(\b2v_inst9|TSR_COM1~41_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TSR_COM1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1[7] .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1[7] .lut_mask = "ccfc";
defparam \b2v_inst9|TSR_COM1[7] .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1[7] .output_mode = "reg_only";
defparam \b2v_inst9|TSR_COM1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_V29
flex10ke_lcell \b2v_inst9|Equal14~4 (
// Equation(s):
// \b2v_inst9|Equal14~4_combout  = !\b2v_inst9|TSR_COM1 [7] & !\b2v_inst9|TSR_COM1 [6] & !\b2v_inst9|TSR_COM1 [5] & !\b2v_inst9|TSR_COM1 [4]

	.dataa(\b2v_inst9|TSR_COM1 [7]),
	.datab(\b2v_inst9|TSR_COM1 [6]),
	.datac(\b2v_inst9|TSR_COM1 [5]),
	.datad(\b2v_inst9|TSR_COM1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal14~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal14~4 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal14~4 .lut_mask = "0001";
defparam \b2v_inst9|Equal14~4 .operation_mode = "normal";
defparam \b2v_inst9|Equal14~4 .output_mode = "comb_only";
defparam \b2v_inst9|Equal14~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_V30
flex10ke_lcell \b2v_inst9|TSR_COM1[11] (
// Equation(s):
// \b2v_inst9|TSR_COM1 [11] = DFFEA(\b2v_inst9|always24~1_combout  & \b2v_inst9|RSR_COM1~13_combout  & \b2v_inst9|LCR_COM1 [0] & \b2v_inst9|LCR_COM1 [2], \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )

	.dataa(\b2v_inst9|always24~1_combout ),
	.datab(\b2v_inst9|RSR_COM1~13_combout ),
	.datac(\b2v_inst9|LCR_COM1 [0]),
	.datad(\b2v_inst9|LCR_COM1 [2]),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TSR_COM1 [11]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1[11] .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1[11] .lut_mask = "8000";
defparam \b2v_inst9|TSR_COM1[11] .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1[11] .output_mode = "reg_only";
defparam \b2v_inst9|TSR_COM1[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M5
flex10ke_lcell \b2v_inst1|lpt_state.LPTF_PXR_READ (
// Equation(s):
// \b2v_inst1|lpt_state.LPTF_PXR_READ~regout  = DFFEA(\b2v_inst1|lpt_state.LPTF_IDLE~regout  & (\b2v_inst1|Equal6~0_combout  # \b2v_inst1|lpt_state.LPTF_PXR_READ~regout  & !\irdy~dataout ) # !\b2v_inst1|lpt_state.LPTF_IDLE~regout  & 
// (\b2v_inst1|lpt_state.LPTF_PXR_READ~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst1|lpt_state.LPTF_IDLE~regout ),
	.datab(\b2v_inst1|Equal6~0_combout ),
	.datac(\b2v_inst1|lpt_state.LPTF_PXR_READ~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|lpt_state.LPTF_PXR_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|lpt_state.LPTF_PXR_READ .clock_enable_mode = "false";
defparam \b2v_inst1|lpt_state.LPTF_PXR_READ .lut_mask = "88f8";
defparam \b2v_inst1|lpt_state.LPTF_PXR_READ .operation_mode = "normal";
defparam \b2v_inst1|lpt_state.LPTF_PXR_READ .output_mode = "reg_only";
defparam \b2v_inst1|lpt_state.LPTF_PXR_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M6
flex10ke_lcell \b2v_inst1|LPTF_READ_STATE~2 (
// Equation(s):
// \b2v_inst1|LPTF_READ_STATE~2_combout  = \b2v_inst1|lpt_state.LPTF_PXR_READ~regout  # \b2v_inst1|lpt_state.LPTF_PCR_READ~regout  # \b2v_inst1|lpt_state.LPTF_PSR_READ~regout  # \b2v_inst1|lpt_state.LPTF_PIR_READ~regout 

	.dataa(\b2v_inst1|lpt_state.LPTF_PXR_READ~regout ),
	.datab(\b2v_inst1|lpt_state.LPTF_PCR_READ~regout ),
	.datac(\b2v_inst1|lpt_state.LPTF_PSR_READ~regout ),
	.datad(\b2v_inst1|lpt_state.LPTF_PIR_READ~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|LPTF_READ_STATE~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|LPTF_READ_STATE~2 .clock_enable_mode = "false";
defparam \b2v_inst1|LPTF_READ_STATE~2 .lut_mask = "fffe";
defparam \b2v_inst1|LPTF_READ_STATE~2 .operation_mode = "normal";
defparam \b2v_inst1|LPTF_READ_STATE~2 .output_mode = "comb_only";
defparam \b2v_inst1|LPTF_READ_STATE~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M15
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[31] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [31] = DFFEA(\ad[31]~0  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[31]~0 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [31]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[31] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[31] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[31] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[31] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[31] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M15
flex10ke_lcell \b2v_inst9|always8~4 (
// Equation(s):
// \b2v_inst9|always8~4_combout  = \b2v_inst9|always8~16_combout  & \b2v_inst9|always8~17_combout  & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [27] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [31]

	.dataa(\b2v_inst9|always8~16_combout ),
	.datab(\b2v_inst9|always8~17_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [27]),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [31]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always8~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always8~4 .clock_enable_mode = "false";
defparam \b2v_inst9|always8~4 .lut_mask = "0008";
defparam \b2v_inst9|always8~4 .operation_mode = "normal";
defparam \b2v_inst9|always8~4 .output_mode = "comb_only";
defparam \b2v_inst9|always8~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M37
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[10] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [10] = DFFEA(\ad[10]~21  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[10]~21 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [10]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[10] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[10] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[10] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[10] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M39
flex10ke_lcell \b2v_inst4|LessThan8~1 (
// Equation(s):
// \b2v_inst4|LessThan8~1_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [9] # \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [10] # \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [8] # \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [11]

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [9]),
	.datab(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [10]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [8]),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|LessThan8~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|LessThan8~1 .clock_enable_mode = "false";
defparam \b2v_inst4|LessThan8~1 .lut_mask = "fffe";
defparam \b2v_inst4|LessThan8~1 .operation_mode = "normal";
defparam \b2v_inst4|LessThan8~1 .output_mode = "comb_only";
defparam \b2v_inst4|LessThan8~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M28
flex10ke_lcell \b2v_inst4|Mux4~0 (
// Equation(s):
// \b2v_inst4|Mux4~0_combout  = \b2v_inst4|control~regout  & !\cbe~dataout [2] & (\ad[19]~12  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|control~regout ),
	.datab(\ad[19]~12 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\cbe~dataout [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux4~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux4~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux4~0 .lut_mask = "00a8";
defparam \b2v_inst4|Mux4~0 .operation_mode = "normal";
defparam \b2v_inst4|Mux4~0 .output_mode = "comb_only";
defparam \b2v_inst4|Mux4~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M38
flex10ke_lcell \b2v_inst4|Mux4~1 (
// Equation(s):
// \b2v_inst4|Mux4~1_combout  = \b2v_inst4|addr_data_buf_in[1]~0_combout  # \b2v_inst4|cbe_buf_in[1]~0_combout  & \ad[27]~4  # !\b2v_inst4|cbe_buf_in[1]~0_combout  & (\ad[11]~20 )

	.dataa(\ad[27]~4 ),
	.datab(\ad[11]~20 ),
	.datac(\b2v_inst4|cbe_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux4~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux4~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux4~1 .lut_mask = "ffac";
defparam \b2v_inst4|Mux4~1 .operation_mode = "normal";
defparam \b2v_inst4|Mux4~1 .output_mode = "comb_only";
defparam \b2v_inst4|Mux4~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M38
flex10ke_lcell \b2v_inst4|Mux4~2 (
// Equation(s):
// \b2v_inst4|Mux4~2_combout  = \b2v_inst4|Mux4~0_combout  # \b2v_inst4|Mux4~1_combout  & (\cbe~dataout [2] # !\b2v_inst4|control~regout )

	.dataa(\b2v_inst4|Mux4~0_combout ),
	.datab(\b2v_inst4|Mux4~1_combout ),
	.datac(\cbe~dataout [2]),
	.datad(\b2v_inst4|control~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux4~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux4~2 .lut_mask = "eaee";
defparam \b2v_inst4|Mux4~2 .operation_mode = "normal";
defparam \b2v_inst4|Mux4~2 .output_mode = "comb_only";
defparam \b2v_inst4|Mux4~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P29
flex10ke_lcell \b2v_inst9|always36~2 (
// Equation(s):
// \b2v_inst9|always36~2_combout  = \b2v_inst4|is_BAR0_DEVICE1_address~regout  & \b2v_inst9|com_state.COMF_IER_WRITE~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datad(\b2v_inst9|com_state.COMF_IER_WRITE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always36~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always36~2 .clock_enable_mode = "false";
defparam \b2v_inst9|always36~2 .lut_mask = "f000";
defparam \b2v_inst9|always36~2 .operation_mode = "normal";
defparam \b2v_inst9|always36~2 .output_mode = "comb_only";
defparam \b2v_inst9|always36~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M9
flex10ke_lcell \b2v_inst9|com_state.COMF_IIR_READ (
// Equation(s):
// \b2v_inst9|com_state.COMF_IIR_READ~regout  = DFFEA(\b2v_inst9|com_state.COMF_IDLE~regout  & (\b2v_inst9|Equal9~0_combout  # \b2v_inst9|com_state.COMF_IIR_READ~regout  & !\irdy~dataout ) # !\b2v_inst9|com_state.COMF_IDLE~regout  & 
// (\b2v_inst9|com_state.COMF_IIR_READ~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datab(\b2v_inst9|Equal9~0_combout ),
	.datac(\b2v_inst9|com_state.COMF_IIR_READ~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_IIR_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_IIR_READ .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_IIR_READ .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_IIR_READ .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_IIR_READ .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_IIR_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M10
flex10ke_lcell \b2v_inst9|Selector51~0 (
// Equation(s):
// \b2v_inst9|Selector51~0_combout  = \b2v_inst9|com_state.COMF_IDLE~regout  & !\b2v_inst9|LCR_COM1 [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datad(\b2v_inst9|LCR_COM1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector51~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector51~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector51~0 .lut_mask = "00f0";
defparam \b2v_inst9|Selector51~0 .operation_mode = "normal";
defparam \b2v_inst9|Selector51~0 .output_mode = "comb_only";
defparam \b2v_inst9|Selector51~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M13
flex10ke_lcell \b2v_inst9|Equal8~1 (
// Equation(s):
// \b2v_inst9|Equal8~1_combout  = \b2v_inst9|always8~5_combout  & !\b2v_inst4|in_command [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|always8~5_combout ),
	.datad(\b2v_inst4|in_command [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal8~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal8~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal8~1 .lut_mask = "00f0";
defparam \b2v_inst9|Equal8~1 .operation_mode = "normal";
defparam \b2v_inst9|Equal8~1 .output_mode = "comb_only";
defparam \b2v_inst9|Equal8~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M33
flex10ke_lcell \b2v_inst4|Mux5~0 (
// Equation(s):
// \b2v_inst4|Mux5~0_combout  = \b2v_inst4|control~regout  & !\cbe~dataout [2] & (\ad[18]~13  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|control~regout ),
	.datab(\ad[18]~13 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\cbe~dataout [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux5~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux5~0 .lut_mask = "00a8";
defparam \b2v_inst4|Mux5~0 .operation_mode = "normal";
defparam \b2v_inst4|Mux5~0 .output_mode = "comb_only";
defparam \b2v_inst4|Mux5~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M33
flex10ke_lcell \b2v_inst4|Mux5~1 (
// Equation(s):
// \b2v_inst4|Mux5~1_combout  = \b2v_inst4|addr_data_buf_in[1]~0_combout  # \b2v_inst4|cbe_buf_in[1]~0_combout  & \ad[26]~5  # !\b2v_inst4|cbe_buf_in[1]~0_combout  & (\ad[10]~21 )

	.dataa(\ad[26]~5 ),
	.datab(\ad[10]~21 ),
	.datac(\b2v_inst4|cbe_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux5~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux5~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux5~1 .lut_mask = "ffac";
defparam \b2v_inst4|Mux5~1 .operation_mode = "normal";
defparam \b2v_inst4|Mux5~1 .output_mode = "comb_only";
defparam \b2v_inst4|Mux5~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M33
flex10ke_lcell \b2v_inst4|Mux5~2 (
// Equation(s):
// \b2v_inst4|Mux5~2_combout  = \b2v_inst4|Mux5~0_combout  # \b2v_inst4|Mux5~1_combout  & (\cbe~dataout [2] # !\b2v_inst4|control~regout )

	.dataa(\b2v_inst4|Mux5~0_combout ),
	.datab(\b2v_inst4|Mux5~1_combout ),
	.datac(\cbe~dataout [2]),
	.datad(\b2v_inst4|control~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux5~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux5~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux5~2 .lut_mask = "eaee";
defparam \b2v_inst4|Mux5~2 .operation_mode = "normal";
defparam \b2v_inst4|Mux5~2 .output_mode = "comb_only";
defparam \b2v_inst4|Mux5~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M28
flex10ke_lcell \b2v_inst4|Mux7~6 (
// Equation(s):
// \b2v_inst4|Mux7~6_combout  = \b2v_inst4|control~regout  & !\cbe~dataout [2] & (\ad[16]~15  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|control~regout ),
	.datab(\ad[16]~15 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\cbe~dataout [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux7~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux7~6 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux7~6 .lut_mask = "00a8";
defparam \b2v_inst4|Mux7~6 .operation_mode = "normal";
defparam \b2v_inst4|Mux7~6 .output_mode = "comb_only";
defparam \b2v_inst4|Mux7~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M36
flex10ke_lcell \b2v_inst4|Mux7~7 (
// Equation(s):
// \b2v_inst4|Mux7~7_combout  = \b2v_inst4|addr_data_buf_in[1]~0_combout  # \b2v_inst4|cbe_buf_in[1]~0_combout  & \ad[24]~7  # !\b2v_inst4|cbe_buf_in[1]~0_combout  & (\ad[8]~23 )

	.dataa(\ad[24]~7 ),
	.datab(\ad[8]~23 ),
	.datac(\b2v_inst4|cbe_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux7~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux7~7 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux7~7 .lut_mask = "ffac";
defparam \b2v_inst4|Mux7~7 .operation_mode = "normal";
defparam \b2v_inst4|Mux7~7 .output_mode = "comb_only";
defparam \b2v_inst4|Mux7~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M28
flex10ke_lcell \b2v_inst4|Mux7~8 (
// Equation(s):
// \b2v_inst4|Mux7~8_combout  = \b2v_inst4|Mux7~6_combout  # \b2v_inst4|Mux7~7_combout  & (\cbe~dataout [2] # !\b2v_inst4|control~regout )

	.dataa(\b2v_inst4|Mux7~6_combout ),
	.datab(\b2v_inst4|Mux7~7_combout ),
	.datac(\cbe~dataout [2]),
	.datad(\b2v_inst4|control~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux7~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux7~8 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux7~8 .lut_mask = "eaee";
defparam \b2v_inst4|Mux7~8 .operation_mode = "normal";
defparam \b2v_inst4|Mux7~8 .output_mode = "comb_only";
defparam \b2v_inst4|Mux7~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S35
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_empty (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_empty~regout  = DFFEA(\b2v_inst9|Equal1~6_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|Equal1~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_empty~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_empty .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1_empty .lut_mask = "ff00";
defparam \b2v_inst9|FIFO_RX_COM1_empty .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1_empty .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_empty .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K36
flex10ke_lcell \b2v_inst9|always27~1 (
// Equation(s):
// \b2v_inst9|always27~1_combout  = !\b2v_inst9|FIFO_RX_COM1_empty~regout  & \b2v_inst9|RX_input [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|FIFO_RX_COM1_empty~regout ),
	.datad(\b2v_inst9|RX_input [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always27~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always27~1 .clock_enable_mode = "false";
defparam \b2v_inst9|always27~1 .lut_mask = "0f00";
defparam \b2v_inst9|always27~1 .operation_mode = "normal";
defparam \b2v_inst9|always27~1 .output_mode = "comb_only";
defparam \b2v_inst9|always27~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K46
flex10ke_lcell \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[3] (
// Equation(s):
// \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[3]~COUT  = CARRY( & (\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[2]~COUT ))

	.dataa(vcc),
	.datab(\b2v_inst9|always27~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always27~0_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[2]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [3]),
	.cout(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[3]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[3] .cin_used = "true";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[3] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[3] .lut_mask = "3ca0";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[3] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[3] .output_mode = "none";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P18
flex10ke_lcell \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal16~1_combout  # \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0~regout  & !\irdy~dataout ) # 
// !\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal16~1_combout ),
	.datac(\b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P18
flex10ke_lcell \b2v_inst4|Selector64~0 (
// Equation(s):
// \b2v_inst4|Selector64~0_combout  = \irdy~dataout  # !\b2v_inst4|cs_state.CS_READ~regout  & !\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout  & !\b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0~regout 

	.dataa(\irdy~dataout ),
	.datab(\b2v_inst4|cs_state.CS_READ~regout ),
	.datac(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datad(\b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector64~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector64~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector64~0 .lut_mask = "aaab";
defparam \b2v_inst4|Selector64~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector64~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector64~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P9
flex10ke_lcell \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal17~0_combout  # \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0~regout  & !\irdy~dataout ) # 
// !\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal17~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P9
flex10ke_lcell \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal15~1_combout  # \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal15~1_combout ),
	.datac(\b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P9
flex10ke_lcell \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal28~0_combout  # \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal28~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P9
flex10ke_lcell \b2v_inst4|Selector64~1 (
// Equation(s):
// \b2v_inst4|Selector64~1_combout  = \irdy~dataout  # !\b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0~regout  & !\b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0~regout  & !\b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1~regout 

	.dataa(\irdy~dataout ),
	.datab(\b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE0~regout ),
	.datac(\b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE0~regout ),
	.datad(\b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector64~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector64~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector64~1 .lut_mask = "aaab";
defparam \b2v_inst4|Selector64~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector64~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector64~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P18
flex10ke_lcell \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal23~0_combout  # \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal23~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P18
flex10ke_lcell \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal8~1_combout  # \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0~regout  & !\irdy~dataout ) # 
// !\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal8~1_combout ),
	.datac(\b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P18
flex10ke_lcell \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal9~1_combout  # \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal9~1_combout ),
	.datac(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P18
flex10ke_lcell \b2v_inst4|Selector64~3 (
// Equation(s):
// \b2v_inst4|Selector64~3_combout  = \irdy~dataout  # !\b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1~regout  & !\b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0~regout  & !\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0~regout 

	.dataa(\irdy~dataout ),
	.datab(\b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE1~regout ),
	.datac(\b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE0~regout ),
	.datad(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector64~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector64~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector64~3 .lut_mask = "aaab";
defparam \b2v_inst4|Selector64~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector64~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector64~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P1
flex10ke_lcell \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal24~0_combout  # \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1~regout  & !\irdy~dataout ) # 
// !\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal24~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P1
flex10ke_lcell \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal12~0_combout  # \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal12~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P1
flex10ke_lcell \b2v_inst4|Selector64~4 (
// Equation(s):
// \b2v_inst4|Selector64~4_combout  = \irdy~dataout  # !\b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1~regout  & !\b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0~regout  & !\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout 

	.dataa(\irdy~dataout ),
	.datab(\b2v_inst4|cs_state.CS_BIST_HEADER_LAT_CACH_WRITE_DEVICE1~regout ),
	.datac(\b2v_inst4|cs_state.CS_BAR3_WRITE_DEVICE0~regout ),
	.datad(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector64~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector64~4 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector64~4 .lut_mask = "aaab";
defparam \b2v_inst4|Selector64~4 .operation_mode = "normal";
defparam \b2v_inst4|Selector64~4 .output_mode = "comb_only";
defparam \b2v_inst4|Selector64~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P1
flex10ke_lcell \b2v_inst4|Selector64~7 (
// Equation(s):
// \b2v_inst4|Selector64~7_combout  = \b2v_inst4|Selector64~3_combout  & \b2v_inst4|Selector64~4_combout  & \b2v_inst4|Selector64~27_combout  & \b2v_inst4|Selector64~28_combout 

	.dataa(\b2v_inst4|Selector64~3_combout ),
	.datab(\b2v_inst4|Selector64~4_combout ),
	.datac(\b2v_inst4|Selector64~27_combout ),
	.datad(\b2v_inst4|Selector64~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector64~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector64~7 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector64~7 .lut_mask = "8000";
defparam \b2v_inst4|Selector64~7 .operation_mode = "normal";
defparam \b2v_inst4|Selector64~7 .output_mode = "comb_only";
defparam \b2v_inst4|Selector64~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P1
flex10ke_lcell \b2v_inst4|Selector64~8 (
// Equation(s):
// \b2v_inst4|Selector64~8_combout  = \b2v_inst4|Selector64~0_combout  & \b2v_inst4|Selector64~1_combout  & \b2v_inst4|Selector64~26_combout  & \b2v_inst4|Selector64~7_combout 

	.dataa(\b2v_inst4|Selector64~0_combout ),
	.datab(\b2v_inst4|Selector64~1_combout ),
	.datac(\b2v_inst4|Selector64~26_combout ),
	.datad(\b2v_inst4|Selector64~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector64~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector64~8 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector64~8 .lut_mask = "8000";
defparam \b2v_inst4|Selector64~8 .operation_mode = "normal";
defparam \b2v_inst4|Selector64~8 .output_mode = "comb_only";
defparam \b2v_inst4|Selector64~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P7
flex10ke_lcell \b2v_inst4|Equal7~0 (
// Equation(s):
// \b2v_inst4|Equal7~0_combout  = \b2v_inst4|in_adress [3] & !\b2v_inst4|in_adress [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal7~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal7~0 .lut_mask = "00f0";
defparam \b2v_inst4|Equal7~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal7~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal7~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M7
flex10ke_lcell \b2v_inst4|is_CS_DEVICE3 (
// Equation(s):
// \b2v_inst4|is_CS_DEVICE3~regout  = DFFEA(\b2v_inst4|in_adress [9] & \b2v_inst4|in_adress [8] & \b2v_inst4|Equal0~1_combout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [9]),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|Equal0~1_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|is_CS_DEVICE3~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|is_CS_DEVICE3 .clock_enable_mode = "false";
defparam \b2v_inst4|is_CS_DEVICE3 .lut_mask = "c000";
defparam \b2v_inst4|is_CS_DEVICE3 .operation_mode = "normal";
defparam \b2v_inst4|is_CS_DEVICE3 .output_mode = "reg_only";
defparam \b2v_inst4|is_CS_DEVICE3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M7
flex10ke_lcell \b2v_inst4|is_CS_DEVICE2 (
// Equation(s):
// \b2v_inst4|is_CS_DEVICE2~regout  = DFFEA(\b2v_inst4|in_adress [9] & \b2v_inst4|Equal0~1_combout  & !\b2v_inst4|in_adress [8], GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [9]),
	.datac(\b2v_inst4|Equal0~1_combout ),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|is_CS_DEVICE2~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|is_CS_DEVICE2 .clock_enable_mode = "false";
defparam \b2v_inst4|is_CS_DEVICE2 .lut_mask = "00c0";
defparam \b2v_inst4|is_CS_DEVICE2 .operation_mode = "normal";
defparam \b2v_inst4|is_CS_DEVICE2 .output_mode = "reg_only";
defparam \b2v_inst4|is_CS_DEVICE2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M7
flex10ke_lcell \b2v_inst4|is_CS_DEVICE0 (
// Equation(s):
// \b2v_inst4|is_CS_DEVICE0~regout  = DFFEA(\b2v_inst4|Equal0~1_combout  & !\b2v_inst4|in_adress [9] & !\b2v_inst4|in_adress [8], GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst4|Equal0~1_combout ),
	.datac(\b2v_inst4|in_adress [9]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|is_CS_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|is_CS_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|is_CS_DEVICE0 .lut_mask = "000c";
defparam \b2v_inst4|is_CS_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|is_CS_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|is_CS_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M7
flex10ke_lcell \b2v_inst4|is_CS_DEVICE1 (
// Equation(s):
// \b2v_inst4|is_CS_DEVICE1~regout  = DFFEA(\b2v_inst4|in_adress [8] & \b2v_inst4|Equal0~1_combout  & !\b2v_inst4|in_adress [9], GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|Equal0~1_combout ),
	.datad(\b2v_inst4|in_adress [9]),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|is_CS_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|is_CS_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|is_CS_DEVICE1 .lut_mask = "00c0";
defparam \b2v_inst4|is_CS_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|is_CS_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|is_CS_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M7
flex10ke_lcell \b2v_inst4|always4~2 (
// Equation(s):
// \b2v_inst4|always4~2_combout  = \b2v_inst4|is_CS_DEVICE3~regout  # \b2v_inst4|is_CS_DEVICE2~regout  # \b2v_inst4|is_CS_DEVICE0~regout  # \b2v_inst4|is_CS_DEVICE1~regout 

	.dataa(\b2v_inst4|is_CS_DEVICE3~regout ),
	.datab(\b2v_inst4|is_CS_DEVICE2~regout ),
	.datac(\b2v_inst4|is_CS_DEVICE0~regout ),
	.datad(\b2v_inst4|is_CS_DEVICE1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|always4~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|always4~2 .clock_enable_mode = "false";
defparam \b2v_inst4|always4~2 .lut_mask = "fffe";
defparam \b2v_inst4|always4~2 .operation_mode = "normal";
defparam \b2v_inst4|always4~2 .output_mode = "comb_only";
defparam \b2v_inst4|always4~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P6
flex10ke_lcell \b2v_inst4|Equal7~1 (
// Equation(s):
// \b2v_inst4|Equal7~1_combout  = \b2v_inst4|Equal7~0_combout  & \b2v_inst4|Equal5~0_combout  & \b2v_inst4|Equal5~1_combout  & !\b2v_inst4|in_adress [5]

	.dataa(\b2v_inst4|Equal7~0_combout ),
	.datab(\b2v_inst4|Equal5~0_combout ),
	.datac(\b2v_inst4|Equal5~1_combout ),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal7~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal7~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal7~1 .lut_mask = "0080";
defparam \b2v_inst4|Equal7~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal7~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal7~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P12
flex10ke_lcell \b2v_inst4|Equal24~0 (
// Equation(s):
// \b2v_inst4|Equal24~0_combout  = \b2v_inst4|Equal8~0_combout  & \b2v_inst4|Equal21~0_combout  & \b2v_inst4|Equal5~1_combout  & !\b2v_inst4|in_adress [4]

	.dataa(\b2v_inst4|Equal8~0_combout ),
	.datab(\b2v_inst4|Equal21~0_combout ),
	.datac(\b2v_inst4|Equal5~1_combout ),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal24~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal24~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal24~0 .lut_mask = "0080";
defparam \b2v_inst4|Equal24~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal24~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal24~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P7
flex10ke_lcell \b2v_inst4|Equal6~0 (
// Equation(s):
// \b2v_inst4|Equal6~0_combout  = \b2v_inst4|Equal5~0_combout  & \b2v_inst4|Equal5~2_combout  & \b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [3]

	.dataa(\b2v_inst4|Equal5~0_combout ),
	.datab(\b2v_inst4|Equal5~2_combout ),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal6~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal6~0 .lut_mask = "0080";
defparam \b2v_inst4|Equal6~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal6~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal6~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P6
flex10ke_lcell \b2v_inst4|Equal23~0 (
// Equation(s):
// \b2v_inst4|Equal23~0_combout  = \b2v_inst4|Equal7~0_combout  & \b2v_inst4|Equal21~0_combout  & \b2v_inst4|Equal5~1_combout  & !\b2v_inst4|in_adress [4]

	.dataa(\b2v_inst4|Equal7~0_combout ),
	.datab(\b2v_inst4|Equal21~0_combout ),
	.datac(\b2v_inst4|Equal5~1_combout ),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal23~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal23~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal23~0 .lut_mask = "0080";
defparam \b2v_inst4|Equal23~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal23~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal23~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P6
flex10ke_lcell \b2v_inst4|cs_state~289 (
// Equation(s):
// \b2v_inst4|cs_state~289_combout  = !\b2v_inst4|Equal7~1_combout  & !\b2v_inst4|Equal24~0_combout  & !\b2v_inst4|Equal6~0_combout  & !\b2v_inst4|Equal23~0_combout 

	.dataa(\b2v_inst4|Equal7~1_combout ),
	.datab(\b2v_inst4|Equal24~0_combout ),
	.datac(\b2v_inst4|Equal6~0_combout ),
	.datad(\b2v_inst4|Equal23~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|cs_state~289_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state~289 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state~289 .lut_mask = "0001";
defparam \b2v_inst4|cs_state~289 .operation_mode = "normal";
defparam \b2v_inst4|cs_state~289 .output_mode = "comb_only";
defparam \b2v_inst4|cs_state~289 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P9
flex10ke_lcell \b2v_inst4|Equal17~0 (
// Equation(s):
// \b2v_inst4|Equal17~0_combout  = \b2v_inst4|Equal13~0_combout  & \b2v_inst4|in_adress [4] & \b2v_inst4|Equal9~0_combout 

	.dataa(vcc),
	.datab(\b2v_inst4|Equal13~0_combout ),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal17~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal17~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal17~0 .lut_mask = "c000";
defparam \b2v_inst4|Equal17~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal17~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal17~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P3
flex10ke_lcell \b2v_inst4|Equal9~1 (
// Equation(s):
// \b2v_inst4|Equal9~1_combout  = \b2v_inst4|in_adress [4] & \b2v_inst4|Equal9~0_combout  & \b2v_inst4|Equal5~1_combout  & !\b2v_inst4|in_adress [5]

	.dataa(\b2v_inst4|in_adress [4]),
	.datab(\b2v_inst4|Equal9~0_combout ),
	.datac(\b2v_inst4|Equal5~1_combout ),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal9~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal9~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal9~1 .lut_mask = "0080";
defparam \b2v_inst4|Equal9~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal9~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal9~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M2
flex10ke_lcell \b2v_inst4|Equal15~0 (
// Equation(s):
// \b2v_inst4|Equal15~0_combout  = \b2v_inst4|in_adress [3] & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [4] & !\b2v_inst4|in_adress [8]

	.dataa(\b2v_inst4|in_adress [3]),
	.datab(\b2v_inst4|in_adress [2]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal15~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal15~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal15~0 .lut_mask = "0002";
defparam \b2v_inst4|Equal15~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal15~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal15~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P9
flex10ke_lcell \b2v_inst4|Equal15~1 (
// Equation(s):
// \b2v_inst4|Equal15~1_combout  = \b2v_inst4|Equal15~0_combout  & \b2v_inst4|in_adress [5] & \b2v_inst4|Equal34~1_combout  & !\b2v_inst4|in_adress [9]

	.dataa(\b2v_inst4|Equal15~0_combout ),
	.datab(\b2v_inst4|in_adress [5]),
	.datac(\b2v_inst4|Equal34~1_combout ),
	.datad(\b2v_inst4|in_adress [9]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal15~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal15~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal15~1 .lut_mask = "0080";
defparam \b2v_inst4|Equal15~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal15~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal15~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P9
flex10ke_lcell \b2v_inst4|cs_state~293 (
// Equation(s):
// \b2v_inst4|cs_state~293_combout  = !\b2v_inst4|Equal17~0_combout  & !\b2v_inst4|Equal9~1_combout  & !\b2v_inst4|Equal15~1_combout 

	.dataa(vcc),
	.datab(\b2v_inst4|Equal17~0_combout ),
	.datac(\b2v_inst4|Equal9~1_combout ),
	.datad(\b2v_inst4|Equal15~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|cs_state~293_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state~293 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state~293 .lut_mask = "0003";
defparam \b2v_inst4|cs_state~293 .operation_mode = "normal";
defparam \b2v_inst4|cs_state~293 .output_mode = "comb_only";
defparam \b2v_inst4|cs_state~293 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P8
flex10ke_lcell \b2v_inst4|Equal28~0 (
// Equation(s):
// \b2v_inst4|Equal28~0_combout  = \b2v_inst4|Equal5~1_combout  & \b2v_inst4|Equal21~0_combout  & \b2v_inst4|in_adress [3] & \b2v_inst4|Equal10~1_combout 

	.dataa(\b2v_inst4|Equal5~1_combout ),
	.datab(\b2v_inst4|Equal21~0_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|Equal10~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal28~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal28~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal28~0 .lut_mask = "8000";
defparam \b2v_inst4|Equal28~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal28~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal28~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M8
flex10ke_lcell \b2v_inst8|out_addr_data_reg~33 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~33_combout  = !\b2v_inst4|in_adress [7] & !\b2v_inst4|in_adress [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|in_adress [7]),
	.datad(\b2v_inst4|in_adress [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~33_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~33 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~33 .lut_mask = "000f";
defparam \b2v_inst8|out_addr_data_reg~33 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~33 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~33 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_J47
flex10ke_lcell \b2v_inst4|COMMAND_STATUS_DEVICE1[0] (
// Equation(s):
// \b2v_inst4|COMMAND_STATUS_DEVICE1 [0] = DFFEA(\ad[0]~31  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[0]~31 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|COMMAND_STATUS_DEVICE1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[0] .clock_enable_mode = "true";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[0] .lut_mask = "fff0";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[0] .operation_mode = "normal";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[0] .output_mode = "reg_only";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_J47
flex10ke_lcell \b2v_inst4|Selector31~0 (
// Equation(s):
// \b2v_inst4|Selector31~0_combout  = \b2v_inst4|COMMAND_STATUS_DEVICE1 [0] & \b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [5]

	.dataa(vcc),
	.datab(\b2v_inst4|COMMAND_STATUS_DEVICE1 [0]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector31~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector31~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector31~0 .lut_mask = "00c0";
defparam \b2v_inst4|Selector31~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector31~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector31~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_J47
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[0] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [0] = DFFEA(VCC, GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[0] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[0] .lut_mask = "ffff";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[0] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[0] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S24
flex10ke_lcell \b2v_inst9|IIR_COM1[0] (
// Equation(s):
// \b2v_inst9|IIR_COM1 [0] = DFFEA(!\b2v_inst9|interrupt_pending~regout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|interrupt_pending~regout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|IIR_COM1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IIR_COM1[0] .clock_enable_mode = "false";
defparam \b2v_inst9|IIR_COM1[0] .lut_mask = "00ff";
defparam \b2v_inst9|IIR_COM1[0] .operation_mode = "normal";
defparam \b2v_inst9|IIR_COM1[0] .output_mode = "reg_only";
defparam \b2v_inst9|IIR_COM1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S24
flex10ke_lcell \b2v_inst9|RBR_COM1[0] (
// Equation(s):
// \b2v_inst9|RBR_COM1 [0] = DFFEA(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~134_combout  & (!\b2v_inst9|FIFO_RX_COM1~136_combout ) # !\b2v_inst9|FIFO_RX_COM1~134_combout  & 
// !\b2v_inst9|FIFO_RX_COM1~129_combout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (!\b2v_inst9|FIFO_RX_COM1~134_combout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|FIFO_RX_COM1~129_combout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datac(\b2v_inst9|FIFO_RX_COM1~134_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~136_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RBR_COM1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RBR_COM1[0] .clock_enable_mode = "false";
defparam \b2v_inst9|RBR_COM1[0] .lut_mask = "07c7";
defparam \b2v_inst9|RBR_COM1[0] .operation_mode = "normal";
defparam \b2v_inst9|RBR_COM1[0] .output_mode = "reg_only";
defparam \b2v_inst9|RBR_COM1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S24
flex10ke_lcell \b2v_inst9|Selector31~0 (
// Equation(s):
// \b2v_inst9|Selector31~0_combout  = \b2v_inst4|in_adress [1] & (\b2v_inst4|in_adress [0]) # !\b2v_inst4|in_adress [1] & (\b2v_inst4|in_adress [0] & \b2v_inst9|IER_COM1 [0] # !\b2v_inst4|in_adress [0] & (!\b2v_inst9|RBR_COM1 [0]))

	.dataa(\b2v_inst4|in_adress [1]),
	.datab(\b2v_inst9|IER_COM1 [0]),
	.datac(\b2v_inst4|in_adress [0]),
	.datad(\b2v_inst9|RBR_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector31~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector31~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector31~0 .lut_mask = "e0e5";
defparam \b2v_inst9|Selector31~0 .operation_mode = "normal";
defparam \b2v_inst9|Selector31~0 .output_mode = "comb_only";
defparam \b2v_inst9|Selector31~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S24
flex10ke_lcell \b2v_inst9|Selector31~1 (
// Equation(s):
// \b2v_inst9|Selector31~1_combout  = \b2v_inst4|in_adress [1] & (\b2v_inst9|Selector31~0_combout  & (\b2v_inst9|LCR_COM1 [0]) # !\b2v_inst9|Selector31~0_combout  & !\b2v_inst9|IIR_COM1 [0]) # !\b2v_inst4|in_adress [1] & (\b2v_inst9|Selector31~0_combout )

	.dataa(\b2v_inst9|IIR_COM1 [0]),
	.datab(\b2v_inst4|in_adress [1]),
	.datac(\b2v_inst9|Selector31~0_combout ),
	.datad(\b2v_inst9|LCR_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector31~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector31~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector31~1 .lut_mask = "f434";
defparam \b2v_inst9|Selector31~1 .operation_mode = "normal";
defparam \b2v_inst9|Selector31~1 .output_mode = "comb_only";
defparam \b2v_inst9|Selector31~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K36
flex10ke_lcell \b2v_inst9|LSR_COM1[0] (
// Equation(s):
// \b2v_inst9|LSR_COM1 [0] = DFFEA(!\b2v_inst9|FIFO_RX_COM1_empty~regout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|FIFO_RX_COM1_empty~regout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LSR_COM1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LSR_COM1[0] .clock_enable_mode = "false";
defparam \b2v_inst9|LSR_COM1[0] .lut_mask = "00ff";
defparam \b2v_inst9|LSR_COM1[0] .operation_mode = "normal";
defparam \b2v_inst9|LSR_COM1[0] .output_mode = "reg_only";
defparam \b2v_inst9|LSR_COM1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K34
flex10ke_lcell \b2v_inst9|MCR_COM1[0] (
// Equation(s):
// \b2v_inst9|MCR_COM1 [0] = DFFEA(\b2v_inst4|Mux7~9_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~4_combout , , )

	.dataa(\b2v_inst9|always36~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux7~9_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|MCR_COM1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|MCR_COM1[0] .clock_enable_mode = "true";
defparam \b2v_inst9|MCR_COM1[0] .lut_mask = "ff00";
defparam \b2v_inst9|MCR_COM1[0] .operation_mode = "normal";
defparam \b2v_inst9|MCR_COM1[0] .output_mode = "reg_only";
defparam \b2v_inst9|MCR_COM1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K47
flex10ke_lcell \b2v_inst9|Selector31~2 (
// Equation(s):
// \b2v_inst9|Selector31~2_combout  = \b2v_inst4|in_adress [0] & (\b2v_inst4|in_adress [1]) # !\b2v_inst4|in_adress [0] & (\b2v_inst4|in_adress [1] & \b2v_inst9|CTS_COM1_changed_int_flag~regout  # !\b2v_inst4|in_adress [1] & (\b2v_inst9|MCR_COM1 [0]))

	.dataa(\b2v_inst4|in_adress [0]),
	.datab(\b2v_inst9|CTS_COM1_changed_int_flag~regout ),
	.datac(\b2v_inst4|in_adress [1]),
	.datad(\b2v_inst9|MCR_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector31~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector31~2 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector31~2 .lut_mask = "e5e0";
defparam \b2v_inst9|Selector31~2 .operation_mode = "normal";
defparam \b2v_inst9|Selector31~2 .output_mode = "comb_only";
defparam \b2v_inst9|Selector31~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K45
flex10ke_lcell \b2v_inst8|out_addr_data_reg~38 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~38_combout  = \b2v_inst9|Selector25~0_combout  & (\b2v_inst9|Selector31~2_combout  & (!\b2v_inst4|in_adress [0]) # !\b2v_inst9|Selector31~2_combout  & \b2v_inst9|LSR_COM1 [0] & \b2v_inst4|in_adress [0])

	.dataa(\b2v_inst9|Selector25~0_combout ),
	.datab(\b2v_inst9|LSR_COM1 [0]),
	.datac(\b2v_inst9|Selector31~2_combout ),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~38_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~38 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~38 .lut_mask = "08a0";
defparam \b2v_inst8|out_addr_data_reg~38 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~38 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~38 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K45
flex10ke_lcell \b2v_inst8|out_addr_data_reg~40 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~40_combout  = \b2v_inst9|Selector31~1_combout  & (\b2v_inst8|out_addr_data_reg~39_combout  # \b2v_inst8|out_addr_data_reg~37_combout  & \b2v_inst8|out_addr_data_reg~38_combout ) # !\b2v_inst9|Selector31~1_combout  & 
// \b2v_inst8|out_addr_data_reg~37_combout  & \b2v_inst8|out_addr_data_reg~38_combout 

	.dataa(\b2v_inst9|Selector31~1_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~37_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~38_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~40_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~40 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~40 .lut_mask = "eac0";
defparam \b2v_inst8|out_addr_data_reg~40 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~40 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~40 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M6
flex10ke_lcell \b2v_inst8|out_addr_data_reg~41 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~41_combout  = \b2v_inst1|LPTF_READ_STATE~2_combout  & !\b2v_inst4|is_BAR0_DEVICE1_address~regout  & !\b2v_inst4|in_adress [7]

	.dataa(vcc),
	.datab(\b2v_inst1|LPTF_READ_STATE~2_combout ),
	.datac(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datad(\b2v_inst4|in_adress [7]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~41_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~41 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~41 .lut_mask = "000c";
defparam \b2v_inst8|out_addr_data_reg~41 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~41 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~41 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M19
flex10ke_lcell \b2v_inst9|Selector26~0 (
// Equation(s):
// \b2v_inst9|Selector26~0_combout  = !\b2v_inst4|in_adress [1] & !\b2v_inst4|in_adress [2] & (\b2v_inst4|in_adress [7] # \b2v_inst9|LCR_COM1 [7])

	.dataa(\b2v_inst4|in_adress [7]),
	.datab(\b2v_inst9|LCR_COM1 [7]),
	.datac(\b2v_inst4|in_adress [1]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector26~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector26~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector26~0 .lut_mask = "000e";
defparam \b2v_inst9|Selector26~0 .operation_mode = "normal";
defparam \b2v_inst9|Selector26~0 .output_mode = "comb_only";
defparam \b2v_inst9|Selector26~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K18
flex10ke_lcell \b2v_inst9|DLM_COM1[1] (
// Equation(s):
// \b2v_inst9|DLM_COM1 [1] = DFFEA(\b2v_inst4|Mux6~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~1_combout , , )

	.dataa(\b2v_inst9|always36~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux6~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLM_COM1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLM_COM1[1] .clock_enable_mode = "true";
defparam \b2v_inst9|DLM_COM1[1] .lut_mask = "ff00";
defparam \b2v_inst9|DLM_COM1[1] .operation_mode = "normal";
defparam \b2v_inst9|DLM_COM1[1] .output_mode = "reg_only";
defparam \b2v_inst9|DLM_COM1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K18
flex10ke_lcell \b2v_inst9|DLL_COM1[1] (
// Equation(s):
// \b2v_inst9|DLL_COM1 [1] = DFFEA(\b2v_inst4|Mux6~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~0_combout , , )

	.dataa(\b2v_inst9|always36~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux6~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLL_COM1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLL_COM1[1] .clock_enable_mode = "true";
defparam \b2v_inst9|DLL_COM1[1] .lut_mask = "ff00";
defparam \b2v_inst9|DLL_COM1[1] .operation_mode = "normal";
defparam \b2v_inst9|DLL_COM1[1] .output_mode = "reg_only";
defparam \b2v_inst9|DLL_COM1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K18
flex10ke_lcell \b2v_inst8|out_addr_data_reg~50 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~50_combout  = \b2v_inst8|out_addr_data_reg~49_combout  & (\b2v_inst4|in_adress [0] & \b2v_inst9|DLM_COM1 [1] # !\b2v_inst4|in_adress [0] & (\b2v_inst9|DLL_COM1 [1]))

	.dataa(\b2v_inst8|out_addr_data_reg~49_combout ),
	.datab(\b2v_inst9|DLM_COM1 [1]),
	.datac(\b2v_inst9|DLL_COM1 [1]),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~50_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~50 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~50 .lut_mask = "88a0";
defparam \b2v_inst8|out_addr_data_reg~50 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~50 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~50 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K48
flex10ke_lcell \b2v_inst9|IIR_COM1[1] (
// Equation(s):
// \b2v_inst9|IIR_COM1 [1] = DFFEA(\b2v_inst9|interrupt_condition~12_combout  # \b2v_inst9|interrupt_condition~8_combout  & !\b2v_inst9|interrupt_condition~9_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|IIR_COM1[1]~26_combout , , )

	.dataa(\b2v_inst9|IIR_COM1[1]~26_combout ),
	.datab(\b2v_inst9|interrupt_condition~8_combout ),
	.datac(\b2v_inst9|interrupt_condition~12_combout ),
	.datad(\b2v_inst9|interrupt_condition~9_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|IIR_COM1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IIR_COM1[1] .clock_enable_mode = "true";
defparam \b2v_inst9|IIR_COM1[1] .lut_mask = "f0fc";
defparam \b2v_inst9|IIR_COM1[1] .operation_mode = "normal";
defparam \b2v_inst9|IIR_COM1[1] .output_mode = "reg_only";
defparam \b2v_inst9|IIR_COM1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M27
flex10ke_lcell \b2v_inst8|out_addr_data_reg~55 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~55_combout  = \b2v_inst4|in_adress [2] & (\b2v_inst4|in_adress [5] & \b2v_inst4|in_adress [3] & \b2v_inst4|in_adress [4] # !\b2v_inst4|in_adress [5] & !\b2v_inst4|in_adress [3] & !\b2v_inst4|in_adress [4])

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|in_adress [5]),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~55_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~55 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~55 .lut_mask = "8002";
defparam \b2v_inst8|out_addr_data_reg~55 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~55 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~55 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M20
flex10ke_lcell \b2v_inst4|COMMAND_STATUS_DEVICE1[1] (
// Equation(s):
// \b2v_inst4|COMMAND_STATUS_DEVICE1 [1] = DFFEA(\ad[1]~30  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[1]~30 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|COMMAND_STATUS_DEVICE1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[1] .clock_enable_mode = "true";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[1] .lut_mask = "fff0";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[1] .operation_mode = "normal";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[1] .output_mode = "reg_only";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M22
flex10ke_lcell \b2v_inst4|Selector29~0 (
// Equation(s):
// \b2v_inst4|Selector29~0_combout  = \b2v_inst4|in_adress [4] & \b2v_inst4|in_adress [5] & \b2v_inst4|in_adress [2] & \b2v_inst4|in_adress [3]

	.dataa(\b2v_inst4|in_adress [4]),
	.datab(\b2v_inst4|in_adress [5]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector29~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector29~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector29~0 .lut_mask = "8000";
defparam \b2v_inst4|Selector29~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector29~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector29~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K48
flex10ke_lcell \b2v_inst9|IIR_COM1[3] (
// Equation(s):
// \b2v_inst9|IIR_COM1 [3] = DFFEA(!\b2v_inst9|IIR_COM1~22_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|IIR_COM1[1]~26_combout , , )

	.dataa(\b2v_inst9|IIR_COM1[1]~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|IIR_COM1~22_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|IIR_COM1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IIR_COM1[3] .clock_enable_mode = "true";
defparam \b2v_inst9|IIR_COM1[3] .lut_mask = "00ff";
defparam \b2v_inst9|IIR_COM1[3] .operation_mode = "normal";
defparam \b2v_inst9|IIR_COM1[3] .output_mode = "reg_only";
defparam \b2v_inst9|IIR_COM1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P29
flex10ke_lcell \b2v_inst9|IER_COM1[4] (
// Equation(s):
// \b2v_inst9|IER_COM1 [4] = DFFEA(\b2v_inst4|Mux3~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~2_combout , , )

	.dataa(\b2v_inst9|always36~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux3~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|IER_COM1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IER_COM1[4] .clock_enable_mode = "true";
defparam \b2v_inst9|IER_COM1[4] .lut_mask = "ff00";
defparam \b2v_inst9|IER_COM1[4] .operation_mode = "normal";
defparam \b2v_inst9|IER_COM1[4] .output_mode = "reg_only";
defparam \b2v_inst9|IER_COM1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S44
flex10ke_lcell \b2v_inst9|RBR_COM1[4] (
// Equation(s):
// \b2v_inst9|RBR_COM1 [4] = DFFEA(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~174_combout  & (!\b2v_inst9|FIFO_RX_COM1~176_combout ) # !\b2v_inst9|FIFO_RX_COM1~174_combout  & 
// !\b2v_inst9|FIFO_RX_COM1~169_combout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (!\b2v_inst9|FIFO_RX_COM1~174_combout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|FIFO_RX_COM1~169_combout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datac(\b2v_inst9|FIFO_RX_COM1~174_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~176_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RBR_COM1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RBR_COM1[4] .clock_enable_mode = "false";
defparam \b2v_inst9|RBR_COM1[4] .lut_mask = "07c7";
defparam \b2v_inst9|RBR_COM1[4] .operation_mode = "normal";
defparam \b2v_inst9|RBR_COM1[4] .output_mode = "reg_only";
defparam \b2v_inst9|RBR_COM1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K51
flex10ke_lcell \b2v_inst8|out_addr_data_reg~68 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~68_combout  = !\b2v_inst9|always7~0_combout  & (\b2v_inst4|in_adress [0] & \b2v_inst9|IER_COM1 [4] # !\b2v_inst4|in_adress [0] & (!\b2v_inst9|RBR_COM1 [4]))

	.dataa(\b2v_inst9|IER_COM1 [4]),
	.datab(\b2v_inst4|in_adress [0]),
	.datac(\b2v_inst9|RBR_COM1 [4]),
	.datad(\b2v_inst9|always7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~68_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~68 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~68 .lut_mask = "008b";
defparam \b2v_inst8|out_addr_data_reg~68 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~68 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~68 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I29
flex10ke_lcell \b2v_inst1|PCR_LPT1[4] (
// Equation(s):
// \b2v_inst1|PCR_LPT1 [4] = DFFEA(\b2v_inst4|Mux3~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~0_combout , , )

	.dataa(\b2v_inst1|always4~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux3~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PCR_LPT1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PCR_LPT1[4] .clock_enable_mode = "true";
defparam \b2v_inst1|PCR_LPT1[4] .lut_mask = "ff00";
defparam \b2v_inst1|PCR_LPT1[4] .operation_mode = "normal";
defparam \b2v_inst1|PCR_LPT1[4] .output_mode = "reg_only";
defparam \b2v_inst1|PCR_LPT1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K39
flex10ke_lcell \b2v_inst9|DLM_COM1[5] (
// Equation(s):
// \b2v_inst9|DLM_COM1 [5] = DFFEA(\b2v_inst4|Mux2~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~1_combout , , )

	.dataa(\b2v_inst9|always36~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux2~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLM_COM1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLM_COM1[5] .clock_enable_mode = "true";
defparam \b2v_inst9|DLM_COM1[5] .lut_mask = "ff00";
defparam \b2v_inst9|DLM_COM1[5] .operation_mode = "normal";
defparam \b2v_inst9|DLM_COM1[5] .output_mode = "reg_only";
defparam \b2v_inst9|DLM_COM1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P41
flex10ke_lcell \b2v_inst9|Selector26~1 (
// Equation(s):
// \b2v_inst9|Selector26~1_combout  = \b2v_inst9|Selector26~0_combout  & (\b2v_inst4|in_adress [0] & \b2v_inst9|DLM_COM1 [5] # !\b2v_inst4|in_adress [0] & (!\b2v_inst9|DLL_COM1 [5]))

	.dataa(\b2v_inst9|Selector26~0_combout ),
	.datab(\b2v_inst9|DLM_COM1 [5]),
	.datac(\b2v_inst4|in_adress [0]),
	.datad(\b2v_inst9|DLL_COM1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector26~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector26~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector26~1 .lut_mask = "808a";
defparam \b2v_inst9|Selector26~1 .operation_mode = "normal";
defparam \b2v_inst9|Selector26~1 .output_mode = "comb_only";
defparam \b2v_inst9|Selector26~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P41
flex10ke_lcell \b2v_inst9|Selector26~2 (
// Equation(s):
// \b2v_inst9|Selector26~2_combout  = \b2v_inst4|in_adress [1] & (\b2v_inst4|in_adress [2] & (!\b2v_inst4|in_adress [0]) # !\b2v_inst4|in_adress [2] & \b2v_inst9|LCR_COM1 [5] & \b2v_inst4|in_adress [0])

	.dataa(\b2v_inst4|in_adress [1]),
	.datab(\b2v_inst9|LCR_COM1 [5]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector26~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector26~2 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector26~2 .lut_mask = "08a0";
defparam \b2v_inst9|Selector26~2 .operation_mode = "normal";
defparam \b2v_inst9|Selector26~2 .output_mode = "comb_only";
defparam \b2v_inst9|Selector26~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P29
flex10ke_lcell \b2v_inst9|IER_COM1[5] (
// Equation(s):
// \b2v_inst9|IER_COM1 [5] = DFFEA(\b2v_inst4|Mux2~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~2_combout , , )

	.dataa(\b2v_inst9|always36~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux2~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|IER_COM1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IER_COM1[5] .clock_enable_mode = "true";
defparam \b2v_inst9|IER_COM1[5] .lut_mask = "ff00";
defparam \b2v_inst9|IER_COM1[5] .operation_mode = "normal";
defparam \b2v_inst9|IER_COM1[5] .output_mode = "reg_only";
defparam \b2v_inst9|IER_COM1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K34
flex10ke_lcell \b2v_inst9|MCR_COM1[5] (
// Equation(s):
// \b2v_inst9|MCR_COM1 [5] = DFFEA(\b2v_inst4|Mux2~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~4_combout , , )

	.dataa(\b2v_inst9|always36~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux2~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|MCR_COM1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|MCR_COM1[5] .clock_enable_mode = "true";
defparam \b2v_inst9|MCR_COM1[5] .lut_mask = "ff00";
defparam \b2v_inst9|MCR_COM1[5] .operation_mode = "normal";
defparam \b2v_inst9|MCR_COM1[5] .output_mode = "reg_only";
defparam \b2v_inst9|MCR_COM1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P41
flex10ke_lcell \b2v_inst9|RBR_COM1[5] (
// Equation(s):
// \b2v_inst9|RBR_COM1 [5] = DFFEA(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~184_combout  & (!\b2v_inst9|FIFO_RX_COM1~186_combout ) # !\b2v_inst9|FIFO_RX_COM1~184_combout  & 
// !\b2v_inst9|FIFO_RX_COM1~179_combout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (!\b2v_inst9|FIFO_RX_COM1~184_combout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|FIFO_RX_COM1~179_combout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1~184_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~186_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RBR_COM1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RBR_COM1[5] .clock_enable_mode = "false";
defparam \b2v_inst9|RBR_COM1[5] .lut_mask = "07c7";
defparam \b2v_inst9|RBR_COM1[5] .operation_mode = "normal";
defparam \b2v_inst9|RBR_COM1[5] .output_mode = "reg_only";
defparam \b2v_inst9|RBR_COM1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P41
flex10ke_lcell \b2v_inst9|Selector26~3 (
// Equation(s):
// \b2v_inst9|Selector26~3_combout  = \b2v_inst4|in_adress [0] & (\b2v_inst4|in_adress [2]) # !\b2v_inst4|in_adress [0] & (\b2v_inst4|in_adress [2] & \b2v_inst9|MCR_COM1 [5] # !\b2v_inst4|in_adress [2] & (!\b2v_inst9|RBR_COM1 [5]))

	.dataa(\b2v_inst4|in_adress [0]),
	.datab(\b2v_inst9|MCR_COM1 [5]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst9|RBR_COM1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector26~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector26~3 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector26~3 .lut_mask = "e0e5";
defparam \b2v_inst9|Selector26~3 .operation_mode = "normal";
defparam \b2v_inst9|Selector26~3 .output_mode = "comb_only";
defparam \b2v_inst9|Selector26~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I28
flex10ke_lcell \b2v_inst9|LSR_COM1[5] (
// Equation(s):
// \b2v_inst9|LSR_COM1 [5] = DFFEA(!\b2v_inst9|FIFO_TX_COM1_empty~regout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|FIFO_TX_COM1_empty~regout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LSR_COM1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LSR_COM1[5] .clock_enable_mode = "false";
defparam \b2v_inst9|LSR_COM1[5] .lut_mask = "00ff";
defparam \b2v_inst9|LSR_COM1[5] .operation_mode = "normal";
defparam \b2v_inst9|LSR_COM1[5] .output_mode = "reg_only";
defparam \b2v_inst9|LSR_COM1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P41
flex10ke_lcell \b2v_inst9|Selector26~4 (
// Equation(s):
// \b2v_inst9|Selector26~4_combout  = \b2v_inst4|in_adress [0] & (\b2v_inst9|Selector26~3_combout  & (!\b2v_inst9|LSR_COM1 [5]) # !\b2v_inst9|Selector26~3_combout  & \b2v_inst9|IER_COM1 [5]) # !\b2v_inst4|in_adress [0] & (\b2v_inst9|Selector26~3_combout )

	.dataa(\b2v_inst9|IER_COM1 [5]),
	.datab(\b2v_inst4|in_adress [0]),
	.datac(\b2v_inst9|Selector26~3_combout ),
	.datad(\b2v_inst9|LSR_COM1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector26~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector26~4 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector26~4 .lut_mask = "38f8";
defparam \b2v_inst9|Selector26~4 .operation_mode = "normal";
defparam \b2v_inst9|Selector26~4 .output_mode = "comb_only";
defparam \b2v_inst9|Selector26~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P41
flex10ke_lcell \b2v_inst9|Selector26~5 (
// Equation(s):
// \b2v_inst9|Selector26~5_combout  = \b2v_inst9|Selector26~4_combout  & !\b2v_inst4|in_adress [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Selector26~4_combout ),
	.datad(\b2v_inst4|in_adress [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector26~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector26~5 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector26~5 .lut_mask = "00f0";
defparam \b2v_inst9|Selector26~5 .operation_mode = "normal";
defparam \b2v_inst9|Selector26~5 .output_mode = "comb_only";
defparam \b2v_inst9|Selector26~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P41
flex10ke_lcell \b2v_inst9|Selector26~6 (
// Equation(s):
// \b2v_inst9|Selector26~6_combout  = \b2v_inst9|Selector26~1_combout  # !\b2v_inst9|always7~0_combout  & (\b2v_inst9|Selector26~2_combout  # \b2v_inst9|Selector26~5_combout )

	.dataa(\b2v_inst9|Selector26~1_combout ),
	.datab(\b2v_inst9|Selector26~2_combout ),
	.datac(\b2v_inst9|Selector26~5_combout ),
	.datad(\b2v_inst9|always7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector26~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector26~6 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector26~6 .lut_mask = "aafe";
defparam \b2v_inst9|Selector26~6 .operation_mode = "normal";
defparam \b2v_inst9|Selector26~6 .output_mode = "comb_only";
defparam \b2v_inst9|Selector26~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M42
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[5] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [5] = DFFEA(\ad[5]~26  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[5]~26 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[5] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[5] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[5] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[5] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P16
flex10ke_lcell \b2v_inst4|Selector25~1 (
// Equation(s):
// \b2v_inst4|Selector25~1_combout  = \b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [6] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [6])

	.dataa(vcc),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [6]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [6]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector25~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector25~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector25~1 .lut_mask = "ccf0";
defparam \b2v_inst4|Selector25~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector25~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector25~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P16
flex10ke_lcell \b2v_inst4|Selector25~2 (
// Equation(s):
// \b2v_inst4|Selector25~2_combout  = \b2v_inst4|in_adress [4] & \b2v_inst4|Equal22~0_combout  & \b2v_inst4|Selector25~1_combout 

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|Equal22~0_combout ),
	.datad(\b2v_inst4|Selector25~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector25~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector25~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector25~2 .lut_mask = "c000";
defparam \b2v_inst4|Selector25~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector25~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector25~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P14
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[6] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [6] = DFFEA(\ad[6]~25  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[6]~25 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[6] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[6] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[6] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[6] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P14
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[6] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [6] = DFFEA(\ad[6]~25  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[6]~25 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[6] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[6] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[6] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[6] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P14
flex10ke_lcell \b2v_inst4|Selector25~3 (
// Equation(s):
// \b2v_inst4|Selector25~3_combout  = \b2v_inst4|in_adress [8] & (\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [6] # !\b2v_inst4|in_adress [4]) # !\b2v_inst4|in_adress [8] & (\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [6] & \b2v_inst4|in_adress [4])

	.dataa(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [6]),
	.datab(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [6]),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector25~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector25~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector25~3 .lut_mask = "acf0";
defparam \b2v_inst4|Selector25~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector25~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector25~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P16
flex10ke_lcell \b2v_inst4|Selector25~4 (
// Equation(s):
// \b2v_inst4|Selector25~4_combout  = \b2v_inst4|Selector25~2_combout  # \b2v_inst4|Equal16~0_combout  & \b2v_inst4|Selector25~3_combout 

	.dataa(vcc),
	.datab(\b2v_inst4|Selector25~2_combout ),
	.datac(\b2v_inst4|Equal16~0_combout ),
	.datad(\b2v_inst4|Selector25~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector25~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector25~4 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector25~4 .lut_mask = "fccc";
defparam \b2v_inst4|Selector25~4 .operation_mode = "normal";
defparam \b2v_inst4|Selector25~4 .output_mode = "comb_only";
defparam \b2v_inst4|Selector25~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K15
flex10ke_lcell \b2v_inst9|LSR_COM1[7] (
// Equation(s):
// \b2v_inst9|LSR_COM1 [7] = DFFEA(!\b2v_inst9|FIFO_RX_COM1_empty~regout  & (\b2v_inst9|parity_error [0] # \b2v_inst9|framing_error [0]), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|parity_error [0]),
	.datac(\b2v_inst9|framing_error [0]),
	.datad(\b2v_inst9|FIFO_RX_COM1_empty~regout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LSR_COM1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LSR_COM1[7] .clock_enable_mode = "false";
defparam \b2v_inst9|LSR_COM1[7] .lut_mask = "00fc";
defparam \b2v_inst9|LSR_COM1[7] .operation_mode = "normal";
defparam \b2v_inst9|LSR_COM1[7] .output_mode = "reg_only";
defparam \b2v_inst9|LSR_COM1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P14
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[7] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [7] = DFFEA(\ad[7]~24  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[7]~24 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[7] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[7] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[7] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[7] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P14
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[7] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [7] = DFFEA(\ad[7]~24  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[7]~24 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[7] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[7] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[7] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[7] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M45
flex10ke_lcell \b2v_inst4|Selector23~0 (
// Equation(s):
// \b2v_inst4|Selector23~0_combout  = !\b2v_inst4|in_adress [3] & (\b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [8] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [8]))

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [8]),
	.datab(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [8]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector23~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector23~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector23~0 .lut_mask = "00ac";
defparam \b2v_inst4|Selector23~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector23~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector23~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M47
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[13] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [13] = DFFEA(\ad[13]~18  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[13]~18 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [13]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[13] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[13] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[13] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[13] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M14
flex10ke_lcell \b2v_inst4|Selector18~0 (
// Equation(s):
// \b2v_inst4|Selector18~0_combout  = \b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [13] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [13])

	.dataa(vcc),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [13]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [13]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector18~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector18~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector18~0 .lut_mask = "ccf0";
defparam \b2v_inst4|Selector18~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector18~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector18~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M24
flex10ke_lcell \b2v_inst4|Selector14~1 (
// Equation(s):
// \b2v_inst4|Selector14~1_combout  = \b2v_inst4|in_adress [5] & \b2v_inst4|in_adress [2] & \b2v_inst4|in_adress [3] # !\b2v_inst4|in_adress [5] & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [3]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [5]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector14~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector14~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector14~1 .lut_mask = "c003";
defparam \b2v_inst4|Selector14~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector14~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector14~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M31
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[17] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [17] = DFFEA(\ad[17]~14  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[17]~14 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [17]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[17] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[17] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[17] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[17] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[17] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M41
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[19] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [19] = DFFEA(\ad[19]~12  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[19]~12 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [19]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[19] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[19] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[19] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[19] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[19] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_A32
flex10ke_lcell \b2v_inst4|COMMAND_STATUS_DEVICE1[19] (
// Equation(s):
// \b2v_inst4|COMMAND_STATUS_DEVICE1 [19] = DFFEA(\ad[19]~12  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[19]~12 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|COMMAND_STATUS_DEVICE1 [19]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[19] .clock_enable_mode = "true";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[19] .lut_mask = "fff0";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[19] .operation_mode = "normal";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[19] .output_mode = "reg_only";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[19] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_A32
flex10ke_lcell \b2v_inst4|Selector12~0 (
// Equation(s):
// \b2v_inst4|Selector12~0_combout  = \b2v_inst4|in_adress [4] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [19] # !\b2v_inst4|in_adress [4] & (\b2v_inst4|COMMAND_STATUS_DEVICE1 [19])

	.dataa(vcc),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [19]),
	.datac(\b2v_inst4|COMMAND_STATUS_DEVICE1 [19]),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector12~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector12~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector12~0 .lut_mask = "ccf0";
defparam \b2v_inst4|Selector12~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector12~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector12~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_A32
flex10ke_lcell \b2v_inst4|COMMAND_STATUS_DEVICE0[19] (
// Equation(s):
// \b2v_inst4|COMMAND_STATUS_DEVICE0 [19] = DFFEA(\ad[19]~12  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[19]~12 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|COMMAND_STATUS_DEVICE0 [19]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[19] .clock_enable_mode = "true";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[19] .lut_mask = "fff0";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[19] .operation_mode = "normal";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[19] .output_mode = "reg_only";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[19] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M29
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[20] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [20] = DFFEA(\ad[20]~11  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[20]~11 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [20]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[20] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[20] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[20] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[20] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[20] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M41
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[22] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [22] = DFFEA(\ad[22]~9  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[22]~9 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [22]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[22] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[22] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[22] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[22] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[22] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M23
flex10ke_lcell \b2v_inst8|out_addr_data_reg~110 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~110_combout  = \b2v_inst4|Equal33~1_combout  & (\b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [23] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [23]))

	.dataa(\b2v_inst4|Equal33~1_combout ),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [23]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [23]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~110_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~110 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~110 .lut_mask = "88a0";
defparam \b2v_inst8|out_addr_data_reg~110 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~110 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~110 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P11
flex10ke_lcell \b2v_inst4|COMMAND_STATUS_DEVICE0[23] (
// Equation(s):
// \b2v_inst4|COMMAND_STATUS_DEVICE0 [23] = DFFEA(\ad[23]~8  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[23]~8 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|COMMAND_STATUS_DEVICE0 [23]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[23] .clock_enable_mode = "true";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[23] .lut_mask = "fff0";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[23] .operation_mode = "normal";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[23] .output_mode = "reg_only";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[23] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P11
flex10ke_lcell \b2v_inst8|out_addr_data_reg~111 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~111_combout  = \b2v_inst8|out_addr_data_reg~110_combout  # \b2v_inst4|Equal5~0_combout  & (\b2v_inst4|COMMAND_STATUS_DEVICE0 [23] # !\b2v_inst4|in_adress [2])

	.dataa(\b2v_inst8|out_addr_data_reg~110_combout ),
	.datab(\b2v_inst4|Equal5~0_combout ),
	.datac(\b2v_inst4|COMMAND_STATUS_DEVICE0 [23]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~111_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~111 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~111 .lut_mask = "eaee";
defparam \b2v_inst8|out_addr_data_reg~111 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~111 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~111 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_J31
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[24] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [24] = DFFEA(\ad[24]~7  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[24]~7 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [24]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[24] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[24] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[24] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[24] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[24] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M36
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[24] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [24] = DFFEA(\ad[24]~7  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[24]~7 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [24]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[24] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[24] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[24] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[24] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[24] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_J31
flex10ke_lcell \b2v_inst4|Selector7~0 (
// Equation(s):
// \b2v_inst4|Selector7~0_combout  = \b2v_inst8|out_addr_data_reg~116_combout  & (\b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [24] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [24]))

	.dataa(\b2v_inst8|out_addr_data_reg~116_combout ),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [24]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [24]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector7~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector7~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector7~0 .lut_mask = "88a0";
defparam \b2v_inst4|Selector7~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector7~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector7~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P6
flex10ke_lcell \b2v_inst4|Selector7~1 (
// Equation(s):
// \b2v_inst4|Selector7~1_combout  = \b2v_inst4|Equal21~0_combout  & (\b2v_inst4|Selector7~0_combout  # \b2v_inst4|Equal7~0_combout  & !\b2v_inst4|in_adress [4])

	.dataa(\b2v_inst4|Equal21~0_combout ),
	.datab(\b2v_inst4|Selector7~0_combout ),
	.datac(\b2v_inst4|Equal7~0_combout ),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector7~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector7~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector7~1 .lut_mask = "88a8";
defparam \b2v_inst4|Selector7~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector7~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector7~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_J47
flex10ke_lcell \b2v_inst4|COMMAND_STATUS_DEVICE1[25] (
// Equation(s):
// \b2v_inst4|COMMAND_STATUS_DEVICE1 [25] = DFFEA(\ad[25]~6  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[25]~6 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|COMMAND_STATUS_DEVICE1 [25]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[25] .clock_enable_mode = "true";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[25] .lut_mask = "fff0";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[25] .operation_mode = "normal";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[25] .output_mode = "reg_only";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[25] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_J47
flex10ke_lcell \b2v_inst4|Selector6~0 (
// Equation(s):
// \b2v_inst4|Selector6~0_combout  = \b2v_inst4|in_adress [2] & \b2v_inst4|COMMAND_STATUS_DEVICE1 [25] & !\b2v_inst4|in_adress [5]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [2]),
	.datac(\b2v_inst4|COMMAND_STATUS_DEVICE1 [25]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector6~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector6~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector6~0 .lut_mask = "00c0";
defparam \b2v_inst4|Selector6~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector6~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector6~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_J31
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[25] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [25] = DFFEA(\ad[25]~6  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[25]~6 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [25]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[25] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[25] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[25] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[25] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[25] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M2
flex10ke_lcell \b2v_inst4|Selector4~1 (
// Equation(s):
// \b2v_inst4|Selector4~1_combout  = \b2v_inst4|Selector5~2_combout  & (\b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [27] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [27]))

	.dataa(\b2v_inst4|Selector5~2_combout ),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [27]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [27]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector4~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector4~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector4~1 .lut_mask = "88a0";
defparam \b2v_inst4|Selector4~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector4~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector4~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M14
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[28] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [28] = DFFEA(\ad[28]~3  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[28]~3 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [28]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[28] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[28] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[28] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[28] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[28] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P12
flex10ke_lcell \b2v_inst4|Selector3~0 (
// Equation(s):
// \b2v_inst4|Selector3~0_combout  = \b2v_inst4|Equal29~0_combout  & (\b2v_inst4|Equal8~0_combout  # \b2v_inst4|Equal9~0_combout  & \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [28])

	.dataa(\b2v_inst4|Equal29~0_combout ),
	.datab(\b2v_inst4|Equal8~0_combout ),
	.datac(\b2v_inst4|Equal9~0_combout ),
	.datad(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [28]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector3~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector3~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector3~0 .lut_mask = "a888";
defparam \b2v_inst4|Selector3~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector3~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector3~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M17
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[28] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [28] = DFFEA(\ad[28]~3  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[28]~3 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [28]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[28] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[28] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[28] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[28] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[28] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P8
flex10ke_lcell \b2v_inst4|Selector3~1 (
// Equation(s):
// \b2v_inst4|Selector3~1_combout  = !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [28] & \b2v_inst4|in_adress [8] # !\b2v_inst4|in_adress [4])

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [28]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector3~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector3~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector3~1 .lut_mask = "008f";
defparam \b2v_inst4|Selector3~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector3~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector3~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M18
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[30] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [30] = DFFEA(\ad[30]~1  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[30]~1 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [30]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[30] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[30] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[30] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[30] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[30] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M37
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[30] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [30] = DFFEA(\ad[30]~1  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[30]~1 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [30]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[30] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[30] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[30] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[30] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[30] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_V29
flex10ke_lcell \b2v_inst9|TSR_COM1~17 (
// Equation(s):
// \b2v_inst9|TSR_COM1~17_combout  = \b2v_inst9|TSR_COM1 [7] # \b2v_inst9|always24~1_combout  & \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5]~dataout  & !\b2v_inst9|TSR_COM1~16_combout 

	.dataa(\b2v_inst9|TSR_COM1 [7]),
	.datab(\b2v_inst9|always24~1_combout ),
	.datac(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5]~dataout ),
	.datad(\b2v_inst9|TSR_COM1~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|TSR_COM1~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1~17 .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1~17 .lut_mask = "aaea";
defparam \b2v_inst9|TSR_COM1~17 .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1~17 .output_mode = "comb_only";
defparam \b2v_inst9|TSR_COM1~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I34
flex10ke_lcell \b2v_inst9|RSR_COM1~13 (
// Equation(s):
// \b2v_inst9|RSR_COM1~13_combout  = \b2v_inst9|LCR_COM1 [3] & \b2v_inst9|LCR_COM1 [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|LCR_COM1 [3]),
	.datad(\b2v_inst9|LCR_COM1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|RSR_COM1~13_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1~13 .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1~13 .lut_mask = "f000";
defparam \b2v_inst9|RSR_COM1~13 .operation_mode = "normal";
defparam \b2v_inst9|RSR_COM1~13 .output_mode = "comb_only";
defparam \b2v_inst9|RSR_COM1~13 .packed_mode = "false";
// synopsys translate_on

// atom is at EC11_I
flex10ke_ram_slice \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] (
	.datain(\b2v_inst4|Mux1~3_combout ),
	.clk0(\clk~dataout ),
	.clk1(\clk~dataout ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(!\reset~dataout ),
	.we(\b2v_inst9|always35~0_combout ),
	.re(vcc),
	.waddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0]}),
	.raddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.modesel(16'b0011001100000101),
	.dataout(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6]~dataout ));
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .address_width = 4;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .bit_number = 6;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .data_in_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .data_in_clock = "clock0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .data_out_clear = "clear0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .data_out_clock = "clock1";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .first_address = 0;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .init_file = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .last_address = 15;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .logical_ram_depth = 16;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .logical_ram_name = "COM_controller_16C550:b2v_inst9|altdpram:FIFO_TX_COM1_rtl_7|content";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .logical_ram_width = 8;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .operation_mode = "dual_port";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .read_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .read_address_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .read_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .read_enable_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .write_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .write_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6] .write_logic_clock = "clock0";
// synopsys translate_on

// atom is at LC2_O43
flex10ke_lcell \b2v_inst9|WideXor7 (
// Equation(s):
// \b2v_inst9|WideXor7~combout  = \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7]~dataout  $ \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6]~dataout  $ \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5]~dataout  $ \b2v_inst9|WideXor7~1_combout 

	.dataa(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7]~dataout ),
	.datab(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6]~dataout ),
	.datac(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5]~dataout ),
	.datad(\b2v_inst9|WideXor7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|WideXor7~combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|WideXor7 .clock_enable_mode = "false";
defparam \b2v_inst9|WideXor7 .lut_mask = "6996";
defparam \b2v_inst9|WideXor7 .operation_mode = "normal";
defparam \b2v_inst9|WideXor7 .output_mode = "comb_only";
defparam \b2v_inst9|WideXor7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_O43
flex10ke_lcell \b2v_inst9|WideXor7~2 (
// Equation(s):
// \b2v_inst9|WideXor7~2_combout  = \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6]~dataout  $ \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5]~dataout  $ \b2v_inst9|WideXor7~1_combout 

	.dataa(vcc),
	.datab(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6]~dataout ),
	.datac(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5]~dataout ),
	.datad(\b2v_inst9|WideXor7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|WideXor7~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|WideXor7~2 .clock_enable_mode = "false";
defparam \b2v_inst9|WideXor7~2 .lut_mask = "c33c";
defparam \b2v_inst9|WideXor7~2 .operation_mode = "normal";
defparam \b2v_inst9|WideXor7~2 .output_mode = "comb_only";
defparam \b2v_inst9|WideXor7~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K28
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[8] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [8] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [8] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [8]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [8]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[8] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[8] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[8] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[8] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K28
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[9] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [9] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [9] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [9]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [9]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[9] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[9] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[9] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[9] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K28
flex10ke_lcell \b2v_inst9|Equal16~17 (
// Equation(s):
// \b2v_inst9|Equal16~35  = \b2v_inst9|DLM_COM1 [1] & \b2v_inst9|bauddiv_counter_TX [9] & (\b2v_inst9|DLM_COM1 [0] $ !\b2v_inst9|bauddiv_counter_TX [8]) # !\b2v_inst9|DLM_COM1 [1] & !\b2v_inst9|bauddiv_counter_TX [9] & (\b2v_inst9|DLM_COM1 [0] $ 
// !\b2v_inst9|bauddiv_counter_TX [8])

	.dataa(\b2v_inst9|DLM_COM1 [1]),
	.datab(\b2v_inst9|DLM_COM1 [0]),
	.datac(\b2v_inst9|bauddiv_counter_TX [8]),
	.datad(\b2v_inst9|bauddiv_counter_TX [9]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal16~17_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Equal16~35 ));
// synopsys translate_off
defparam \b2v_inst9|Equal16~17 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal16~17 .lut_mask = "8241";
defparam \b2v_inst9|Equal16~17 .operation_mode = "normal";
defparam \b2v_inst9|Equal16~17 .output_mode = "none";
defparam \b2v_inst9|Equal16~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K28
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[1] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [1] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [1] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [1]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[1] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[1] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[1] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[1] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K28
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[4] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [4] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [4] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [4]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[4] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[4] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[4] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[4] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K28
flex10ke_lcell \b2v_inst9|Equal16~25 (
// Equation(s):
// \b2v_inst9|Equal16~25_combout  = (\b2v_inst9|DLL_COM1 [4] & \b2v_inst9|bauddiv_counter_TX [4] & (\b2v_inst9|DLL_COM1 [1] $ !\b2v_inst9|bauddiv_counter_TX [1]) # !\b2v_inst9|DLL_COM1 [4] & !\b2v_inst9|bauddiv_counter_TX [4] & (\b2v_inst9|DLL_COM1 [1] $ 
// !\b2v_inst9|bauddiv_counter_TX [1])) & CASCADE(\b2v_inst9|Equal16~35 )

	.dataa(\b2v_inst9|DLL_COM1 [4]),
	.datab(\b2v_inst9|DLL_COM1 [1]),
	.datac(\b2v_inst9|bauddiv_counter_TX [1]),
	.datad(\b2v_inst9|bauddiv_counter_TX [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Equal16~35 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal16~25_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal16~25 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal16~25 .lut_mask = "8241";
defparam \b2v_inst9|Equal16~25 .operation_mode = "normal";
defparam \b2v_inst9|Equal16~25 .output_mode = "comb_only";
defparam \b2v_inst9|Equal16~25 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K28
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[10] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [10] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [10] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [10]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [10]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[10] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[10] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[10] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[10] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K27
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[11] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [11] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [11] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [11]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [11]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[11] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[11] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[11] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[11] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K27
flex10ke_lcell \b2v_inst9|Equal16~19 (
// Equation(s):
// \b2v_inst9|Equal16~38  = \b2v_inst9|DLM_COM1 [3] & \b2v_inst9|bauddiv_counter_TX [11] & (\b2v_inst9|DLM_COM1 [2] $ !\b2v_inst9|bauddiv_counter_TX [10]) # !\b2v_inst9|DLM_COM1 [3] & !\b2v_inst9|bauddiv_counter_TX [11] & (\b2v_inst9|DLM_COM1 [2] $ 
// !\b2v_inst9|bauddiv_counter_TX [10])

	.dataa(\b2v_inst9|DLM_COM1 [3]),
	.datab(\b2v_inst9|DLM_COM1 [2]),
	.datac(\b2v_inst9|bauddiv_counter_TX [10]),
	.datad(\b2v_inst9|bauddiv_counter_TX [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal16~19_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Equal16~38 ));
// synopsys translate_off
defparam \b2v_inst9|Equal16~19 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal16~19 .lut_mask = "8241";
defparam \b2v_inst9|Equal16~19 .operation_mode = "normal";
defparam \b2v_inst9|Equal16~19 .output_mode = "none";
defparam \b2v_inst9|Equal16~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K29
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[0] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [0] = DFFEA(\b2v_inst9|Equal16~4_combout  # !\b2v_inst9|bauddiv_counter_TX [0], GLOBAL(\baudclk_221184kHz~dataout ), , , , , )
// \b2v_inst9|Add2|adder|result_node|cs_buffer[0]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [0])

	.dataa(\b2v_inst9|bauddiv_counter_TX [0]),
	.datab(\b2v_inst9|Equal16~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [0]),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[0]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[0] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[0] .lut_mask = "ddaa";
defparam \b2v_inst9|bauddiv_counter_TX[0] .operation_mode = "arithmetic";
defparam \b2v_inst9|bauddiv_counter_TX[0] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K30
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[2] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [2] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [2] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [2]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[2] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[2] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[2] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[2] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K27
flex10ke_lcell \b2v_inst9|Equal16~26 (
// Equation(s):
// \b2v_inst9|Equal16~26_combout  = (\b2v_inst9|DLL_COM1 [2] & \b2v_inst9|bauddiv_counter_TX [2] & (\b2v_inst9|DLL_COM1 [0] $ !\b2v_inst9|bauddiv_counter_TX [0]) # !\b2v_inst9|DLL_COM1 [2] & !\b2v_inst9|bauddiv_counter_TX [2] & (\b2v_inst9|DLL_COM1 [0] $ 
// !\b2v_inst9|bauddiv_counter_TX [0])) & CASCADE(\b2v_inst9|Equal16~38 )

	.dataa(\b2v_inst9|DLL_COM1 [2]),
	.datab(\b2v_inst9|DLL_COM1 [0]),
	.datac(\b2v_inst9|bauddiv_counter_TX [0]),
	.datad(\b2v_inst9|bauddiv_counter_TX [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Equal16~38 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal16~26_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal16~26 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal16~26 .lut_mask = "8241";
defparam \b2v_inst9|Equal16~26 .operation_mode = "normal";
defparam \b2v_inst9|Equal16~26 .output_mode = "comb_only";
defparam \b2v_inst9|Equal16~26 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K30
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[3] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [3] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [3] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [3]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[3] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[3] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[3] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[3] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K30
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[15] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [15] = DFFEA(\b2v_inst9|Add2|adder|unreg_res_node [15] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|unreg_res_node [15]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [15]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[15] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[15] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[15] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[15] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K30
flex10ke_lcell \b2v_inst9|Equal16~21 (
// Equation(s):
// \b2v_inst9|Equal16~41  = \b2v_inst9|DLL_COM1 [3] & \b2v_inst9|bauddiv_counter_TX [3] & (\b2v_inst9|DLM_COM1 [7] $ \b2v_inst9|bauddiv_counter_TX [15]) # !\b2v_inst9|DLL_COM1 [3] & !\b2v_inst9|bauddiv_counter_TX [3] & (\b2v_inst9|DLM_COM1 [7] $ 
// \b2v_inst9|bauddiv_counter_TX [15])

	.dataa(\b2v_inst9|DLL_COM1 [3]),
	.datab(\b2v_inst9|bauddiv_counter_TX [3]),
	.datac(\b2v_inst9|DLM_COM1 [7]),
	.datad(\b2v_inst9|bauddiv_counter_TX [15]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal16~21_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Equal16~41 ));
// synopsys translate_off
defparam \b2v_inst9|Equal16~21 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal16~21 .lut_mask = "0990";
defparam \b2v_inst9|Equal16~21 .operation_mode = "normal";
defparam \b2v_inst9|Equal16~21 .output_mode = "none";
defparam \b2v_inst9|Equal16~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K30
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[12] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [12] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [12] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [12]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [12]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[12] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[12] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[12] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[12] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K30
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[5] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [5] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [5] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [5]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[5] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[5] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[5] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[5] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K30
flex10ke_lcell \b2v_inst9|Equal16~27 (
// Equation(s):
// \b2v_inst9|Equal16~27_combout  = (\b2v_inst9|DLM_COM1 [4] & \b2v_inst9|bauddiv_counter_TX [12] & (\b2v_inst9|DLL_COM1 [5] $ \b2v_inst9|bauddiv_counter_TX [5]) # !\b2v_inst9|DLM_COM1 [4] & !\b2v_inst9|bauddiv_counter_TX [12] & (\b2v_inst9|DLL_COM1 [5] $ 
// \b2v_inst9|bauddiv_counter_TX [5])) & CASCADE(\b2v_inst9|Equal16~41 )

	.dataa(\b2v_inst9|DLM_COM1 [4]),
	.datab(\b2v_inst9|bauddiv_counter_TX [12]),
	.datac(\b2v_inst9|DLL_COM1 [5]),
	.datad(\b2v_inst9|bauddiv_counter_TX [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Equal16~41 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal16~27_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal16~27 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal16~27 .lut_mask = "0990";
defparam \b2v_inst9|Equal16~27 .operation_mode = "normal";
defparam \b2v_inst9|Equal16~27 .output_mode = "comb_only";
defparam \b2v_inst9|Equal16~27 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K32
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[14] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [14] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [14] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [14]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [14]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[14] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[14] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[14] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[14] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K32
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[6] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [6] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [6] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [6]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[6] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[6] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[6] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[6] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K32
flex10ke_lcell \b2v_inst9|Equal16~23 (
// Equation(s):
// \b2v_inst9|Equal16~44  = \b2v_inst9|DLM_COM1 [6] & \b2v_inst9|bauddiv_counter_TX [14] & (\b2v_inst9|DLL_COM1 [6] $ \b2v_inst9|bauddiv_counter_TX [6]) # !\b2v_inst9|DLM_COM1 [6] & !\b2v_inst9|bauddiv_counter_TX [14] & (\b2v_inst9|DLL_COM1 [6] $ 
// \b2v_inst9|bauddiv_counter_TX [6])

	.dataa(\b2v_inst9|DLM_COM1 [6]),
	.datab(\b2v_inst9|bauddiv_counter_TX [14]),
	.datac(\b2v_inst9|DLL_COM1 [6]),
	.datad(\b2v_inst9|bauddiv_counter_TX [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal16~23_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Equal16~44 ));
// synopsys translate_off
defparam \b2v_inst9|Equal16~23 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal16~23 .lut_mask = "0990";
defparam \b2v_inst9|Equal16~23 .operation_mode = "normal";
defparam \b2v_inst9|Equal16~23 .output_mode = "none";
defparam \b2v_inst9|Equal16~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K32
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[7] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [7] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [7] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [7]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[7] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[7] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[7] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[7] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K32
flex10ke_lcell \b2v_inst9|bauddiv_counter_TX[13] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_TX [13] = DFFEA(\b2v_inst9|Add2|adder|result_node|cs_buffer [13] & !\b2v_inst9|Equal16~4_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Add2|adder|result_node|cs_buffer [13]),
	.datad(\b2v_inst9|Equal16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_TX [13]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_TX[13] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_TX[13] .lut_mask = "00f0";
defparam \b2v_inst9|bauddiv_counter_TX[13] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_TX[13] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_TX[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K32
flex10ke_lcell \b2v_inst9|Equal16~28 (
// Equation(s):
// \b2v_inst9|Equal16~28_combout  = (\b2v_inst9|DLM_COM1 [5] & \b2v_inst9|bauddiv_counter_TX [13] & (\b2v_inst9|DLL_COM1 [7] $ !\b2v_inst9|bauddiv_counter_TX [7]) # !\b2v_inst9|DLM_COM1 [5] & !\b2v_inst9|bauddiv_counter_TX [13] & (\b2v_inst9|DLL_COM1 [7] $ 
// !\b2v_inst9|bauddiv_counter_TX [7])) & CASCADE(\b2v_inst9|Equal16~44 )

	.dataa(\b2v_inst9|DLM_COM1 [5]),
	.datab(\b2v_inst9|DLL_COM1 [7]),
	.datac(\b2v_inst9|bauddiv_counter_TX [7]),
	.datad(\b2v_inst9|bauddiv_counter_TX [13]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Equal16~44 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal16~28_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal16~28 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal16~28 .lut_mask = "8241";
defparam \b2v_inst9|Equal16~28 .operation_mode = "normal";
defparam \b2v_inst9|Equal16~28 .output_mode = "comb_only";
defparam \b2v_inst9|Equal16~28 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M34
flex10ke_lcell \b2v_inst1|always3~4 (
// Equation(s):
// \b2v_inst1|always3~4_combout  = \b2v_inst1|always3~16_combout  & \b2v_inst1|always3~17_combout  & !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [17] & !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [16]

	.dataa(\b2v_inst1|always3~16_combout ),
	.datab(\b2v_inst1|always3~17_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [17]),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [16]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|always3~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|always3~4 .clock_enable_mode = "false";
defparam \b2v_inst1|always3~4 .lut_mask = "0008";
defparam \b2v_inst1|always3~4 .operation_mode = "normal";
defparam \b2v_inst1|always3~4 .output_mode = "comb_only";
defparam \b2v_inst1|always3~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M40
flex10ke_lcell \b2v_inst4|LessThan10~1 (
// Equation(s):
// \b2v_inst4|LessThan10~1_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [11] # \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [10] # \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [9] # \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [8]

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [11]),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [10]),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [9]),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|LessThan10~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|LessThan10~1 .clock_enable_mode = "false";
defparam \b2v_inst4|LessThan10~1 .lut_mask = "fffe";
defparam \b2v_inst4|LessThan10~1 .operation_mode = "normal";
defparam \b2v_inst4|LessThan10~1 .output_mode = "comb_only";
defparam \b2v_inst4|LessThan10~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M5
flex10ke_lcell \b2v_inst1|Equal6~0 (
// Equation(s):
// \b2v_inst1|Equal6~0_combout  = \b2v_inst4|in_adress [0] & \b2v_inst9|Equal4~0_combout  & \b2v_inst1|always3~5_combout  & !\b2v_inst4|in_command [0]

	.dataa(\b2v_inst4|in_adress [0]),
	.datab(\b2v_inst9|Equal4~0_combout ),
	.datac(\b2v_inst1|always3~5_combout ),
	.datad(\b2v_inst4|in_command [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|Equal6~0 .clock_enable_mode = "false";
defparam \b2v_inst1|Equal6~0 .lut_mask = "0080";
defparam \b2v_inst1|Equal6~0 .operation_mode = "normal";
defparam \b2v_inst1|Equal6~0 .output_mode = "comb_only";
defparam \b2v_inst1|Equal6~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_F33
flex10ke_lcell \b2v_inst4|is_BAR0_DEVICE1_address~4 (
// Equation(s):
// \b2v_inst4|is_BAR0_DEVICE1_address~4_combout  = \reset~dataout  & !\frame~dataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~dataout ),
	.datad(\frame~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|is_BAR0_DEVICE1_address~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|is_BAR0_DEVICE1_address~4 .clock_enable_mode = "false";
defparam \b2v_inst4|is_BAR0_DEVICE1_address~4 .lut_mask = "00f0";
defparam \b2v_inst4|is_BAR0_DEVICE1_address~4 .operation_mode = "normal";
defparam \b2v_inst4|is_BAR0_DEVICE1_address~4 .output_mode = "comb_only";
defparam \b2v_inst4|is_BAR0_DEVICE1_address~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I51
flex10ke_lcell \b2v_inst9|Mux4~2 (
// Equation(s):
// \b2v_inst9|Mux4~2_combout  = \b2v_inst9|LCR_COM1 [4] $ \b2v_inst9|RSR_COM1 [8] $ (\b2v_inst9|LCR_COM1 [5] # !\b2v_inst9|parity_error~9_combout )

	.dataa(\b2v_inst9|LCR_COM1 [4]),
	.datab(\b2v_inst9|RSR_COM1 [8]),
	.datac(\b2v_inst9|LCR_COM1 [5]),
	.datad(\b2v_inst9|parity_error~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux4~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux4~2 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux4~2 .lut_mask = "9699";
defparam \b2v_inst9|Mux4~2 .operation_mode = "normal";
defparam \b2v_inst9|Mux4~2 .output_mode = "comb_only";
defparam \b2v_inst9|Mux4~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I49
flex10ke_lcell \b2v_inst9|framing_error~1 (
// Equation(s):
// \b2v_inst9|framing_error~1_combout  = \b2v_inst9|RSR_COM1 [7] & !\b2v_inst9|RSR_COM1 [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|RSR_COM1 [7]),
	.datad(\b2v_inst9|RSR_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|framing_error~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|framing_error~1 .clock_enable_mode = "false";
defparam \b2v_inst9|framing_error~1 .lut_mask = "00f0";
defparam \b2v_inst9|framing_error~1 .operation_mode = "normal";
defparam \b2v_inst9|framing_error~1 .output_mode = "comb_only";
defparam \b2v_inst9|framing_error~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I47
flex10ke_lcell \b2v_inst9|Mux3~0 (
// Equation(s):
// \b2v_inst9|Mux3~0_combout  = \b2v_inst9|LCR_COM1 [0] & (\b2v_inst9|LCR_COM1 [1]) # !\b2v_inst9|LCR_COM1 [0] & (\b2v_inst9|LCR_COM1 [1] & !\b2v_inst9|framing_error~3_combout  # !\b2v_inst9|LCR_COM1 [1] & (!\b2v_inst9|framing_error~1_combout ))

	.dataa(\b2v_inst9|LCR_COM1 [0]),
	.datab(\b2v_inst9|framing_error~3_combout ),
	.datac(\b2v_inst9|LCR_COM1 [1]),
	.datad(\b2v_inst9|framing_error~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux3~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux3~0 .lut_mask = "b0b5";
defparam \b2v_inst9|Mux3~0 .operation_mode = "normal";
defparam \b2v_inst9|Mux3~0 .output_mode = "comb_only";
defparam \b2v_inst9|Mux3~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I34
flex10ke_lcell \b2v_inst9|RSR_COM1[10] (
// Equation(s):
// \b2v_inst9|RSR_COM1 [10] = DFFEA(\b2v_inst9|RSR_enable~regout  & \b2v_inst9|RSR_COM1~13_combout  & \b2v_inst9|LCR_COM1 [0] & \b2v_inst9|RX_input [0], GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_enable~regout ),
	.datab(\b2v_inst9|RSR_COM1~13_combout ),
	.datac(\b2v_inst9|LCR_COM1 [0]),
	.datad(\b2v_inst9|RX_input [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1 [10]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1[10] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1[10] .lut_mask = "8000";
defparam \b2v_inst9|RSR_COM1[10] .operation_mode = "normal";
defparam \b2v_inst9|RSR_COM1[10] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I34
flex10ke_lcell \b2v_inst9|framing_error~4 (
// Equation(s):
// \b2v_inst9|framing_error~4_combout  = \b2v_inst9|RSR_COM1 [10] & !\b2v_inst9|RSR_COM1 [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|RSR_COM1 [10]),
	.datad(\b2v_inst9|RSR_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|framing_error~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|framing_error~4 .clock_enable_mode = "false";
defparam \b2v_inst9|framing_error~4 .lut_mask = "00f0";
defparam \b2v_inst9|framing_error~4 .operation_mode = "normal";
defparam \b2v_inst9|framing_error~4 .output_mode = "comb_only";
defparam \b2v_inst9|framing_error~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I47
flex10ke_lcell \b2v_inst9|Mux3~1 (
// Equation(s):
// \b2v_inst9|Mux3~1_combout  = \b2v_inst9|LCR_COM1 [0] & (\b2v_inst9|Mux3~0_combout  & (!\b2v_inst9|framing_error~4_combout ) # !\b2v_inst9|Mux3~0_combout  & !\b2v_inst9|framing_error~2_combout ) # !\b2v_inst9|LCR_COM1 [0] & (\b2v_inst9|Mux3~0_combout )

	.dataa(\b2v_inst9|framing_error~2_combout ),
	.datab(\b2v_inst9|LCR_COM1 [0]),
	.datac(\b2v_inst9|Mux3~0_combout ),
	.datad(\b2v_inst9|framing_error~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux3~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux3~1 .lut_mask = "34f4";
defparam \b2v_inst9|Mux3~1 .operation_mode = "normal";
defparam \b2v_inst9|Mux3~1 .output_mode = "comb_only";
defparam \b2v_inst9|Mux3~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K46
flex10ke_lcell \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[2] (
// Equation(s):
// \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[2]~COUT  = CARRY( & (\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[1]~COUT ))

	.dataa(vcc),
	.datab(\b2v_inst9|always27~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always27~0_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[1]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [2]),
	.cout(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[2]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[2] .cin_used = "true";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[2] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[2] .lut_mask = "3ca0";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[2] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[2] .output_mode = "none";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P18
flex10ke_lcell \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal25~1_combout  # \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal25~1_combout ),
	.datac(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P1
flex10ke_lcell \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal13~1_combout  # \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal13~1_combout ),
	.datac(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M52
flex10ke_lcell \b2v_inst4|in_adress[15] (
// Equation(s):
// \b2v_inst4|in_adress [15] = DFFEA(\ad[15]~16  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[15]~16 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [15]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[15] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[15] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[15] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[15] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M52
flex10ke_lcell \b2v_inst4|in_adress[14] (
// Equation(s):
// \b2v_inst4|in_adress [14] = DFFEA(\ad[14]~17  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[14]~17 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [14]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[14] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[14] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[14] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[14] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M52
flex10ke_lcell \b2v_inst4|in_adress[13] (
// Equation(s):
// \b2v_inst4|in_adress [13] = DFFEA(\ad[13]~18  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[13]~18 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [13]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[13] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[13] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[13] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[13] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M52
flex10ke_lcell \b2v_inst4|in_adress[12] (
// Equation(s):
// \b2v_inst4|in_adress [12] = DFFEA(\ad[12]~19  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[12]~19 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [12]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[12] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[12] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[12] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[12] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M52
flex10ke_lcell \b2v_inst4|Equal0~0 (
// Equation(s):
// \b2v_inst4|Equal0~0_combout  = !\b2v_inst4|in_adress [15] & !\b2v_inst4|in_adress [14] & !\b2v_inst4|in_adress [13] & !\b2v_inst4|in_adress [12]

	.dataa(\b2v_inst4|in_adress [15]),
	.datab(\b2v_inst4|in_adress [14]),
	.datac(\b2v_inst4|in_adress [13]),
	.datad(\b2v_inst4|in_adress [12]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal0~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal0~0 .lut_mask = "0001";
defparam \b2v_inst4|Equal0~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal0~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal0~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M38
flex10ke_lcell \b2v_inst4|in_adress[11] (
// Equation(s):
// \b2v_inst4|in_adress [11] = DFFEA(\ad[11]~20  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[11]~20 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [11]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[11] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[11] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[11] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[11] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M52
flex10ke_lcell \b2v_inst4|in_adress[10] (
// Equation(s):
// \b2v_inst4|in_adress [10] = DFFEA(\ad[10]~21  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[10]~21 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [10]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[10] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[10] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[10] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[10] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M52
flex10ke_lcell \b2v_inst4|Equal0~1 (
// Equation(s):
// \b2v_inst4|Equal0~1_combout  = \b2v_inst4|Equal0~0_combout  & !\b2v_inst4|in_adress [11] & !\b2v_inst4|in_adress [10]

	.dataa(vcc),
	.datab(\b2v_inst4|Equal0~0_combout ),
	.datac(\b2v_inst4|in_adress [11]),
	.datad(\b2v_inst4|in_adress [10]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal0~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal0~1 .lut_mask = "000c";
defparam \b2v_inst4|Equal0~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal0~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal0~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S30
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~80 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~80_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~198_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~198_combout  & (\b2v_inst9|FIFO_RX_COM1~80_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~80_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~80_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~198_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~80_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~80 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~80 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~80 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~80 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~80 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S39
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~72 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~72_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~200_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~200_combout  & (\b2v_inst9|FIFO_RX_COM1~72_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~72_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~72_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~200_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~72_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~72 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~72 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~72 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~72 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~72 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S48
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~64 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~64_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~202_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~202_combout  & (\b2v_inst9|FIFO_RX_COM1~64_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~64_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~64_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~202_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~64_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~64 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~64 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~64 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~64 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~64 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S38
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~128 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~128_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1~72_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~64_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~72_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datad(\b2v_inst9|FIFO_RX_COM1~64_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~128_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~128 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~128 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~128 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~128 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~128 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S37
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~88 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~88_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~204_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~204_combout  & (\b2v_inst9|FIFO_RX_COM1~88_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~88_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~88_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~204_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~88_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~88 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~88 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~88 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~88 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~88 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S38
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~129 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~129_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~128_combout  & (\b2v_inst9|FIFO_RX_COM1~88_regout ) # !\b2v_inst9|FIFO_RX_COM1~128_combout  & 
// \b2v_inst9|FIFO_RX_COM1~80_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~128_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~80_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1~128_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~88_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~129_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~129 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~129 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~129 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~129 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~129 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S25
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~40 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~40_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~206_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~206_combout  & (\b2v_inst9|FIFO_RX_COM1~40_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~40_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~40_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~206_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~40_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~40 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~40 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~40 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~40 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~40 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S18
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~48 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~48_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~208_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~208_combout  & (\b2v_inst9|FIFO_RX_COM1~48_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~48_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~48_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~208_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~48_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~48 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~48 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~48 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~48 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~48 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S21
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~32 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~32_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~210_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~210_combout  & (\b2v_inst9|FIFO_RX_COM1~32_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~32_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~32_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~210_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~32_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~32 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~32 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~32 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~32 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~32 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S21
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~130 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~130_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1~48_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~32_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1~48_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datad(\b2v_inst9|FIFO_RX_COM1~32_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~130_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~130 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~130 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~130 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~130 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~130 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S9
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~56 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~56_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~212_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~212_combout  & (\b2v_inst9|FIFO_RX_COM1~56_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~56_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~56_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~212_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~56_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~56 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~56 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~56 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~56 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~56 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S24
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~131 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~131_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~130_combout  & (\b2v_inst9|FIFO_RX_COM1~56_regout ) # !\b2v_inst9|FIFO_RX_COM1~130_combout  & 
// \b2v_inst9|FIFO_RX_COM1~40_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~130_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~40_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datac(\b2v_inst9|FIFO_RX_COM1~130_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~56_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~131_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~131 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~131 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~131 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~131 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~131 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S32
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~16 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~16_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~214_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~214_combout  & (\b2v_inst9|FIFO_RX_COM1~16_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~16_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~16_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~214_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~16_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~16 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~16 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~16 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~16 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S49
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~8 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~8_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~216_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~216_combout  & (\b2v_inst9|FIFO_RX_COM1~8_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~8_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~8_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~216_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~8_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~8 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~8 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~8 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~8 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S31
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~0 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~0_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~218_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~218_combout  & (\b2v_inst9|FIFO_RX_COM1~0_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~0_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~0_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~218_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~0_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~0 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~0 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~0 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~0 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S38
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~132 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~132_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1~8_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~0_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~8_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datad(\b2v_inst9|FIFO_RX_COM1~0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~132_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~132 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~132 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~132 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~132 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~132 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S48
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~24 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~24_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~220_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~220_combout  & (\b2v_inst9|FIFO_RX_COM1~24_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~24_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~24_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~220_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~24_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~24 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~24 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~24 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~24 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~24 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S38
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~133 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~133_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~132_combout  & (\b2v_inst9|FIFO_RX_COM1~24_regout ) # !\b2v_inst9|FIFO_RX_COM1~132_combout  & 
// \b2v_inst9|FIFO_RX_COM1~16_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~132_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~16_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1~132_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~24_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~133_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~133 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~133 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~133 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~133 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~133 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S24
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~134 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~134_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & \b2v_inst9|FIFO_RX_COM1~131_combout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~133_combout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~131_combout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1~133_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~134_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~134 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~134 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~134 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~134 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~134 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S24
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~104 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~104_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~222_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~222_combout  & (\b2v_inst9|FIFO_RX_COM1~104_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~104_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~104_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~222_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~104_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~104 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~104 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~104 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~104 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~104 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S34
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~112 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~112_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~224_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~224_combout  & (\b2v_inst9|FIFO_RX_COM1~112_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~112_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~112_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~224_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~112_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~112 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~112 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~112 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~112 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~112 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S13
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~96 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~96_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~226_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~226_combout  & (\b2v_inst9|FIFO_RX_COM1~96_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~96_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~96_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~226_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~96_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~96 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~96 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~96 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~96 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~96 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S38
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~135 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~135_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1~112_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~96_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1~112_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datad(\b2v_inst9|FIFO_RX_COM1~96_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~135_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~135 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~135 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~135 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~135 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~135 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S16
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~120 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~120_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~228_combout  & \b2v_inst9|RSR_COM1 [1] # !\b2v_inst9|FIFO_RX_COM1~228_combout  & (\b2v_inst9|FIFO_RX_COM1~120_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~120_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~120_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~228_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~120_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~120 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~120 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~120 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~120 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~120 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S24
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~136 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~136_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~135_combout  & (\b2v_inst9|FIFO_RX_COM1~120_regout ) # !\b2v_inst9|FIFO_RX_COM1~135_combout  & 
// \b2v_inst9|FIFO_RX_COM1~104_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~135_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~104_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datac(\b2v_inst9|FIFO_RX_COM1~135_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~120_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~136_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~136 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~136 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~136 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~136 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~136 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S18
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~49 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~49_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~208_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~208_combout  & (\b2v_inst9|FIFO_RX_COM1~49_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~49_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~49_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~208_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~49_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~49 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~49 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~49 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~49 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~49 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S30
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~81 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~81_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~198_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~198_combout  & (\b2v_inst9|FIFO_RX_COM1~81_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~81_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~81_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~198_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~81_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~81 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~81 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~81 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~81 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~81 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S32
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~17 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~17_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~214_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~214_combout  & (\b2v_inst9|FIFO_RX_COM1~17_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~17_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~17_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~214_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~17_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~17 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~17 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~17 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~17 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S42
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~138 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~138_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & \b2v_inst9|FIFO_RX_COM1~81_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~17_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~81_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datad(\b2v_inst9|FIFO_RX_COM1~17_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~138_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~138 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~138 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~138 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~138 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~138 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S34
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~113 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~113_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~224_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~224_combout  & (\b2v_inst9|FIFO_RX_COM1~113_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~113_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~113_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~224_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~113_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~113 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~113 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~113 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~113 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~113 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S42
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~139 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~139_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~138_combout  & (\b2v_inst9|FIFO_RX_COM1~113_regout ) # !\b2v_inst9|FIFO_RX_COM1~138_combout  & 
// \b2v_inst9|FIFO_RX_COM1~49_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~138_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~49_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datac(\b2v_inst9|FIFO_RX_COM1~138_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~113_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~139_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~139 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~139 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~139 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~139 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~139 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S39
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~73 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~73_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~200_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~200_combout  & (\b2v_inst9|FIFO_RX_COM1~73_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~73_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~73_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~200_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~73_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~73 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~73 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~73 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~73 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~73 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S43
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~33 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~33_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~210_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~210_combout  & (\b2v_inst9|FIFO_RX_COM1~33_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~33_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~33_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~210_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~33_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~33 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~33 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~33 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~33 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~33 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S49
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~89 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~89_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~204_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~204_combout  & (\b2v_inst9|FIFO_RX_COM1~89_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~89_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~89_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~204_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~89_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~89 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~89 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~89 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~89 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~89 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S18
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~50 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~50_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~208_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~208_combout  & (\b2v_inst9|FIFO_RX_COM1~50_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~50_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~50_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~208_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~50_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~50 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~50 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~50 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~50 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~50 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S25
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~42 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~42_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~206_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~206_combout  & (\b2v_inst9|FIFO_RX_COM1~42_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~42_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~42_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~206_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~42_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~42 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~42 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~42 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~42 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~42 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S21
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~34 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~34_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~210_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~210_combout  & (\b2v_inst9|FIFO_RX_COM1~34_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~34_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~34_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~210_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~34_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~34 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~34 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~34 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~34 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~34 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S26
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~148 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~148_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1~42_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~34_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~42_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datad(\b2v_inst9|FIFO_RX_COM1~34_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~148_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~148 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~148 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~148 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~148 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~148 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S3
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~58 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~58_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~212_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~212_combout  & (\b2v_inst9|FIFO_RX_COM1~58_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~58_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~58_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~212_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~58_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~58 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~58 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~58 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~58 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~58 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S26
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~149 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~149_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~148_combout  & (\b2v_inst9|FIFO_RX_COM1~58_regout ) # !\b2v_inst9|FIFO_RX_COM1~148_combout  & 
// \b2v_inst9|FIFO_RX_COM1~50_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~148_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~50_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1~148_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~58_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~149_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~149 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~149 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~149 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~149 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~149 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S39
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~74 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~74_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~200_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~200_combout  & (\b2v_inst9|FIFO_RX_COM1~74_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~74_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~74_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~200_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~74_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~74 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~74 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~74 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~74 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~74 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S37
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~10 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~10_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~216_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~216_combout  & (\b2v_inst9|FIFO_RX_COM1~10_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~10_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~10_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~216_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~10_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~10 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~10 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~10 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~10 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~10 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S34
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~114 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~114_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~224_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~224_combout  & (\b2v_inst9|FIFO_RX_COM1~114_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~114_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~114_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~224_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~114_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~114 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~114 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~114 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~114 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~114 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S25
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~43 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~43_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~206_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~206_combout  & (\b2v_inst9|FIFO_RX_COM1~43_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~43_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~43_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~206_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~43_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~43 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~43 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~43 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~43 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~43 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S39
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~75 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~75_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~200_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~200_combout  & (\b2v_inst9|FIFO_RX_COM1~75_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~75_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~75_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~200_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~75_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~75 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~75 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~75 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~75 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~75 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S37
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~11 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~11_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~216_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~216_combout  & (\b2v_inst9|FIFO_RX_COM1~11_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~11_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~11_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~216_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~11_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~11 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~11 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~11 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~11 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~11 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S51
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~158 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~158_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & \b2v_inst9|FIFO_RX_COM1~75_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~11_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~75_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datad(\b2v_inst9|FIFO_RX_COM1~11_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~158_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~158 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~158 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~158 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~158 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~158 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S43
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~107 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~107_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~222_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~222_combout  & (\b2v_inst9|FIFO_RX_COM1~107_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~107_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~107_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~222_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~107_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~107 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~107 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~107 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~107 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~107 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S51
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~159 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~159_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~158_combout  & (\b2v_inst9|FIFO_RX_COM1~107_regout ) # !\b2v_inst9|FIFO_RX_COM1~158_combout  & 
// \b2v_inst9|FIFO_RX_COM1~43_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~158_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~43_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datac(\b2v_inst9|FIFO_RX_COM1~158_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~107_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~159_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~159 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~159 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~159 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~159 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~159 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S30
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~83 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~83_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~198_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~198_combout  & (\b2v_inst9|FIFO_RX_COM1~83_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~83_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~83_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~198_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~83_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~83 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~83 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~83 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~83 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~83 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S48
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~67 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~67_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~202_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~202_combout  & (\b2v_inst9|FIFO_RX_COM1~67_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~67_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~67_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~202_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~67_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~67 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~67 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~67 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~67 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~67 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S3
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~59 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~59_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~212_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~212_combout  & (\b2v_inst9|FIFO_RX_COM1~59_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~59_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~59_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~212_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~59_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~59 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~59 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~59 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~59 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~59 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S30
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~84 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~84_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~198_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~198_combout  & (\b2v_inst9|FIFO_RX_COM1~84_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~84_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~84_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~198_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~84_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~84 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~84 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~84 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~84 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~84 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S39
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~76 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~76_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~200_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~200_combout  & (\b2v_inst9|FIFO_RX_COM1~76_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~76_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~76_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~200_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~76_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~76 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~76 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~76 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~76 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~76 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S41
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~68 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~68_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~202_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~202_combout  & (\b2v_inst9|FIFO_RX_COM1~68_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~68_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~68_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~202_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~68_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~68 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~68 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~68 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~68 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~68 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S44
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~168 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~168_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1~76_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~68_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~76_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datad(\b2v_inst9|FIFO_RX_COM1~68_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~168_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~168 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~168 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~168 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~168 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~168 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S49
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~92 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~92_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~204_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~204_combout  & (\b2v_inst9|FIFO_RX_COM1~92_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~92_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~92_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~204_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~92_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~92 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~92 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~92 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~92 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~92 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S44
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~169 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~169_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~168_combout  & (\b2v_inst9|FIFO_RX_COM1~92_regout ) # !\b2v_inst9|FIFO_RX_COM1~168_combout  & 
// \b2v_inst9|FIFO_RX_COM1~84_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~168_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~84_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1~168_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~92_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~169_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~169 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~169 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~169 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~169 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~169 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S25
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~44 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~44_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~206_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~206_combout  & (\b2v_inst9|FIFO_RX_COM1~44_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~44_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~44_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~206_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~44_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~44 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~44 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~44 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~44 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~44 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S18
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~52 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~52_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~208_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~208_combout  & (\b2v_inst9|FIFO_RX_COM1~52_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~52_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~52_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~208_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~52_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~52 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~52 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~52 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~52 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~52 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S52
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~36 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~36_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~210_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~210_combout  & (\b2v_inst9|FIFO_RX_COM1~36_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~36_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~36_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~210_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~36_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~36 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~36 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~36 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~36 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~36 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S52
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~170 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~170_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1~52_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~36_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1~52_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datad(\b2v_inst9|FIFO_RX_COM1~36_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~170_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~170 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~170 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~170 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~170 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~170 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S52
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~60 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~60_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~212_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~212_combout  & (\b2v_inst9|FIFO_RX_COM1~60_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~60_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~60_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~212_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~60_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~60 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~60 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~60 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~60 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~60 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S52
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~171 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~171_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~170_combout  & (\b2v_inst9|FIFO_RX_COM1~60_regout ) # !\b2v_inst9|FIFO_RX_COM1~170_combout  & 
// \b2v_inst9|FIFO_RX_COM1~44_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~170_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~44_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datac(\b2v_inst9|FIFO_RX_COM1~170_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~60_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~171_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~171 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~171 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~171 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~171 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~171 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S32
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~20 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~20_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~214_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~214_combout  & (\b2v_inst9|FIFO_RX_COM1~20_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~20_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~20_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~214_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~20_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~20 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~20 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~20 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~20 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~20 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S37
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~12 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~12_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~216_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~216_combout  & (\b2v_inst9|FIFO_RX_COM1~12_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~12_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~12_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~216_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~12_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~12 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~12 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~12 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~12 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~12 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S31
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~4 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~4_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~218_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~218_combout  & (\b2v_inst9|FIFO_RX_COM1~4_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~4_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~4_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~218_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~4_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~4 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~4 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~4 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~4 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S44
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~172 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~172_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1~12_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~4_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~12_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datad(\b2v_inst9|FIFO_RX_COM1~4_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~172_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~172 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~172 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~172 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~172 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~172 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S41
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~28 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~28_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~220_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~220_combout  & (\b2v_inst9|FIFO_RX_COM1~28_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~28_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~28_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~220_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~28_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~28 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~28 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~28 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~28 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~28 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S44
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~173 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~173_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~172_combout  & (\b2v_inst9|FIFO_RX_COM1~28_regout ) # !\b2v_inst9|FIFO_RX_COM1~172_combout  & 
// \b2v_inst9|FIFO_RX_COM1~20_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~172_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~20_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1~172_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~28_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~173_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~173 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~173 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~173 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~173 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~173 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S44
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~174 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~174_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & \b2v_inst9|FIFO_RX_COM1~171_combout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~173_combout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~171_combout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1~173_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~174_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~174 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~174 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~174 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~174 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~174 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S43
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~108 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~108_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~222_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~222_combout  & (\b2v_inst9|FIFO_RX_COM1~108_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~108_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~108_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~222_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~108_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~108 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~108 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~108 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~108 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~108 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S34
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~116 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~116_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~224_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~224_combout  & (\b2v_inst9|FIFO_RX_COM1~116_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~116_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~116_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~224_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~116_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~116 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~116 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~116 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~116 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~116 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S13
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~100 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~100_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~226_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~226_combout  & (\b2v_inst9|FIFO_RX_COM1~100_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~100_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~100_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~226_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~100_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~100 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~100 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~100 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~100 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~100 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S44
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~175 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~175_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1~116_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~100_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1~116_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datad(\b2v_inst9|FIFO_RX_COM1~100_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~175_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~175 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~175 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~175 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~175 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~175 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S16
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~124 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~124_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~228_combout  & \b2v_inst9|RSR_COM1 [5] # !\b2v_inst9|FIFO_RX_COM1~228_combout  & (\b2v_inst9|FIFO_RX_COM1~124_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~124_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [5]),
	.datab(\b2v_inst9|FIFO_RX_COM1~124_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~228_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~124_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~124 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~124 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~124 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~124 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~124 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S44
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~176 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~176_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~175_combout  & (\b2v_inst9|FIFO_RX_COM1~124_regout ) # !\b2v_inst9|FIFO_RX_COM1~175_combout  & 
// \b2v_inst9|FIFO_RX_COM1~108_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~175_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~108_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datac(\b2v_inst9|FIFO_RX_COM1~175_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~124_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~176_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~176 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~176 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~176 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~176 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~176 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S18
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~53 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~53_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~208_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~208_combout  & (\b2v_inst9|FIFO_RX_COM1~53_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~53_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~53_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~208_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~53_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~53 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~53 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~53 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~53 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~53 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S30
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~85 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~85_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~198_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~198_combout  & (\b2v_inst9|FIFO_RX_COM1~85_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~85_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~85_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~198_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~85_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~85 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~85 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~85 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~85 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~85 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S32
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~21 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~21_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~214_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~214_combout  & (\b2v_inst9|FIFO_RX_COM1~21_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~21_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~21_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~214_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~21_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~21 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~21 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~21 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~21 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S45
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~178 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~178_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & \b2v_inst9|FIFO_RX_COM1~85_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~21_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~85_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datad(\b2v_inst9|FIFO_RX_COM1~21_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~178_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~178 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~178 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~178 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~178 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~178 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S34
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~117 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~117_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~224_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~224_combout  & (\b2v_inst9|FIFO_RX_COM1~117_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~117_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~117_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~224_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~117_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~117 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~117 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~117 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~117 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~117 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S45
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~179 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~179_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~178_combout  & (\b2v_inst9|FIFO_RX_COM1~117_regout ) # !\b2v_inst9|FIFO_RX_COM1~178_combout  & 
// \b2v_inst9|FIFO_RX_COM1~53_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~178_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~53_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datac(\b2v_inst9|FIFO_RX_COM1~178_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~117_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~179_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~179 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~179 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~179 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~179 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~179 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S39
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~77 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~77_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~200_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~200_combout  & (\b2v_inst9|FIFO_RX_COM1~77_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~77_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~77_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~200_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~77_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~77 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~77 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~77 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~77 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~77 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S25
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~45 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~45_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~206_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~206_combout  & (\b2v_inst9|FIFO_RX_COM1~45_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~45_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~45_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~206_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~45_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~45 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~45 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~45 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~45 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~45 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S37
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~13 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~13_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~216_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~216_combout  & (\b2v_inst9|FIFO_RX_COM1~13_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~13_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~13_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~216_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~13_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~13 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~13 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~13 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~13 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~13 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S45
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~180 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~180_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & \b2v_inst9|FIFO_RX_COM1~45_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~13_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~45_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1~13_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~180_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~180 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~180 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~180 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~180 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~180 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S43
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~109 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~109_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~222_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~222_combout  & (\b2v_inst9|FIFO_RX_COM1~109_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~109_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~109_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~222_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~109_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~109 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~109 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~109 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~109 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~109 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S45
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~181 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~181_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~180_combout  & (\b2v_inst9|FIFO_RX_COM1~109_regout ) # !\b2v_inst9|FIFO_RX_COM1~180_combout  & 
// \b2v_inst9|FIFO_RX_COM1~77_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~180_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~77_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datac(\b2v_inst9|FIFO_RX_COM1~180_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~109_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~181_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~181 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~181 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~181 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~181 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~181 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S21
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~37 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~37_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~210_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~210_combout  & (\b2v_inst9|FIFO_RX_COM1~37_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~37_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~37_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~210_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~37_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~37 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~37 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~37 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~37 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~37 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S12
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~69 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~69_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~202_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~202_combout  & (\b2v_inst9|FIFO_RX_COM1~69_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~69_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~69_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~202_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~69_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~69 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~69 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~69 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~69 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~69 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S12
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~5 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~5_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~218_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~218_combout  & (\b2v_inst9|FIFO_RX_COM1~5_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~5_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~5_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~218_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~5_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~5 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~5 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~5 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~5 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S12
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~182 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~182_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & \b2v_inst9|FIFO_RX_COM1~69_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~5_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~69_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datad(\b2v_inst9|FIFO_RX_COM1~5_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~182_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~182 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~182 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~182 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~182 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~182 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S13
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~101 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~101_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~226_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~226_combout  & (\b2v_inst9|FIFO_RX_COM1~101_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~101_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~101_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~226_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~101_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~101 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~101 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~101 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~101 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~101 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S12
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~183 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~183_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~182_combout  & (\b2v_inst9|FIFO_RX_COM1~101_regout ) # !\b2v_inst9|FIFO_RX_COM1~182_combout  & 
// \b2v_inst9|FIFO_RX_COM1~37_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~182_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~37_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datac(\b2v_inst9|FIFO_RX_COM1~182_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~101_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~183_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~183 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~183 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~183 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~183 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~183 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P41
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~184 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~184_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1~181_combout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~183_combout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~181_combout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datad(\b2v_inst9|FIFO_RX_COM1~183_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~184_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~184 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~184 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~184 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~184 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~184 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S49
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~93 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~93_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~204_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~204_combout  & (\b2v_inst9|FIFO_RX_COM1~93_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~93_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~93_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~204_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~93_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~93 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~93 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~93 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~93 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~93 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S3
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~61 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~61_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~212_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~212_combout  & (\b2v_inst9|FIFO_RX_COM1~61_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~61_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~61_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~212_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~61_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~61 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~61 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~61 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~61 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~61 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S41
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~29 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~29_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~220_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~220_combout  & (\b2v_inst9|FIFO_RX_COM1~29_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~29_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~29_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~220_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~29_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~29 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~29 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~29 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~29 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~29 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S12
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~185 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~185_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & \b2v_inst9|FIFO_RX_COM1~61_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~29_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~61_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1~29_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~185_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~185 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~185 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~185 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~185 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~185 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S16
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~125 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~125_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~228_combout  & \b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|FIFO_RX_COM1~228_combout  & (\b2v_inst9|FIFO_RX_COM1~125_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~125_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|FIFO_RX_COM1~125_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~228_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~125_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~125 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~125 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~125 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~125 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~125 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S12
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~186 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~186_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~185_combout  & (\b2v_inst9|FIFO_RX_COM1~125_regout ) # !\b2v_inst9|FIFO_RX_COM1~185_combout  & 
// \b2v_inst9|FIFO_RX_COM1~93_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~185_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~93_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datac(\b2v_inst9|FIFO_RX_COM1~185_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~125_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~186_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~186 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~186 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~186 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~186 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~186 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S25
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~47 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~47_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~206_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~206_combout  & (\b2v_inst9|FIFO_RX_COM1~47_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~47_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~47_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~206_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~47_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~47 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~47 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~47 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~47 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~47 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S39
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~79 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~79_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~200_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~200_combout  & (\b2v_inst9|FIFO_RX_COM1~79_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~79_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~79_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~200_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~79_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~79 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~79 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~79 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~79 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~79 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S37
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~15 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~15_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~216_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~216_combout  & (\b2v_inst9|FIFO_RX_COM1~15_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~15_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~15_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~216_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~15_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~15 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~15 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~15 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~15 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~15 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S20
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~188 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~188_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & \b2v_inst9|FIFO_RX_COM1~79_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~15_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~79_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datad(\b2v_inst9|FIFO_RX_COM1~15_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~188_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~188 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~188 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~188 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~188 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~188 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S43
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~111 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~111_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~222_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~222_combout  & (\b2v_inst9|FIFO_RX_COM1~111_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~111_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~111_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~222_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~111_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~111 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~111 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~111 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~111 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~111 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S20
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~189 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~189_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~188_combout  & (\b2v_inst9|FIFO_RX_COM1~111_regout ) # !\b2v_inst9|FIFO_RX_COM1~188_combout  & 
// \b2v_inst9|FIFO_RX_COM1~47_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~188_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~47_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datac(\b2v_inst9|FIFO_RX_COM1~188_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~111_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~189_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~189 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~189 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~189 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~189 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~189 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S30
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~87 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~87_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~198_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~198_combout  & (\b2v_inst9|FIFO_RX_COM1~87_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~87_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~87_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~198_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~87_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~87 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~87 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~87 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~87 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~87 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S7
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~71 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~71_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~202_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~202_combout  & (\b2v_inst9|FIFO_RX_COM1~71_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~71_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~71_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~202_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~71_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~71 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~71 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~71 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~71 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~71 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S4
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~63 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~63_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~212_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~212_combout  & (\b2v_inst9|FIFO_RX_COM1~63_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~63_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~63_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~212_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~63_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~63 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~63 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~63 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~63 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~63 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_N27
flex10ke_lcell \b2v_inst4|Mux2~0 (
// Equation(s):
// \b2v_inst4|Mux2~0_combout  = \b2v_inst4|control~regout  & !\cbe~dataout [2] & (\ad[21]~10  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|control~regout ),
	.datab(\ad[21]~10 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\cbe~dataout [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux2~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux2~0 .lut_mask = "00a8";
defparam \b2v_inst4|Mux2~0 .operation_mode = "normal";
defparam \b2v_inst4|Mux2~0 .output_mode = "comb_only";
defparam \b2v_inst4|Mux2~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_N27
flex10ke_lcell \b2v_inst4|Mux2~1 (
// Equation(s):
// \b2v_inst4|Mux2~1_combout  = \b2v_inst4|addr_data_buf_in[1]~0_combout  # \b2v_inst4|cbe_buf_in[1]~0_combout  & \ad[29]~2  # !\b2v_inst4|cbe_buf_in[1]~0_combout  & (\ad[13]~18 )

	.dataa(\ad[29]~2 ),
	.datab(\ad[13]~18 ),
	.datac(\b2v_inst4|cbe_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux2~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux2~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux2~1 .lut_mask = "ffac";
defparam \b2v_inst4|Mux2~1 .operation_mode = "normal";
defparam \b2v_inst4|Mux2~1 .output_mode = "comb_only";
defparam \b2v_inst4|Mux2~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_N27
flex10ke_lcell \b2v_inst4|Mux2~2 (
// Equation(s):
// \b2v_inst4|Mux2~2_combout  = \b2v_inst4|Mux2~0_combout  # \b2v_inst4|Mux2~1_combout  & (\cbe~dataout [2] # !\b2v_inst4|control~regout )

	.dataa(\b2v_inst4|Mux2~0_combout ),
	.datab(\b2v_inst4|Mux2~1_combout ),
	.datac(\cbe~dataout [2]),
	.datad(\b2v_inst4|control~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux2~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux2~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux2~2 .lut_mask = "eaee";
defparam \b2v_inst4|Mux2~2 .operation_mode = "normal";
defparam \b2v_inst4|Mux2~2 .output_mode = "comb_only";
defparam \b2v_inst4|Mux2~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_N36
flex10ke_lcell \b2v_inst4|Mux3~0 (
// Equation(s):
// \b2v_inst4|Mux3~0_combout  = \b2v_inst4|control~regout  & !\cbe~dataout [2] & (\ad[20]~11  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|control~regout ),
	.datab(\ad[20]~11 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\cbe~dataout [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux3~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux3~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux3~0 .lut_mask = "00a8";
defparam \b2v_inst4|Mux3~0 .operation_mode = "normal";
defparam \b2v_inst4|Mux3~0 .output_mode = "comb_only";
defparam \b2v_inst4|Mux3~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_N36
flex10ke_lcell \b2v_inst4|Mux3~1 (
// Equation(s):
// \b2v_inst4|Mux3~1_combout  = \b2v_inst4|addr_data_buf_in[1]~0_combout  # \b2v_inst4|cbe_buf_in[1]~0_combout  & \ad[28]~3  # !\b2v_inst4|cbe_buf_in[1]~0_combout  & (\ad[12]~19 )

	.dataa(\ad[28]~3 ),
	.datab(\ad[12]~19 ),
	.datac(\b2v_inst4|cbe_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux3~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux3~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux3~1 .lut_mask = "ffac";
defparam \b2v_inst4|Mux3~1 .operation_mode = "normal";
defparam \b2v_inst4|Mux3~1 .output_mode = "comb_only";
defparam \b2v_inst4|Mux3~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_N36
flex10ke_lcell \b2v_inst4|Mux3~2 (
// Equation(s):
// \b2v_inst4|Mux3~2_combout  = \b2v_inst4|Mux3~0_combout  # \b2v_inst4|Mux3~1_combout  & (\cbe~dataout [2] # !\b2v_inst4|control~regout )

	.dataa(\b2v_inst4|Mux3~0_combout ),
	.datab(\b2v_inst4|Mux3~1_combout ),
	.datac(\cbe~dataout [2]),
	.datad(\b2v_inst4|control~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux3~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux3~2 .lut_mask = "eaee";
defparam \b2v_inst4|Mux3~2 .operation_mode = "normal";
defparam \b2v_inst4|Mux3~2 .output_mode = "comb_only";
defparam \b2v_inst4|Mux3~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M28
flex10ke_lcell \b2v_inst4|Mux1~0 (
// Equation(s):
// \b2v_inst4|Mux1~0_combout  = \b2v_inst4|control~regout  & !\cbe~dataout [2] & (\ad[22]~9  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|control~regout ),
	.datab(\ad[22]~9 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\cbe~dataout [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux1~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux1~0 .lut_mask = "00a8";
defparam \b2v_inst4|Mux1~0 .operation_mode = "normal";
defparam \b2v_inst4|Mux1~0 .output_mode = "comb_only";
defparam \b2v_inst4|Mux1~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M41
flex10ke_lcell \b2v_inst4|Mux1~1 (
// Equation(s):
// \b2v_inst4|Mux1~1_combout  = \b2v_inst4|addr_data_buf_in[1]~0_combout  # \b2v_inst4|cbe_buf_in[1]~0_combout  & \ad[30]~1  # !\b2v_inst4|cbe_buf_in[1]~0_combout  & (\ad[14]~17 )

	.dataa(\ad[30]~1 ),
	.datab(\ad[14]~17 ),
	.datac(\b2v_inst4|cbe_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux1~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux1~1 .lut_mask = "ffac";
defparam \b2v_inst4|Mux1~1 .operation_mode = "normal";
defparam \b2v_inst4|Mux1~1 .output_mode = "comb_only";
defparam \b2v_inst4|Mux1~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M28
flex10ke_lcell \b2v_inst4|Mux1~2 (
// Equation(s):
// \b2v_inst4|Mux1~2_combout  = \b2v_inst4|Mux1~0_combout  # \b2v_inst4|Mux1~1_combout  & (\cbe~dataout [2] # !\b2v_inst4|control~regout )

	.dataa(\b2v_inst4|Mux1~0_combout ),
	.datab(\b2v_inst4|Mux1~1_combout ),
	.datac(\cbe~dataout [2]),
	.datad(\b2v_inst4|control~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux1~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux1~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux1~2 .lut_mask = "eaee";
defparam \b2v_inst4|Mux1~2 .operation_mode = "normal";
defparam \b2v_inst4|Mux1~2 .output_mode = "comb_only";
defparam \b2v_inst4|Mux1~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_N36
flex10ke_lcell \b2v_inst4|Mux0~0 (
// Equation(s):
// \b2v_inst4|Mux0~0_combout  = \b2v_inst4|control~regout  & !\cbe~dataout [2] & (\ad[23]~8  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|control~regout ),
	.datab(\ad[23]~8 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\cbe~dataout [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux0~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux0~0 .lut_mask = "00a8";
defparam \b2v_inst4|Mux0~0 .operation_mode = "normal";
defparam \b2v_inst4|Mux0~0 .output_mode = "comb_only";
defparam \b2v_inst4|Mux0~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_N36
flex10ke_lcell \b2v_inst4|Mux0~1 (
// Equation(s):
// \b2v_inst4|Mux0~1_combout  = \b2v_inst4|addr_data_buf_in[1]~0_combout  # \b2v_inst4|cbe_buf_in[1]~0_combout  & \ad[31]~0  # !\b2v_inst4|cbe_buf_in[1]~0_combout  & (\ad[15]~16 )

	.dataa(\ad[31]~0 ),
	.datab(\ad[15]~16 ),
	.datac(\b2v_inst4|cbe_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux0~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux0~1 .lut_mask = "ffac";
defparam \b2v_inst4|Mux0~1 .operation_mode = "normal";
defparam \b2v_inst4|Mux0~1 .output_mode = "comb_only";
defparam \b2v_inst4|Mux0~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_N36
flex10ke_lcell \b2v_inst4|Mux0~2 (
// Equation(s):
// \b2v_inst4|Mux0~2_combout  = \b2v_inst4|Mux0~0_combout  # \b2v_inst4|Mux0~1_combout  & (\cbe~dataout [2] # !\b2v_inst4|control~regout )

	.dataa(\b2v_inst4|Mux0~0_combout ),
	.datab(\b2v_inst4|Mux0~1_combout ),
	.datac(\cbe~dataout [2]),
	.datad(\b2v_inst4|control~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux0~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux0~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux0~2 .lut_mask = "eaee";
defparam \b2v_inst4|Mux0~2 .operation_mode = "normal";
defparam \b2v_inst4|Mux0~2 .output_mode = "comb_only";
defparam \b2v_inst4|Mux0~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K31
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[8] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [8] = \b2v_inst9|bauddiv_counter_TX [8] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[7]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[8]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [8] & \b2v_inst9|Add2|adder|result_node|cs_buffer[7]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[7]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [8]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[8]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[8] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[8] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[8] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[8] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[8] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K31
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[9] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [9] = \b2v_inst9|bauddiv_counter_TX [9] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[8]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[9]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [9] & \b2v_inst9|Add2|adder|result_node|cs_buffer[8]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[8]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [9]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[9]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[9] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[9] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[9] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[9] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[9] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K29
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[1] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [1] = \b2v_inst9|bauddiv_counter_TX [1] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[0]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[1]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [1] & \b2v_inst9|Add2|adder|result_node|cs_buffer[0]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[0]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [1]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[1]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[1] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[1] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[1] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[1] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[1] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K29
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[4] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [4] = \b2v_inst9|bauddiv_counter_TX [4] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[3]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[4]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [4] & \b2v_inst9|Add2|adder|result_node|cs_buffer[3]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[3]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [4]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[4]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[4] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[4] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[4] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[4] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[4] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K31
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[10] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [10] = \b2v_inst9|bauddiv_counter_TX [10] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[9]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[10]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [10] & \b2v_inst9|Add2|adder|result_node|cs_buffer[9]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[9]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [10]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[10]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[10] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[10] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[10] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[10] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[10] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K31
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[11] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [11] = \b2v_inst9|bauddiv_counter_TX [11] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[10]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[11]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [11] & \b2v_inst9|Add2|adder|result_node|cs_buffer[10]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[10]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [11]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[11]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[11] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[11] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[11] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[11] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[11] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K29
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[2] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [2] = \b2v_inst9|bauddiv_counter_TX [2] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[1]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[2]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [2] & \b2v_inst9|Add2|adder|result_node|cs_buffer[1]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[1]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [2]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[2]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[2] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[2] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[2] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[2] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[2] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K29
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[3] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [3] = \b2v_inst9|bauddiv_counter_TX [3] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[2]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[3]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [3] & \b2v_inst9|Add2|adder|result_node|cs_buffer[2]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[2]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [3]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[3]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[3] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[3] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[3] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[3] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[3] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K31
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[12] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [12] = \b2v_inst9|bauddiv_counter_TX [12] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[11]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[12]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [12] & \b2v_inst9|Add2|adder|result_node|cs_buffer[11]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[11]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [12]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[12]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[12] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[12] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[12] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[12] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[12] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K29
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[5] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [5] = \b2v_inst9|bauddiv_counter_TX [5] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[4]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[5]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [5] & \b2v_inst9|Add2|adder|result_node|cs_buffer[4]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[4]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [5]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[5]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[5] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[5] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[5] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[5] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[5] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K31
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[14] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [14] = \b2v_inst9|bauddiv_counter_TX [14] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[13]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[14]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [14] & \b2v_inst9|Add2|adder|result_node|cs_buffer[13]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[13]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [14]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[14]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[14] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[14] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[14] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[14] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[14] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K29
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[6] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [6] = \b2v_inst9|bauddiv_counter_TX [6] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[5]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[6]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [6] & \b2v_inst9|Add2|adder|result_node|cs_buffer[5]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[5]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [6]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[6]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[6] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[6] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[6] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[6] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[6] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K29
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[7] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [7] = \b2v_inst9|bauddiv_counter_TX [7] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[6]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[7]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [7] & \b2v_inst9|Add2|adder|result_node|cs_buffer[6]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[6]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [7]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[7]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[7] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[7] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[7] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[7] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[7] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K31
flex10ke_lcell \b2v_inst9|Add2|adder|result_node|cs_buffer[13] (
// Equation(s):
// \b2v_inst9|Add2|adder|result_node|cs_buffer [13] = \b2v_inst9|bauddiv_counter_TX [13] $ \b2v_inst9|Add2|adder|result_node|cs_buffer[12]~COUT 
// \b2v_inst9|Add2|adder|result_node|cs_buffer[13]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_TX [13] & \b2v_inst9|Add2|adder|result_node|cs_buffer[12]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_TX [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[12]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|result_node|cs_buffer [13]),
	.regout(),
	.cout(\b2v_inst9|Add2|adder|result_node|cs_buffer[13]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[13] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[13] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[13] .lut_mask = "3cc0";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[13] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[13] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|result_node|cs_buffer[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M9
flex10ke_lcell \b2v_inst9|com_state.COMF_MCR_READ (
// Equation(s):
// \b2v_inst9|com_state.COMF_MCR_READ~regout  = DFFEA(\b2v_inst9|com_state.COMF_IDLE~regout  & (\b2v_inst9|Equal11~0_combout  # \b2v_inst9|com_state.COMF_MCR_READ~regout  & !\irdy~dataout ) # !\b2v_inst9|com_state.COMF_IDLE~regout  & 
// (\b2v_inst9|com_state.COMF_MCR_READ~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datab(\b2v_inst9|Equal11~0_combout ),
	.datac(\b2v_inst9|com_state.COMF_MCR_READ~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_MCR_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_MCR_READ .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_MCR_READ .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_MCR_READ .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_MCR_READ .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_MCR_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M17
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[21] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [21] = DFFEA(\ad[21]~10  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[21]~10 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [21]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[21] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[21] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[21] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[21] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[21] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_19
flex10ke_io \frame~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\frame~dataout ),
	.padio(frame));
// synopsys translate_off
defparam \frame~I .feedback_mode = "from_pin";
defparam \frame~I .operation_mode = "input";
defparam \frame~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC6_M29
flex10ke_lcell \b2v_inst9|always8~12 (
// Equation(s):
// \b2v_inst9|always8~23  = !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [17] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [20] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [19] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [22]

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [17]),
	.datab(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [20]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [19]),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [22]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always8~12_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|always8~23 ));
// synopsys translate_off
defparam \b2v_inst9|always8~12 .clock_enable_mode = "false";
defparam \b2v_inst9|always8~12 .lut_mask = "0001";
defparam \b2v_inst9|always8~12 .operation_mode = "normal";
defparam \b2v_inst9|always8~12 .output_mode = "none";
defparam \b2v_inst9|always8~12 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M29
flex10ke_lcell \b2v_inst9|always8~16 (
// Equation(s):
// \b2v_inst9|always8~16_combout  = (\b2v_inst4|is_BAR0_DEVICE1_address~regout  & !\irdy~dataout  & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [16] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [24]) & CASCADE(\b2v_inst9|always8~23 )

	.dataa(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datab(\irdy~dataout ),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [16]),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [24]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|always8~23 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always8~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always8~16 .clock_enable_mode = "false";
defparam \b2v_inst9|always8~16 .lut_mask = "0002";
defparam \b2v_inst9|always8~16 .operation_mode = "normal";
defparam \b2v_inst9|always8~16 .output_mode = "comb_only";
defparam \b2v_inst9|always8~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M17
flex10ke_lcell \b2v_inst9|always8~14 (
// Equation(s):
// \b2v_inst9|always8~26  = !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [21] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [29] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [28] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [26]

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [21]),
	.datab(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [29]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [28]),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [26]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always8~14_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|always8~26 ));
// synopsys translate_off
defparam \b2v_inst9|always8~14 .clock_enable_mode = "false";
defparam \b2v_inst9|always8~14 .lut_mask = "0001";
defparam \b2v_inst9|always8~14 .operation_mode = "normal";
defparam \b2v_inst9|always8~14 .output_mode = "none";
defparam \b2v_inst9|always8~14 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M17
flex10ke_lcell \b2v_inst9|always8~17 (
// Equation(s):
// \b2v_inst9|always8~17_combout  = (!\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [30] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [18] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [25] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [23]) & CASCADE(\b2v_inst9|always8~26 )

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [30]),
	.datab(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [18]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [25]),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [23]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|always8~26 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always8~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always8~17 .clock_enable_mode = "false";
defparam \b2v_inst9|always8~17 .lut_mask = "0001";
defparam \b2v_inst9|always8~17 .operation_mode = "normal";
defparam \b2v_inst9|always8~17 .output_mode = "comb_only";
defparam \b2v_inst9|always8~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M32
flex10ke_lcell \b2v_inst9|always36~3 (
// Equation(s):
// \b2v_inst9|always36~3_combout  = \b2v_inst4|is_BAR0_DEVICE1_address~regout  & \b2v_inst9|com_state.COMF_LCR_WRITE~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datad(\b2v_inst9|com_state.COMF_LCR_WRITE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always36~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always36~3 .clock_enable_mode = "false";
defparam \b2v_inst9|always36~3 .lut_mask = "f000";
defparam \b2v_inst9|always36~3 .operation_mode = "normal";
defparam \b2v_inst9|always36~3 .output_mode = "comb_only";
defparam \b2v_inst9|always36~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K37
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[8] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [8] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [8] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [8]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [8]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[8] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[8] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[8] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[8] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K37
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[9] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [9] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [9] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [9]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [9]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[9] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[9] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[9] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[9] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K37
flex10ke_lcell \b2v_inst9|Equal17~17 (
// Equation(s):
// \b2v_inst9|Equal17~35  = \b2v_inst9|DLM_COM1 [1] & \b2v_inst9|bauddiv_counter_RX [9] & (\b2v_inst9|DLM_COM1 [0] $ !\b2v_inst9|bauddiv_counter_RX [8]) # !\b2v_inst9|DLM_COM1 [1] & !\b2v_inst9|bauddiv_counter_RX [9] & (\b2v_inst9|DLM_COM1 [0] $ 
// !\b2v_inst9|bauddiv_counter_RX [8])

	.dataa(\b2v_inst9|DLM_COM1 [1]),
	.datab(\b2v_inst9|DLM_COM1 [0]),
	.datac(\b2v_inst9|bauddiv_counter_RX [8]),
	.datad(\b2v_inst9|bauddiv_counter_RX [9]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal17~17_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Equal17~35 ));
// synopsys translate_off
defparam \b2v_inst9|Equal17~17 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal17~17 .lut_mask = "8241";
defparam \b2v_inst9|Equal17~17 .operation_mode = "normal";
defparam \b2v_inst9|Equal17~17 .output_mode = "none";
defparam \b2v_inst9|Equal17~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K37
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[1] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [1] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [1] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [1]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[1] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[1] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[1] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[1] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K37
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[4] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [4] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [4] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [4]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[4] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[4] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[4] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[4] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K37
flex10ke_lcell \b2v_inst9|Equal17~25 (
// Equation(s):
// \b2v_inst9|Equal17~25_combout  = (\b2v_inst9|DLL_COM1 [4] & \b2v_inst9|bauddiv_counter_RX [4] & (\b2v_inst9|DLL_COM1 [1] $ !\b2v_inst9|bauddiv_counter_RX [1]) # !\b2v_inst9|DLL_COM1 [4] & !\b2v_inst9|bauddiv_counter_RX [4] & (\b2v_inst9|DLL_COM1 [1] $ 
// !\b2v_inst9|bauddiv_counter_RX [1])) & CASCADE(\b2v_inst9|Equal17~35 )

	.dataa(\b2v_inst9|DLL_COM1 [4]),
	.datab(\b2v_inst9|DLL_COM1 [1]),
	.datac(\b2v_inst9|bauddiv_counter_RX [1]),
	.datad(\b2v_inst9|bauddiv_counter_RX [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Equal17~35 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal17~25_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal17~25 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal17~25 .lut_mask = "8241";
defparam \b2v_inst9|Equal17~25 .operation_mode = "normal";
defparam \b2v_inst9|Equal17~25 .output_mode = "comb_only";
defparam \b2v_inst9|Equal17~25 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K33
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[0] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [0] = DFFEA(\b2v_inst9|bauddiv_counter_RX~50_combout  # !\b2v_inst9|bauddiv_counter_RX [0], GLOBAL(\baudclk_221184kHz~dataout ), , , , , )
// \b2v_inst9|Add3|adder|result_node|cs_buffer[0]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [0])

	.dataa(\b2v_inst9|bauddiv_counter_RX [0]),
	.datab(\b2v_inst9|bauddiv_counter_RX~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [0]),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[0]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[0] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[0] .lut_mask = "ddaa";
defparam \b2v_inst9|bauddiv_counter_RX[0] .operation_mode = "arithmetic";
defparam \b2v_inst9|bauddiv_counter_RX[0] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K46
flex10ke_lcell \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[1] (
// Equation(s):
// \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[1]~COUT  = CARRY( & (\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[0]~COUT ))

	.dataa(vcc),
	.datab(\b2v_inst9|always27~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always27~0_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[0]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [1]),
	.cout(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[1]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[1] .cin_used = "true";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[1] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[1] .lut_mask = "3ca0";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[1] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[1] .output_mode = "none";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M6
flex10ke_lcell \b2v_inst1|Selector40~4 (
// Equation(s):
// \b2v_inst1|Selector40~4_combout  = \irdy~dataout  # !\b2v_inst1|lpt_state.LPTF_PXR_READ~regout  & !\b2v_inst1|lpt_state.LPTF_PCR_READ~regout  & !\b2v_inst1|lpt_state.LPTF_PSR_READ~regout 

	.dataa(\irdy~dataout ),
	.datab(\b2v_inst1|lpt_state.LPTF_PXR_READ~regout ),
	.datac(\b2v_inst1|lpt_state.LPTF_PCR_READ~regout ),
	.datad(\b2v_inst1|lpt_state.LPTF_PSR_READ~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|Selector40~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|Selector40~4 .clock_enable_mode = "false";
defparam \b2v_inst1|Selector40~4 .lut_mask = "aaab";
defparam \b2v_inst1|Selector40~4 .operation_mode = "normal";
defparam \b2v_inst1|Selector40~4 .output_mode = "comb_only";
defparam \b2v_inst1|Selector40~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M5
flex10ke_lcell \b2v_inst1|WideNor0~0 (
// Equation(s):
// \b2v_inst1|WideNor0~0_combout  = !\b2v_inst1|Equal1~0_combout  & !\b2v_inst1|Equal5~0_combout  & !\b2v_inst1|Equal2~0_combout 

	.dataa(vcc),
	.datab(\b2v_inst1|Equal1~0_combout ),
	.datac(\b2v_inst1|Equal5~0_combout ),
	.datad(\b2v_inst1|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|WideNor0~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|WideNor0~0 .clock_enable_mode = "false";
defparam \b2v_inst1|WideNor0~0 .lut_mask = "0003";
defparam \b2v_inst1|WideNor0~0 .operation_mode = "normal";
defparam \b2v_inst1|WideNor0~0 .output_mode = "comb_only";
defparam \b2v_inst1|WideNor0~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M5
flex10ke_lcell \b2v_inst1|WideNor0~1 (
// Equation(s):
// \b2v_inst1|WideNor0~1_combout  = \b2v_inst1|WideNor0~0_combout  & !\b2v_inst1|Equal6~0_combout  & !\b2v_inst1|Equal4~0_combout 

	.dataa(vcc),
	.datab(\b2v_inst1|WideNor0~0_combout ),
	.datac(\b2v_inst1|Equal6~0_combout ),
	.datad(\b2v_inst1|Equal4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|WideNor0~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|WideNor0~1 .clock_enable_mode = "false";
defparam \b2v_inst1|WideNor0~1 .lut_mask = "000c";
defparam \b2v_inst1|WideNor0~1 .operation_mode = "normal";
defparam \b2v_inst1|WideNor0~1 .output_mode = "comb_only";
defparam \b2v_inst1|WideNor0~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P4
flex10ke_lcell \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal11~0_combout  # \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal11~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P4
flex10ke_lcell \b2v_inst4|Selector64~19 (
// Equation(s):
// \b2v_inst4|Selector64~39  = \irdy~dataout  # !\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout  & !\b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0~regout  & !\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout 

	.dataa(\irdy~dataout ),
	.datab(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout ),
	.datac(\b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE0~regout ),
	.datad(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector64~19_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Selector64~39 ));
// synopsys translate_off
defparam \b2v_inst4|Selector64~19 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector64~19 .lut_mask = "aaab";
defparam \b2v_inst4|Selector64~19 .operation_mode = "normal";
defparam \b2v_inst4|Selector64~19 .output_mode = "none";
defparam \b2v_inst4|Selector64~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P4
flex10ke_lcell \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal29~1_combout  # \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal29~1_combout ),
	.datac(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P4
flex10ke_lcell \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal34~2_combout  # \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal34~2_combout ),
	.datac(\b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P4
flex10ke_lcell \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal31~0_combout  # \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal31~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P4
flex10ke_lcell \b2v_inst4|Selector64~26 (
// Equation(s):
// \b2v_inst4|Selector64~26_combout  = (\irdy~dataout  # !\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1~regout  & !\b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1~regout  & !\b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1~regout ) & 
// CASCADE(\b2v_inst4|Selector64~39 )

	.dataa(\irdy~dataout ),
	.datab(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE1~regout ),
	.datac(\b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE1~regout ),
	.datad(\b2v_inst4|cs_state.CS_CARDBUS_WRITE_DEVICE1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Selector64~39 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector64~26_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector64~26 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector64~26 .lut_mask = "aaab";
defparam \b2v_inst4|Selector64~26 .operation_mode = "normal";
defparam \b2v_inst4|Selector64~26 .output_mode = "comb_only";
defparam \b2v_inst4|Selector64~26 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P5
flex10ke_lcell \b2v_inst4|Equal13~1 (
// Equation(s):
// \b2v_inst4|Equal13~1_combout  = \b2v_inst4|Equal13~0_combout  & \b2v_inst4|Equal5~0_combout  & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [3]

	.dataa(\b2v_inst4|Equal13~0_combout ),
	.datab(\b2v_inst4|Equal5~0_combout ),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal13~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal13~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal13~1 .lut_mask = "0008";
defparam \b2v_inst4|Equal13~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal13~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal13~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P22
flex10ke_lcell \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal7~1_combout  # \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal7~1_combout ),
	.datac(\b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P22
flex10ke_lcell \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal18~0_combout  # \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal18~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P22
flex10ke_lcell \b2v_inst4|Selector64~21 (
// Equation(s):
// \b2v_inst4|Selector64~42  = \irdy~dataout  # !\b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0~regout  & !\b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0~regout  & !\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout 

	.dataa(\irdy~dataout ),
	.datab(\b2v_inst4|cs_state.CS_CLASSCODE_WRITE_DEVICE0~regout ),
	.datac(\b2v_inst4|cs_state.CS_CAP_POINTER_WRITE_DEVICE0~regout ),
	.datad(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector64~21_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Selector64~42 ));
// synopsys translate_off
defparam \b2v_inst4|Selector64~21 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector64~21 .lut_mask = "aaab";
defparam \b2v_inst4|Selector64~21 .operation_mode = "normal";
defparam \b2v_inst4|Selector64~21 .output_mode = "none";
defparam \b2v_inst4|Selector64~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P22
flex10ke_lcell \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal32~0_combout  # \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1~regout  & !\irdy~dataout ) # 
// !\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal32~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P22
flex10ke_lcell \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal10~0_combout  # \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal10~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P22
flex10ke_lcell \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal21~1_combout  # \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal21~1_combout ),
	.datac(\b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P22
flex10ke_lcell \b2v_inst4|Selector64~27 (
// Equation(s):
// \b2v_inst4|Selector64~27_combout  = (\irdy~dataout  # !\b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1~regout  & !\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0~regout  & !\b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1~regout ) & 
// CASCADE(\b2v_inst4|Selector64~42 )

	.dataa(\irdy~dataout ),
	.datab(\b2v_inst4|cs_state.CS_SUBSYSTEM_VENDOR_WRITE_DEVICE1~regout ),
	.datac(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE0~regout ),
	.datad(\b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Selector64~42 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector64~27_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector64~27 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector64~27 .lut_mask = "aaab";
defparam \b2v_inst4|Selector64~27 .operation_mode = "normal";
defparam \b2v_inst4|Selector64~27 .output_mode = "comb_only";
defparam \b2v_inst4|Selector64~27 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P21
flex10ke_lcell \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal30~0_combout  # \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal30~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P21
flex10ke_lcell \b2v_inst4|cs_state.CS_RESERVED (
// Equation(s):
// \b2v_inst4|cs_state.CS_RESERVED~regout  = DFFEA(\b2v_inst4|cs_state.CS_RESERVED~regout  & (\b2v_inst4|cs_state.CS_IDLE~regout  & !\b2v_inst4|cs_state~304_combout  # !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_RESERVED~regout  & 
// \b2v_inst4|cs_state.CS_IDLE~regout  & (!\b2v_inst4|cs_state~304_combout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_RESERVED~regout ),
	.datab(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datac(\irdy~dataout ),
	.datad(\b2v_inst4|cs_state~304_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_RESERVED~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_RESERVED .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_RESERVED .lut_mask = "0ace";
defparam \b2v_inst4|cs_state.CS_RESERVED .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_RESERVED .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_RESERVED .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P21
flex10ke_lcell \b2v_inst4|Selector64~23 (
// Equation(s):
// \b2v_inst4|Selector64~23_combout  = \irdy~dataout  # !\b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1~regout  & !\b2v_inst4|cs_state.CS_RESERVED~regout  & !\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout 

	.dataa(\irdy~dataout ),
	.datab(\b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE1~regout ),
	.datac(\b2v_inst4|cs_state.CS_RESERVED~regout ),
	.datad(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector64~23_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector64~23 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector64~23 .lut_mask = "aaab";
defparam \b2v_inst4|Selector64~23 .operation_mode = "normal";
defparam \b2v_inst4|Selector64~23 .output_mode = "comb_only";
defparam \b2v_inst4|Selector64~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P21
flex10ke_lcell \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal5~4_combout  # \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal5~4_combout ),
	.datac(\b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P21
flex10ke_lcell \b2v_inst4|Selector64~24 (
// Equation(s):
// \b2v_inst4|Selector64~46  = \b2v_inst4|Selector64~23_combout  & (\irdy~dataout  # !\b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0~regout  & !\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout )

	.dataa(\b2v_inst4|Selector64~23_combout ),
	.datab(\irdy~dataout ),
	.datac(\b2v_inst4|cs_state.CS_VIDPID_WRITE_DEVICE0~regout ),
	.datad(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector64~24_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Selector64~46 ));
// synopsys translate_off
defparam \b2v_inst4|Selector64~24 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector64~24 .lut_mask = "888a";
defparam \b2v_inst4|Selector64~24 .operation_mode = "normal";
defparam \b2v_inst4|Selector64~24 .output_mode = "none";
defparam \b2v_inst4|Selector64~24 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P21
flex10ke_lcell \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal14~0_combout  # \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal14~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P21
flex10ke_lcell \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal27~0_combout  # \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal27~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P3
flex10ke_lcell \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal33~0_combout  # \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1~regout  & !\irdy~dataout ) # 
// !\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal33~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P21
flex10ke_lcell \b2v_inst4|Selector64~28 (
// Equation(s):
// \b2v_inst4|Selector64~28_combout  = (\irdy~dataout  # !\b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0~regout  & !\b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1~regout  & !\b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1~regout ) & 
// CASCADE(\b2v_inst4|Selector64~46 )

	.dataa(\irdy~dataout ),
	.datab(\b2v_inst4|cs_state.CS_BAR5_WRITE_DEVICE0~regout ),
	.datac(\b2v_inst4|cs_state.CS_BAR2_WRITE_DEVICE1~regout ),
	.datad(\b2v_inst4|cs_state.CS_EXPANSION_ROM_BAR_WRITE_DEVICE1~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Selector64~46 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector64~28_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector64~28 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector64~28 .lut_mask = "aaab";
defparam \b2v_inst4|Selector64~28 .operation_mode = "normal";
defparam \b2v_inst4|Selector64~28 .output_mode = "comb_only";
defparam \b2v_inst4|Selector64~28 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P5
flex10ke_lcell \b2v_inst4|Equal30~0 (
// Equation(s):
// \b2v_inst4|Equal30~0_combout  = \b2v_inst4|in_adress [2] & \b2v_inst4|Equal5~1_combout  & \b2v_inst4|Selector1~0_combout  & !\b2v_inst4|in_adress [3]

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|Equal5~1_combout ),
	.datac(\b2v_inst4|Selector1~0_combout ),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal30~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal30~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal30~0 .lut_mask = "0080";
defparam \b2v_inst4|Equal30~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal30~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal30~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P1
flex10ke_lcell \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal22~1_combout  # \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  
// & (\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal22~1_combout ),
	.datac(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I22
flex10ke_lcell \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal6~0_combout  # \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal6~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S35
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[0] (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] = DFFEA((\b2v_inst9|Equal15~13_combout  $ \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]) & VCC, GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , \b2v_inst9|Equal15~13_combout 
// , , )
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[0]~COUT  = CARRY(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0])

	.dataa(\b2v_inst9|Equal15~13_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.cout(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[0]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[0] .clock_enable_mode = "true";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[0] .lut_mask = "66aa";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[0] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[0] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K36
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0_combout  = \b2v_inst4|is_BAR0_DEVICE1_address~regout  & \b2v_inst9|com_state.COMF_RX_READ~regout  & !\b2v_inst9|FIFO_RX_COM1_empty~regout 

	.dataa(vcc),
	.datab(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datac(\b2v_inst9|com_state.COMF_RX_READ~regout ),
	.datad(\b2v_inst9|FIFO_RX_COM1_empty~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0 .lut_mask = "00c0";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S36
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~200 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~200_combout  = \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~200_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~200 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~200 .lut_mask = "0200";
defparam \b2v_inst9|FIFO_RX_COM1~200 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~200 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~200 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M20
flex10ke_lcell \b2v_inst9|com_state.COMF_DLM_WRITE (
// Equation(s):
// \b2v_inst9|com_state.COMF_DLM_WRITE~regout  = DFFEA(\b2v_inst9|Selector59~0_combout  & (\b2v_inst9|Equal3~2_combout  # \b2v_inst9|com_state.COMF_DLM_WRITE~regout  & !\irdy~dataout ) # !\b2v_inst9|Selector59~0_combout  & 
// (\b2v_inst9|com_state.COMF_DLM_WRITE~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|Selector59~0_combout ),
	.datab(\b2v_inst9|Equal3~2_combout ),
	.datac(\b2v_inst9|com_state.COMF_DLM_WRITE~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_DLM_WRITE~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_DLM_WRITE .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_DLM_WRITE .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_DLM_WRITE .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_DLM_WRITE .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_DLM_WRITE .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K43
flex10ke_lcell \b2v_inst9|always36~1 (
// Equation(s):
// \b2v_inst9|always36~1_combout  = \b2v_inst4|is_BAR0_DEVICE1_address~regout  & \b2v_inst9|com_state.COMF_DLM_WRITE~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datad(\b2v_inst9|com_state.COMF_DLM_WRITE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always36~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always36~1 .clock_enable_mode = "false";
defparam \b2v_inst9|always36~1 .lut_mask = "f000";
defparam \b2v_inst9|always36~1 .operation_mode = "normal";
defparam \b2v_inst9|always36~1 .output_mode = "comb_only";
defparam \b2v_inst9|always36~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K43
flex10ke_lcell \b2v_inst9|always36~0 (
// Equation(s):
// \b2v_inst9|always36~0_combout  = \b2v_inst4|is_BAR0_DEVICE1_address~regout  & \b2v_inst9|com_state.COMF_DLL_WRITE~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datad(\b2v_inst9|com_state.COMF_DLL_WRITE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always36~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always36~0 .clock_enable_mode = "false";
defparam \b2v_inst9|always36~0 .lut_mask = "f000";
defparam \b2v_inst9|always36~0 .operation_mode = "normal";
defparam \b2v_inst9|always36~0 .output_mode = "comb_only";
defparam \b2v_inst9|always36~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K48
flex10ke_lcell \b2v_inst9|interrupt_condition~12 (
// Equation(s):
// \b2v_inst9|interrupt_condition~12_combout  = \b2v_inst9|IER_COM1 [2] & (\b2v_inst9|parity_error_int_flag~regout  # \b2v_inst9|framing_error_int_flag~regout )

	.dataa(vcc),
	.datab(\b2v_inst9|IER_COM1 [2]),
	.datac(\b2v_inst9|parity_error_int_flag~regout ),
	.datad(\b2v_inst9|framing_error_int_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|interrupt_condition~12_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|interrupt_condition~12 .clock_enable_mode = "false";
defparam \b2v_inst9|interrupt_condition~12 .lut_mask = "ccc0";
defparam \b2v_inst9|interrupt_condition~12 .operation_mode = "normal";
defparam \b2v_inst9|interrupt_condition~12 .output_mode = "comb_only";
defparam \b2v_inst9|interrupt_condition~12 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P22
flex10ke_lcell \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0 (
// Equation(s):
// \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal20~0_combout  # \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  
// & (\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal20~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M20
flex10ke_lcell \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal36~0_combout  # \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  
// & (\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal36~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K48
flex10ke_lcell \b2v_inst9|IIR_COM1~22 (
// Equation(s):
// \b2v_inst9|IIR_COM1~22_combout  = \b2v_inst9|interrupt_condition~12_combout  # \b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag~regout  # !\b2v_inst9|FIFO_RX_COM1_timeout_int_flag~regout  # !\b2v_inst9|IER_COM1 [0]

	.dataa(\b2v_inst9|interrupt_condition~12_combout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag~regout ),
	.datac(\b2v_inst9|IER_COM1 [0]),
	.datad(\b2v_inst9|FIFO_RX_COM1_timeout_int_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|IIR_COM1~22_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IIR_COM1~22 .clock_enable_mode = "false";
defparam \b2v_inst9|IIR_COM1~22 .lut_mask = "efff";
defparam \b2v_inst9|IIR_COM1~22 .operation_mode = "normal";
defparam \b2v_inst9|IIR_COM1~22 .output_mode = "comb_only";
defparam \b2v_inst9|IIR_COM1~22 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P3
flex10ke_lcell \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1 (
// Equation(s):
// \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal26~0_combout  # \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & 
// (\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal26~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1 .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1 .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1 .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K19
flex10ke_lcell \b2v_inst9|MCR_COM1[6] (
// Equation(s):
// \b2v_inst9|MCR_COM1 [6] = DFFEA(\b2v_inst4|Mux1~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~4_combout , , )

	.dataa(\b2v_inst9|always36~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux1~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|MCR_COM1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|MCR_COM1[6] .clock_enable_mode = "true";
defparam \b2v_inst9|MCR_COM1[6] .lut_mask = "ff00";
defparam \b2v_inst9|MCR_COM1[6] .operation_mode = "normal";
defparam \b2v_inst9|MCR_COM1[6] .output_mode = "reg_only";
defparam \b2v_inst9|MCR_COM1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_V43
flex10ke_lcell \b2v_inst9|WideXor5~0 (
// Equation(s):
// \b2v_inst9|WideXor5~0_combout  = \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5]~dataout  $ \b2v_inst9|WideXor7~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5]~dataout ),
	.datad(\b2v_inst9|WideXor7~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|WideXor5~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|WideXor5~0 .clock_enable_mode = "false";
defparam \b2v_inst9|WideXor5~0 .lut_mask = "0ff0";
defparam \b2v_inst9|WideXor5~0 .operation_mode = "normal";
defparam \b2v_inst9|WideXor5~0 .output_mode = "comb_only";
defparam \b2v_inst9|WideXor5~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I51
flex10ke_lcell \b2v_inst9|TSR_COM1~31 (
// Equation(s):
// \b2v_inst9|TSR_COM1~31_combout  = \b2v_inst9|LCR_COM1 [3] & !\b2v_inst9|LCR_COM1 [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|LCR_COM1 [3]),
	.datad(\b2v_inst9|LCR_COM1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|TSR_COM1~31_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1~31 .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1~31 .lut_mask = "00f0";
defparam \b2v_inst9|TSR_COM1~31 .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1~31 .output_mode = "comb_only";
defparam \b2v_inst9|TSR_COM1~31 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I51
flex10ke_lcell \b2v_inst9|TSR_COM1~41 (
// Equation(s):
// \b2v_inst9|TSR_COM1~41_combout  = (\b2v_inst9|WideXor5~0_combout  & (\b2v_inst9|LCR_COM1 [5] # !\b2v_inst9|LCR_COM1 [4]) # !\b2v_inst9|WideXor5~0_combout  & (\b2v_inst9|LCR_COM1 [4]) # !\b2v_inst9|TSR_COM1~31_combout ) & CASCADE(\b2v_inst9|TSR_COM1~67 )

	.dataa(\b2v_inst9|LCR_COM1 [5]),
	.datab(\b2v_inst9|WideXor5~0_combout ),
	.datac(\b2v_inst9|LCR_COM1 [4]),
	.datad(\b2v_inst9|TSR_COM1~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|TSR_COM1~67 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|TSR_COM1~41_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1~41 .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1~41 .lut_mask = "bcff";
defparam \b2v_inst9|TSR_COM1~41 .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1~41 .output_mode = "comb_only";
defparam \b2v_inst9|TSR_COM1~41 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K31
flex10ke_lcell \b2v_inst9|Add2|adder|unreg_res_node[15] (
// Equation(s):
// \b2v_inst9|Add2|adder|unreg_res_node [15] = \b2v_inst9|Add2|adder|result_node|cs_buffer[14]~COUT  $ \b2v_inst9|bauddiv_counter_TX [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|bauddiv_counter_TX [15]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add2|adder|result_node|cs_buffer[14]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add2|adder|unreg_res_node [15]),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add2|adder|unreg_res_node[15] .cin_used = "true";
defparam \b2v_inst9|Add2|adder|unreg_res_node[15] .clock_enable_mode = "false";
defparam \b2v_inst9|Add2|adder|unreg_res_node[15] .lut_mask = "0ff0";
defparam \b2v_inst9|Add2|adder|unreg_res_node[15] .operation_mode = "normal";
defparam \b2v_inst9|Add2|adder|unreg_res_node[15] .output_mode = "comb_only";
defparam \b2v_inst9|Add2|adder|unreg_res_node[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M9
flex10ke_lcell \b2v_inst9|Equal11~0 (
// Equation(s):
// \b2v_inst9|Equal11~0_combout  = \b2v_inst4|in_adress [2] & \b2v_inst9|Equal2~2_combout  & !\b2v_inst4|in_command [0]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [2]),
	.datac(\b2v_inst9|Equal2~2_combout ),
	.datad(\b2v_inst4|in_command [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal11~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal11~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal11~0 .lut_mask = "00c0";
defparam \b2v_inst9|Equal11~0 .operation_mode = "normal";
defparam \b2v_inst9|Equal11~0 .output_mode = "comb_only";
defparam \b2v_inst9|Equal11~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M3
flex10ke_lcell \b2v_inst9|Equal7~0 (
// Equation(s):
// \b2v_inst9|Equal7~0_combout  = \b2v_inst9|Equal2~2_combout  & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_command [0]

	.dataa(vcc),
	.datab(\b2v_inst9|Equal2~2_combout ),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_command [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal7~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal7~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal7~0 .lut_mask = "000c";
defparam \b2v_inst9|Equal7~0 .operation_mode = "normal";
defparam \b2v_inst9|Equal7~0 .output_mode = "comb_only";
defparam \b2v_inst9|Equal7~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M34
flex10ke_lcell \b2v_inst1|always3~12 (
// Equation(s):
// \b2v_inst1|always3~23  = !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [29] & !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [28] & !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [27] & !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [26]

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [29]),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [28]),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [27]),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [26]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|always3~12_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst1|always3~23 ));
// synopsys translate_off
defparam \b2v_inst1|always3~12 .clock_enable_mode = "false";
defparam \b2v_inst1|always3~12 .lut_mask = "0001";
defparam \b2v_inst1|always3~12 .operation_mode = "normal";
defparam \b2v_inst1|always3~12 .output_mode = "none";
defparam \b2v_inst1|always3~12 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M34
flex10ke_lcell \b2v_inst1|always3~16 (
// Equation(s):
// \b2v_inst1|always3~16_combout  = (\b2v_inst4|is_BAR1_DEVICE1_address~regout  & !\irdy~dataout  & !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [31] & !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [30]) & CASCADE(\b2v_inst1|always3~23 )

	.dataa(\b2v_inst4|is_BAR1_DEVICE1_address~regout ),
	.datab(\irdy~dataout ),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [31]),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [30]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst1|always3~23 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|always3~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|always3~16 .clock_enable_mode = "false";
defparam \b2v_inst1|always3~16 .lut_mask = "0002";
defparam \b2v_inst1|always3~16 .operation_mode = "normal";
defparam \b2v_inst1|always3~16 .output_mode = "comb_only";
defparam \b2v_inst1|always3~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M34
flex10ke_lcell \b2v_inst1|always3~14 (
// Equation(s):
// \b2v_inst1|always3~26  = !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [21] & !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [20] & !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [19] & !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [18]

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [21]),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [20]),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [19]),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [18]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|always3~14_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst1|always3~26 ));
// synopsys translate_off
defparam \b2v_inst1|always3~14 .clock_enable_mode = "false";
defparam \b2v_inst1|always3~14 .lut_mask = "0001";
defparam \b2v_inst1|always3~14 .operation_mode = "normal";
defparam \b2v_inst1|always3~14 .output_mode = "none";
defparam \b2v_inst1|always3~14 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M34
flex10ke_lcell \b2v_inst1|always3~17 (
// Equation(s):
// \b2v_inst1|always3~17_combout  = (!\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [25] & !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [24] & !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [23] & !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [22]) & CASCADE(\b2v_inst1|always3~26 )

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [25]),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [24]),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [23]),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [22]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst1|always3~26 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|always3~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|always3~17 .clock_enable_mode = "false";
defparam \b2v_inst1|always3~17 .lut_mask = "0001";
defparam \b2v_inst1|always3~17 .operation_mode = "normal";
defparam \b2v_inst1|always3~17 .output_mode = "comb_only";
defparam \b2v_inst1|always3~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M36
flex10ke_lcell \b2v_inst4|Equal43~33 (
// Equation(s):
// \b2v_inst4|Equal43~33_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [24] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[24]~7 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[24]~7 ),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [24]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~33_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~33 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~33 .lut_mask = "03fc";
defparam \b2v_inst4|Equal43~33 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~33 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~33 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M37
flex10ke_lcell \b2v_inst4|Equal43~34 (
// Equation(s):
// \b2v_inst4|Equal43~74  = !\b2v_inst4|Equal43~33_combout  & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [16] $ (!\ad[16]~15  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [16]),
	.datab(\ad[16]~15 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal43~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~34_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Equal43~74 ));
// synopsys translate_off
defparam \b2v_inst4|Equal43~34 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~34 .lut_mask = "00a9";
defparam \b2v_inst4|Equal43~34 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~34 .output_mode = "none";
defparam \b2v_inst4|Equal43~34 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M29
flex10ke_lcell \b2v_inst4|Equal43~35 (
// Equation(s):
// \b2v_inst4|Equal43~35_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [20] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[20]~11 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[20]~11 ),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [20]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~35_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~35 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~35 .lut_mask = "03fc";
defparam \b2v_inst4|Equal43~35 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~35 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~35 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M37
flex10ke_lcell \b2v_inst4|Equal43~51 (
// Equation(s):
// \b2v_inst4|Equal43~51_combout  = (!\b2v_inst4|Equal43~35_combout  & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [17] $ (!\ad[17]~14  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))) & CASCADE(\b2v_inst4|Equal43~74 )

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [17]),
	.datab(\ad[17]~14 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal43~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Equal43~74 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~51_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~51 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~51 .lut_mask = "00a9";
defparam \b2v_inst4|Equal43~51 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~51 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~51 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S28
flex10ke_lcell \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[1] (
// Equation(s):
// \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [1] = DFFEA((\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [1] $ (\b2v_inst9|RSR_enable~regout  & \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[0]~COUT )) & 
// \b2v_inst9|Equal15~13_wirecell_combout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )
// \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[1]~COUT  = CARRY(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [1] & (\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[0]~COUT ))

	.dataa(\b2v_inst9|RSR_enable~regout ),
	.datab(\b2v_inst9|Equal15~13_wirecell_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[0]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [1]),
	.cout(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[1]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[1] .cin_used = "true";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[1] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[1] .lut_mask = "6ca0";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[1] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[1] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S27
flex10ke_lcell \b2v_inst9|Equal15~6 (
// Equation(s):
// \b2v_inst9|Equal15~6_combout  = \b2v_inst9|LCR_COM1 [1] $ \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|LCR_COM1 [1]),
	.datad(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal15~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal15~6 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal15~6 .lut_mask = "0ff0";
defparam \b2v_inst9|Equal15~6 .operation_mode = "normal";
defparam \b2v_inst9|Equal15~6 .output_mode = "comb_only";
defparam \b2v_inst9|Equal15~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K35
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[8] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [8] = \b2v_inst9|bauddiv_counter_RX [8] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[7]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[8]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [8] & \b2v_inst9|Add3|adder|result_node|cs_buffer[7]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[7]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [8]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[8]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[8] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[8] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[8] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[8] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[8] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K35
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[9] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [9] = \b2v_inst9|bauddiv_counter_RX [9] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[8]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[9]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [9] & \b2v_inst9|Add3|adder|result_node|cs_buffer[8]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[8]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [9]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[9]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[9] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[9] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[9] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[9] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[9] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K33
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[1] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [1] = \b2v_inst9|bauddiv_counter_RX [1] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[0]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[1]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [1] & \b2v_inst9|Add3|adder|result_node|cs_buffer[0]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[0]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [1]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[1]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[1] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[1] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[1] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[1] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[1] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K33
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[4] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [4] = \b2v_inst9|bauddiv_counter_RX [4] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[3]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[4]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [4] & \b2v_inst9|Add3|adder|result_node|cs_buffer[3]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[3]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [4]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[4]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[4] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[4] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[4] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[4] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[4] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K35
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[10] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [10] = \b2v_inst9|bauddiv_counter_RX [10] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[9]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[10]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [10] & \b2v_inst9|Add3|adder|result_node|cs_buffer[9]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[9]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [10]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[10]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[10] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[10] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[10] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[10] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[10] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K35
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[11] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [11] = \b2v_inst9|bauddiv_counter_RX [11] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[10]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[11]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [11] & \b2v_inst9|Add3|adder|result_node|cs_buffer[10]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[10]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [11]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[11]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[11] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[11] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[11] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[11] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[11] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K33
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[2] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [2] = \b2v_inst9|bauddiv_counter_RX [2] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[1]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[2]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [2] & \b2v_inst9|Add3|adder|result_node|cs_buffer[1]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[1]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [2]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[2]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[2] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[2] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[2] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[2] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[2] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K33
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[3] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [3] = \b2v_inst9|bauddiv_counter_RX [3] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[2]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[3]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [3] & \b2v_inst9|Add3|adder|result_node|cs_buffer[2]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[2]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [3]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[3]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[3] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[3] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[3] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[3] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[3] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K35
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[12] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [12] = \b2v_inst9|bauddiv_counter_RX [12] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[11]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[12]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [12] & \b2v_inst9|Add3|adder|result_node|cs_buffer[11]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[11]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [12]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[12]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[12] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[12] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[12] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[12] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[12] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K33
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[5] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [5] = \b2v_inst9|bauddiv_counter_RX [5] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[4]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[5]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [5] & \b2v_inst9|Add3|adder|result_node|cs_buffer[4]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[4]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [5]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[5]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[5] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[5] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[5] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[5] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[5] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K35
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[14] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [14] = \b2v_inst9|bauddiv_counter_RX [14] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[13]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[14]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [14] & \b2v_inst9|Add3|adder|result_node|cs_buffer[13]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[13]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [14]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[14]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[14] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[14] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[14] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[14] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[14] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K33
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[6] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [6] = \b2v_inst9|bauddiv_counter_RX [6] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[5]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[6]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [6] & \b2v_inst9|Add3|adder|result_node|cs_buffer[5]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[5]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [6]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[6]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[6] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[6] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[6] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[6] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[6] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K33
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[7] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [7] = \b2v_inst9|bauddiv_counter_RX [7] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[6]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[7]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [7] & \b2v_inst9|Add3|adder|result_node|cs_buffer[6]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[6]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [7]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[7]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[7] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[7] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[7] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[7] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[7] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K35
flex10ke_lcell \b2v_inst9|Add3|adder|result_node|cs_buffer[13] (
// Equation(s):
// \b2v_inst9|Add3|adder|result_node|cs_buffer [13] = \b2v_inst9|bauddiv_counter_RX [13] $ \b2v_inst9|Add3|adder|result_node|cs_buffer[12]~COUT 
// \b2v_inst9|Add3|adder|result_node|cs_buffer[13]~COUT  = CARRY(\b2v_inst9|bauddiv_counter_RX [13] & \b2v_inst9|Add3|adder|result_node|cs_buffer[12]~COUT )

	.dataa(vcc),
	.datab(\b2v_inst9|bauddiv_counter_RX [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[12]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|result_node|cs_buffer [13]),
	.regout(),
	.cout(\b2v_inst9|Add3|adder|result_node|cs_buffer[13]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[13] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[13] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[13] .lut_mask = "3cc0";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[13] .operation_mode = "arithmetic";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[13] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|result_node|cs_buffer[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S35
flex10ke_lcell \b2v_inst9|Equal1~4 (
// Equation(s):
// \b2v_inst9|Equal1~9  = \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] $ 
// !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]) # !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & 
// (\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] $ !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0])

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datad(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal1~4_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Equal1~9 ));
// synopsys translate_off
defparam \b2v_inst9|Equal1~4 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal1~4 .lut_mask = "8241";
defparam \b2v_inst9|Equal1~4 .operation_mode = "normal";
defparam \b2v_inst9|Equal1~4 .output_mode = "none";
defparam \b2v_inst9|Equal1~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S35
flex10ke_lcell \b2v_inst9|Equal1~6 (
// Equation(s):
// \b2v_inst9|Equal1~6_combout  = (\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3] & \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] $ 
// !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]) # !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3] & !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & 
// (\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] $ !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1])) & CASCADE(\b2v_inst9|Equal1~9 )

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datad(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Equal1~9 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal1~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal1~6 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal1~6 .lut_mask = "8241";
defparam \b2v_inst9|Equal1~6 .operation_mode = "normal";
defparam \b2v_inst9|Equal1~6 .output_mode = "comb_only";
defparam \b2v_inst9|Equal1~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K46
flex10ke_lcell \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[0] (
// Equation(s):
// \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[0]~COUT  = CARRY()

	.dataa(vcc),
	.datab(\b2v_inst9|always27~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always27~0_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell [0]),
	.cout(\b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[0]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[0] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[0] .lut_mask = "33aa";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[0] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[0] .output_mode = "none";
defparam \b2v_inst9|RSR_COM1_timeout_counter_rtl_0|wysi_counter|counter_cell[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S18
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~54 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~54_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~208_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~208_combout  & (\b2v_inst9|FIFO_RX_COM1~54_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~54_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~54_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~208_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~54_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~54 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~54 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~54 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~54 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~54 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S25
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~46 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~46_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~206_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~206_combout  & (\b2v_inst9|FIFO_RX_COM1~46_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~46_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~46_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~206_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~46_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~46 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~46 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~46 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~46 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~46 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S21
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~38 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~38_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~210_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~210_combout  & (\b2v_inst9|FIFO_RX_COM1~38_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~38_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~38_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~210_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~38_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~38 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~38 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~38 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~38 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~38 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S21
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~326 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~326_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1~46_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~38_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~46_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datad(\b2v_inst9|FIFO_RX_COM1~38_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~326_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~326 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~326 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~326 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~326 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~326 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S3
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~62 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~62_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~212_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~212_combout  & (\b2v_inst9|FIFO_RX_COM1~62_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~62_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~62_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~212_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~62_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~62 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~62 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~62 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~62 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~62 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S3
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~327 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~327_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~326_combout  & (\b2v_inst9|FIFO_RX_COM1~62_regout ) # !\b2v_inst9|FIFO_RX_COM1~326_combout  & 
// \b2v_inst9|FIFO_RX_COM1~54_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~326_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~54_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1~326_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~62_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~327_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~327 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~327 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~327 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~327 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~327 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S39
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~78 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~78_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~200_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~200_combout  & (\b2v_inst9|FIFO_RX_COM1~78_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~78_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~78_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~200_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~78_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~78 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~78 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~78 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~78 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~78 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S37
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~14 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~14_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~216_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~216_combout  & (\b2v_inst9|FIFO_RX_COM1~14_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~14_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~14_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~216_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~14_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~14 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~14 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~14 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~14 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~14 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S34
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~118 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~118_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~224_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~224_combout  & (\b2v_inst9|FIFO_RX_COM1~118_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~118_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~118_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~224_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~118_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~118 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~118 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~118 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~118 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~118 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K35
flex10ke_lcell \b2v_inst9|Add3|adder|unreg_res_node[15] (
// Equation(s):
// \b2v_inst9|Add3|adder|unreg_res_node [15] = \b2v_inst9|Add3|adder|result_node|cs_buffer[14]~COUT  $ \b2v_inst9|bauddiv_counter_RX [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|bauddiv_counter_RX [15]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(\b2v_inst9|Add3|adder|result_node|cs_buffer[14]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Add3|adder|unreg_res_node [15]),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Add3|adder|unreg_res_node[15] .cin_used = "true";
defparam \b2v_inst9|Add3|adder|unreg_res_node[15] .clock_enable_mode = "false";
defparam \b2v_inst9|Add3|adder|unreg_res_node[15] .lut_mask = "0ff0";
defparam \b2v_inst9|Add3|adder|unreg_res_node[15] .operation_mode = "normal";
defparam \b2v_inst9|Add3|adder|unreg_res_node[15] .output_mode = "comb_only";
defparam \b2v_inst9|Add3|adder|unreg_res_node[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M49
flex10ke_lcell \b2v_inst4|Equal44~33 (
// Equation(s):
// \b2v_inst4|Equal44~33_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [24] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[24]~7 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[24]~7 ),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [24]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~33_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~33 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~33 .lut_mask = "03fc";
defparam \b2v_inst4|Equal44~33 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~33 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~33 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M49
flex10ke_lcell \b2v_inst4|Equal44~34 (
// Equation(s):
// \b2v_inst4|Equal44~74  = !\b2v_inst4|Equal44~33_combout  & (\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [16] $ (!\ad[16]~15  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [16]),
	.datab(\ad[16]~15 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal44~33_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~34_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Equal44~74 ));
// synopsys translate_off
defparam \b2v_inst4|Equal44~34 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~34 .lut_mask = "00a9";
defparam \b2v_inst4|Equal44~34 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~34 .output_mode = "none";
defparam \b2v_inst4|Equal44~34 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M29
flex10ke_lcell \b2v_inst4|Equal44~35 (
// Equation(s):
// \b2v_inst4|Equal44~35_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [20] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[20]~11 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[20]~11 ),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [20]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~35_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~35 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~35 .lut_mask = "03fc";
defparam \b2v_inst4|Equal44~35 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~35 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~35 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M49
flex10ke_lcell \b2v_inst4|Equal44~51 (
// Equation(s):
// \b2v_inst4|Equal44~51_combout  = (!\b2v_inst4|Equal44~35_combout  & (\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [17] $ (!\ad[17]~14  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))) & CASCADE(\b2v_inst4|Equal44~74 )

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [17]),
	.datab(\ad[17]~14 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal44~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Equal44~74 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~51_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~51 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~51 .lut_mask = "00a9";
defparam \b2v_inst4|Equal44~51 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~51 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~51 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_O28
flex10ke_lcell \b2v_inst9|TSR_COM1~36 (
// Equation(s):
// \b2v_inst9|TSR_COM1~36_combout  = \b2v_inst9|Mux5~1_combout  & !\b2v_inst9|Mux5~2_combout  & !\b2v_inst9|LCR_COM1 [1] & !\b2v_inst9|LCR_COM1 [3]

	.dataa(\b2v_inst9|Mux5~1_combout ),
	.datab(\b2v_inst9|Mux5~2_combout ),
	.datac(\b2v_inst9|LCR_COM1 [1]),
	.datad(\b2v_inst9|LCR_COM1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|TSR_COM1~36_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1~36 .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1~36 .lut_mask = "0002";
defparam \b2v_inst9|TSR_COM1~36 .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1~36 .output_mode = "comb_only";
defparam \b2v_inst9|TSR_COM1~36 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I51
flex10ke_lcell \b2v_inst9|TSR_COM1~37 (
// Equation(s):
// \b2v_inst9|TSR_COM1~64  = !\b2v_inst9|TSR_COM1~36_combout  & (!\b2v_inst9|LCR_COM1 [1] & !\b2v_inst9|Mux3~5_combout  # !\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6]~dataout )

	.dataa(\b2v_inst9|LCR_COM1 [1]),
	.datab(\b2v_inst9|Mux3~5_combout ),
	.datac(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][6]~dataout ),
	.datad(\b2v_inst9|TSR_COM1~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|TSR_COM1~37_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|TSR_COM1~64 ));
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1~37 .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1~37 .lut_mask = "001f";
defparam \b2v_inst9|TSR_COM1~37 .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1~37 .output_mode = "none";
defparam \b2v_inst9|TSR_COM1~37 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I51
flex10ke_lcell \b2v_inst9|TSR_COM1~38 (
// Equation(s):
// \b2v_inst9|TSR_COM1~38_combout  = \b2v_inst9|LCR_COM1 [3] & !\b2v_inst9|LCR_COM1 [4] & !\b2v_inst9|LCR_COM1 [1]

	.dataa(vcc),
	.datab(\b2v_inst9|LCR_COM1 [3]),
	.datac(\b2v_inst9|LCR_COM1 [4]),
	.datad(\b2v_inst9|LCR_COM1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|TSR_COM1~38_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1~38 .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1~38 .lut_mask = "000c";
defparam \b2v_inst9|TSR_COM1~38 .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1~38 .output_mode = "comb_only";
defparam \b2v_inst9|TSR_COM1~38 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I51
flex10ke_lcell \b2v_inst9|TSR_COM1~42 (
// Equation(s):
// \b2v_inst9|TSR_COM1~67  = (\b2v_inst9|LCR_COM1 [5] & !\b2v_inst9|TSR_COM1~38_combout  & (!\b2v_inst9|TSR_COM1~16_combout  # !\b2v_inst9|LCR_COM1 [3]) # !\b2v_inst9|LCR_COM1 [5] & (!\b2v_inst9|TSR_COM1~16_combout  # !\b2v_inst9|LCR_COM1 [3])) & 
// CASCADE(\b2v_inst9|TSR_COM1~64 )

	.dataa(\b2v_inst9|LCR_COM1 [5]),
	.datab(\b2v_inst9|TSR_COM1~38_combout ),
	.datac(\b2v_inst9|LCR_COM1 [3]),
	.datad(\b2v_inst9|TSR_COM1~16_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|TSR_COM1~64 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|TSR_COM1~42_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|TSR_COM1~67 ));
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1~42 .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1~42 .lut_mask = "0777";
defparam \b2v_inst9|TSR_COM1~42 .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1~42 .output_mode = "none";
defparam \b2v_inst9|TSR_COM1~42 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S28
flex10ke_lcell \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[2] (
// Equation(s):
// \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [2] = DFFEA((\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [2] $ (\b2v_inst9|RSR_enable~regout  & \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[1]~COUT )) & 
// \b2v_inst9|Equal15~13_wirecell_combout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )
// \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[2]~COUT  = CARRY(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [2] & (\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[1]~COUT ))

	.dataa(\b2v_inst9|RSR_enable~regout ),
	.datab(\b2v_inst9|Equal15~13_wirecell_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[1]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [2]),
	.cout(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[2]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[2] .cin_used = "true";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[2] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[2] .lut_mask = "6ca0";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[2] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[2] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S28
flex10ke_lcell \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[3] (
// Equation(s):
// \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [3] = DFFEA((\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [3] $ (\b2v_inst9|RSR_enable~regout  & \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[2]~COUT )) & 
// \b2v_inst9|Equal15~13_wirecell_combout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_enable~regout ),
	.datab(\b2v_inst9|Equal15~13_wirecell_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[2]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[3] .cin_used = "true";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[3] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[3] .lut_mask = "6c6c";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[3] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[3] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P11
flex10ke_lcell \b2v_inst4|cs_state~304 (
// Equation(s):
// \b2v_inst4|cs_state~304_combout  = \b2v_inst4|in_adress [2] # !\b2v_inst4|Equal13~0_combout  # !\b2v_inst4|in_adress [4] # !\b2v_inst4|in_adress [3]

	.dataa(\b2v_inst4|in_adress [3]),
	.datab(\b2v_inst4|in_adress [2]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|Equal13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|cs_state~304_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state~304 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state~304 .lut_mask = "dfff";
defparam \b2v_inst4|cs_state~304 .operation_mode = "normal";
defparam \b2v_inst4|cs_state~304 .output_mode = "comb_only";
defparam \b2v_inst4|cs_state~304 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_F36
flex10ke_lcell \b2v_inst4|in_adress[2]~32 (
// Equation(s):
// \b2v_inst4|in_adress[2]~32_combout  = !\frame~dataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\frame~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|in_adress[2]~32_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[2]~32 .clock_enable_mode = "false";
defparam \b2v_inst4|in_adress[2]~32 .lut_mask = "00ff";
defparam \b2v_inst4|in_adress[2]~32 .operation_mode = "normal";
defparam \b2v_inst4|in_adress[2]~32 .output_mode = "comb_only";
defparam \b2v_inst4|in_adress[2]~32 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K48
flex10ke_lcell \b2v_inst9|IIR_COM1[1]~26 (
// Equation(s):
// \b2v_inst9|IIR_COM1[1]~26_combout  = !\b2v_inst9|com_state.COMF_IIR_READ~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|com_state.COMF_IIR_READ~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|IIR_COM1[1]~26_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IIR_COM1[1]~26 .clock_enable_mode = "false";
defparam \b2v_inst9|IIR_COM1[1]~26 .lut_mask = "00ff";
defparam \b2v_inst9|IIR_COM1[1]~26 .operation_mode = "normal";
defparam \b2v_inst9|IIR_COM1[1]~26 .output_mode = "comb_only";
defparam \b2v_inst9|IIR_COM1[1]~26 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K24
flex10ke_lcell \b2v_inst9|MSR_COM1[4]~1 (
// Equation(s):
// \b2v_inst9|MSR_COM1[4]~1_combout  = !\b2v_inst9|always31~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|always31~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|MSR_COM1[4]~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|MSR_COM1[4]~1 .clock_enable_mode = "false";
defparam \b2v_inst9|MSR_COM1[4]~1 .lut_mask = "00ff";
defparam \b2v_inst9|MSR_COM1[4]~1 .operation_mode = "normal";
defparam \b2v_inst9|MSR_COM1[4]~1 .output_mode = "comb_only";
defparam \b2v_inst9|MSR_COM1[4]~1 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_54
flex10ke_io \ad[0]~I (
	.datain(\b2v_inst8|out_addr_data_reg [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[0]~31 ),
	.padio(ad[0]));
// synopsys translate_off
defparam \ad[0]~I .feedback_mode = "from_pin";
defparam \ad[0]~I .operation_mode = "bidir";
defparam \ad[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_53
flex10ke_io \ad[1]~I (
	.datain(\b2v_inst8|out_addr_data_reg [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[1]~30 ),
	.padio(ad[1]));
// synopsys translate_off
defparam \ad[1]~I .feedback_mode = "from_pin";
defparam \ad[1]~I .operation_mode = "bidir";
defparam \ad[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_51
flex10ke_io \ad[2]~I (
	.datain(\b2v_inst8|out_addr_data_reg [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[2]~29 ),
	.padio(ad[2]));
// synopsys translate_off
defparam \ad[2]~I .feedback_mode = "from_pin";
defparam \ad[2]~I .operation_mode = "bidir";
defparam \ad[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_50
flex10ke_io \ad[3]~I (
	.datain(\b2v_inst8|out_addr_data_reg [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[3]~28 ),
	.padio(ad[3]));
// synopsys translate_off
defparam \ad[3]~I .feedback_mode = "from_pin";
defparam \ad[3]~I .operation_mode = "bidir";
defparam \ad[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_49
flex10ke_io \ad[4]~I (
	.datain(\b2v_inst8|out_addr_data_reg [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[4]~27 ),
	.padio(ad[4]));
// synopsys translate_off
defparam \ad[4]~I .feedback_mode = "from_pin";
defparam \ad[4]~I .operation_mode = "bidir";
defparam \ad[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_48
flex10ke_io \ad[5]~I (
	.datain(\b2v_inst8|out_addr_data_reg [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[5]~26 ),
	.padio(ad[5]));
// synopsys translate_off
defparam \ad[5]~I .feedback_mode = "from_pin";
defparam \ad[5]~I .operation_mode = "bidir";
defparam \ad[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_46
flex10ke_io \ad[6]~I (
	.datain(\b2v_inst8|out_addr_data_reg [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[6]~25 ),
	.padio(ad[6]));
// synopsys translate_off
defparam \ad[6]~I .feedback_mode = "from_pin";
defparam \ad[6]~I .operation_mode = "bidir";
defparam \ad[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_45
flex10ke_io \ad[7]~I (
	.datain(\b2v_inst8|out_addr_data_reg [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[7]~24 ),
	.padio(ad[7]));
// synopsys translate_off
defparam \ad[7]~I .feedback_mode = "from_pin";
defparam \ad[7]~I .operation_mode = "bidir";
defparam \ad[7]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_43
flex10ke_io \ad[8]~I (
	.datain(\b2v_inst8|out_addr_data_reg [8]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[8]~23 ),
	.padio(ad[8]));
// synopsys translate_off
defparam \ad[8]~I .feedback_mode = "from_pin";
defparam \ad[8]~I .operation_mode = "bidir";
defparam \ad[8]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_41
flex10ke_io \ad[9]~I (
	.datain(\b2v_inst8|out_addr_data_reg [9]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[9]~22 ),
	.padio(ad[9]));
// synopsys translate_off
defparam \ad[9]~I .feedback_mode = "from_pin";
defparam \ad[9]~I .operation_mode = "bidir";
defparam \ad[9]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_39
flex10ke_io \ad[10]~I (
	.datain(\b2v_inst8|out_addr_data_reg [10]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[10]~21 ),
	.padio(ad[10]));
// synopsys translate_off
defparam \ad[10]~I .feedback_mode = "from_pin";
defparam \ad[10]~I .operation_mode = "bidir";
defparam \ad[10]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_38
flex10ke_io \ad[11]~I (
	.datain(\b2v_inst8|out_addr_data_reg [11]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[11]~20 ),
	.padio(ad[11]));
// synopsys translate_off
defparam \ad[11]~I .feedback_mode = "from_pin";
defparam \ad[11]~I .operation_mode = "bidir";
defparam \ad[11]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_36
flex10ke_io \ad[12]~I (
	.datain(\b2v_inst8|out_addr_data_reg [12]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[12]~19 ),
	.padio(ad[12]));
// synopsys translate_off
defparam \ad[12]~I .feedback_mode = "from_pin";
defparam \ad[12]~I .operation_mode = "bidir";
defparam \ad[12]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_35
flex10ke_io \ad[13]~I (
	.datain(\b2v_inst8|out_addr_data_reg [13]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[13]~18 ),
	.padio(ad[13]));
// synopsys translate_off
defparam \ad[13]~I .feedback_mode = "from_pin";
defparam \ad[13]~I .operation_mode = "bidir";
defparam \ad[13]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_34
flex10ke_io \ad[14]~I (
	.datain(\b2v_inst8|out_addr_data_reg [14]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[14]~17 ),
	.padio(ad[14]));
// synopsys translate_off
defparam \ad[14]~I .feedback_mode = "from_pin";
defparam \ad[14]~I .operation_mode = "bidir";
defparam \ad[14]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_33
flex10ke_io \ad[15]~I (
	.datain(\b2v_inst8|out_addr_data_reg [15]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[15]~16 ),
	.padio(ad[15]));
// synopsys translate_off
defparam \ad[15]~I .feedback_mode = "from_pin";
defparam \ad[15]~I .operation_mode = "bidir";
defparam \ad[15]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_17
flex10ke_io \ad[16]~I (
	.datain(\b2v_inst8|out_addr_data_reg [16]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[16]~15 ),
	.padio(ad[16]));
// synopsys translate_off
defparam \ad[16]~I .feedback_mode = "from_pin";
defparam \ad[16]~I .operation_mode = "bidir";
defparam \ad[16]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_14
flex10ke_io \ad[17]~I (
	.datain(\b2v_inst8|out_addr_data_reg [17]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[17]~14 ),
	.padio(ad[17]));
// synopsys translate_off
defparam \ad[17]~I .feedback_mode = "from_pin";
defparam \ad[17]~I .operation_mode = "bidir";
defparam \ad[17]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_13
flex10ke_io \ad[18]~I (
	.datain(\b2v_inst8|out_addr_data_reg [18]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[18]~13 ),
	.padio(ad[18]));
// synopsys translate_off
defparam \ad[18]~I .feedback_mode = "from_pin";
defparam \ad[18]~I .operation_mode = "bidir";
defparam \ad[18]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_11
flex10ke_io \ad[19]~I (
	.datain(\b2v_inst8|out_addr_data_reg [19]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[19]~12 ),
	.padio(ad[19]));
// synopsys translate_off
defparam \ad[19]~I .feedback_mode = "from_pin";
defparam \ad[19]~I .operation_mode = "bidir";
defparam \ad[19]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_9
flex10ke_io \ad[20]~I (
	.datain(\b2v_inst8|out_addr_data_reg [20]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[20]~11 ),
	.padio(ad[20]));
// synopsys translate_off
defparam \ad[20]~I .feedback_mode = "from_pin";
defparam \ad[20]~I .operation_mode = "bidir";
defparam \ad[20]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_8
flex10ke_io \ad[21]~I (
	.datain(\b2v_inst8|out_addr_data_reg [21]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[21]~10 ),
	.padio(ad[21]));
// synopsys translate_off
defparam \ad[21]~I .feedback_mode = "from_pin";
defparam \ad[21]~I .operation_mode = "bidir";
defparam \ad[21]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_7
flex10ke_io \ad[22]~I (
	.datain(\b2v_inst8|out_addr_data_reg [22]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[22]~9 ),
	.padio(ad[22]));
// synopsys translate_off
defparam \ad[22]~I .feedback_mode = "from_pin";
defparam \ad[22]~I .operation_mode = "bidir";
defparam \ad[22]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_6
flex10ke_io \ad[23]~I (
	.datain(\b2v_inst8|out_addr_data_reg [23]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[23]~8 ),
	.padio(ad[23]));
// synopsys translate_off
defparam \ad[23]~I .feedback_mode = "from_pin";
defparam \ad[23]~I .operation_mode = "bidir";
defparam \ad[23]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_239
flex10ke_io \ad[24]~I (
	.datain(\b2v_inst8|out_addr_data_reg [24]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[24]~7 ),
	.padio(ad[24]));
// synopsys translate_off
defparam \ad[24]~I .feedback_mode = "from_pin";
defparam \ad[24]~I .operation_mode = "bidir";
defparam \ad[24]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_236
flex10ke_io \ad[25]~I (
	.datain(\b2v_inst8|out_addr_data_reg [25]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[25]~6 ),
	.padio(ad[25]));
// synopsys translate_off
defparam \ad[25]~I .feedback_mode = "from_pin";
defparam \ad[25]~I .operation_mode = "bidir";
defparam \ad[25]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_237
flex10ke_io \ad[26]~I (
	.datain(\b2v_inst8|out_addr_data_reg [26]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[26]~5 ),
	.padio(ad[26]));
// synopsys translate_off
defparam \ad[26]~I .feedback_mode = "from_pin";
defparam \ad[26]~I .operation_mode = "bidir";
defparam \ad[26]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_234
flex10ke_io \ad[27]~I (
	.datain(\b2v_inst8|out_addr_data_reg [27]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[27]~4 ),
	.padio(ad[27]));
// synopsys translate_off
defparam \ad[27]~I .feedback_mode = "from_pin";
defparam \ad[27]~I .operation_mode = "bidir";
defparam \ad[27]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_235
flex10ke_io \ad[28]~I (
	.datain(\b2v_inst8|out_addr_data_reg [28]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[28]~3 ),
	.padio(ad[28]));
// synopsys translate_off
defparam \ad[28]~I .feedback_mode = "from_pin";
defparam \ad[28]~I .operation_mode = "bidir";
defparam \ad[28]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_231
flex10ke_io \ad[29]~I (
	.datain(\b2v_inst8|out_addr_data_reg [29]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[29]~2 ),
	.padio(ad[29]));
// synopsys translate_off
defparam \ad[29]~I .feedback_mode = "from_pin";
defparam \ad[29]~I .operation_mode = "bidir";
defparam \ad[29]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_233
flex10ke_io \ad[30]~I (
	.datain(\b2v_inst8|out_addr_data_reg [30]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[30]~1 ),
	.padio(ad[30]));
// synopsys translate_off
defparam \ad[30]~I .feedback_mode = "from_pin";
defparam \ad[30]~I .operation_mode = "bidir";
defparam \ad[30]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_230
flex10ke_io \ad[31]~I (
	.datain(\b2v_inst8|out_addr_data_reg [31]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ad[31]~0 ),
	.padio(ad[31]));
// synopsys translate_off
defparam \ad[31]~I .feedback_mode = "from_pin";
defparam \ad[31]~I .operation_mode = "bidir";
defparam \ad[31]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_227
flex10ke_io \reset~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\reset~dataout ),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .feedback_mode = "from_pin";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC6_X47
flex10ke_lcell \led2~0 (
// Equation(s):
// \led2~0_combout  = \reset~dataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\reset~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\led2~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \led2~0 .clock_enable_mode = "false";
defparam \led2~0 .lut_mask = "ff00";
defparam \led2~0 .operation_mode = "normal";
defparam \led2~0 .output_mode = "comb_only";
defparam \led2~0 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_31
flex10ke_io \cbe[1]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\cbe~dataout [1]),
	.padio(cbe[1]));
// synopsys translate_off
defparam \cbe[1]~I .feedback_mode = "from_pin";
defparam \cbe[1]~I .operation_mode = "input";
defparam \cbe[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_211
flex10ke_io \clk~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\clk~dataout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .feedback_mode = "from_pin";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC4_M8
flex10ke_lcell \b2v_inst4|in_command[1] (
// Equation(s):
// \b2v_inst4|in_command [1] = DFFEA(\cbe~dataout [1] # !\b2v_inst4|control~regout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\cbe~dataout [1]),
	.datad(\b2v_inst4|control~regout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_command [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_command[1] .clock_enable_mode = "true";
defparam \b2v_inst4|in_command[1] .lut_mask = "f0ff";
defparam \b2v_inst4|in_command[1] .operation_mode = "normal";
defparam \b2v_inst4|in_command[1] .output_mode = "reg_only";
defparam \b2v_inst4|in_command[1] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_44
flex10ke_io \cbe[0]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\cbe~dataout [0]),
	.padio(cbe[0]));
// synopsys translate_off
defparam \cbe[0]~I .feedback_mode = "from_pin";
defparam \cbe[0]~I .operation_mode = "input";
defparam \cbe[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC1_M26
flex10ke_lcell \b2v_inst4|in_command[0] (
// Equation(s):
// \b2v_inst4|in_command [0] = DFFEA(\cbe~dataout [0] # !\b2v_inst4|control~regout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\cbe~dataout [0]),
	.datad(\b2v_inst4|control~regout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_command [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_command[0] .clock_enable_mode = "true";
defparam \b2v_inst4|in_command[0] .lut_mask = "f0ff";
defparam \b2v_inst4|in_command[0] .operation_mode = "normal";
defparam \b2v_inst4|in_command[0] .output_mode = "reg_only";
defparam \b2v_inst4|in_command[0] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_18
flex10ke_io \cbe[2]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\cbe~dataout [2]),
	.padio(cbe[2]));
// synopsys translate_off
defparam \cbe[2]~I .feedback_mode = "from_pin";
defparam \cbe[2]~I .operation_mode = "input";
defparam \cbe[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC5_M8
flex10ke_lcell \b2v_inst4|in_command[2] (
// Equation(s):
// \b2v_inst4|in_command [2] = DFFEA(\cbe~dataout [2] # !\b2v_inst4|control~regout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\cbe~dataout [2]),
	.datad(\b2v_inst4|control~regout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_command [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_command[2] .clock_enable_mode = "true";
defparam \b2v_inst4|in_command[2] .lut_mask = "f0ff";
defparam \b2v_inst4|in_command[2] .operation_mode = "normal";
defparam \b2v_inst4|in_command[2] .output_mode = "reg_only";
defparam \b2v_inst4|in_command[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M8
flex10ke_lcell \b2v_inst4|Equal4~0 (
// Equation(s):
// \b2v_inst4|Equal4~0_combout  = \b2v_inst4|Equal34~0_combout  & \b2v_inst4|in_command [1] & !\b2v_inst4|in_command [0] & !\b2v_inst4|in_command [2]

	.dataa(\b2v_inst4|Equal34~0_combout ),
	.datab(\b2v_inst4|in_command [1]),
	.datac(\b2v_inst4|in_command [0]),
	.datad(\b2v_inst4|in_command [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal4~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal4~0 .lut_mask = "0008";
defparam \b2v_inst4|Equal4~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal4~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal4~0 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_21
flex10ke_io \irdy~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\irdy~dataout ),
	.padio(irdy));
// synopsys translate_off
defparam \irdy~I .feedback_mode = "from_pin";
defparam \irdy~I .operation_mode = "input";
defparam \irdy~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC8_P18
flex10ke_lcell \b2v_inst4|cs_state.CS_READ (
// Equation(s):
// \b2v_inst4|cs_state.CS_READ~regout  = DFFEA(\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|Equal4~0_combout  # \b2v_inst4|cs_state.CS_READ~regout  & !\irdy~dataout ) # !\b2v_inst4|cs_state.CS_IDLE~regout  & (\b2v_inst4|cs_state.CS_READ~regout  & 
// !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datab(\b2v_inst4|Equal4~0_combout ),
	.datac(\b2v_inst4|cs_state.CS_READ~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_READ .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_READ .lut_mask = "88f8";
defparam \b2v_inst4|cs_state.CS_READ .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_READ .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M26
flex10ke_lcell \b2v_inst4|control (
// Equation(s):
// \b2v_inst4|control~regout  = DFFEA(!\b2v_inst4|cs_state.CS_READ~regout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|cs_state.CS_READ~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|control~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|control .clock_enable_mode = "false";
defparam \b2v_inst4|control .lut_mask = "00ff";
defparam \b2v_inst4|control .operation_mode = "normal";
defparam \b2v_inst4|control .output_mode = "reg_only";
defparam \b2v_inst4|control .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M8
flex10ke_lcell \b2v_inst4|in_adress[7] (
// Equation(s):
// \b2v_inst4|in_adress [7] = DFFEA(\ad[7]~24  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[7]~24 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[7] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[7] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[7] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[7] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M8
flex10ke_lcell \b2v_inst4|in_adress[6] (
// Equation(s):
// \b2v_inst4|in_adress [6] = DFFEA(\ad[6]~25  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[6]~25 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[6] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[6] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[6] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[6] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M8
flex10ke_lcell \b2v_inst9|Equal2~0 (
// Equation(s):
// \b2v_inst9|Equal2~0_combout  = \b2v_inst4|in_command [1] & !\b2v_inst4|in_command [2] & !\b2v_inst4|in_adress [7] & !\b2v_inst4|in_adress [6]

	.dataa(\b2v_inst4|in_command [1]),
	.datab(\b2v_inst4|in_command [2]),
	.datac(\b2v_inst4|in_adress [7]),
	.datad(\b2v_inst4|in_adress [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal2~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal2~0 .lut_mask = "0002";
defparam \b2v_inst9|Equal2~0 .operation_mode = "normal";
defparam \b2v_inst9|Equal2~0 .output_mode = "comb_only";
defparam \b2v_inst9|Equal2~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M42
flex10ke_lcell \b2v_inst4|in_adress[4] (
// Equation(s):
// \b2v_inst4|in_adress [4] = DFFEA(\ad[4]~27  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[4]~27 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[4] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[4] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[4] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[4] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_N27
flex10ke_lcell \b2v_inst4|in_adress[5] (
// Equation(s):
// \b2v_inst4|in_adress [5] = DFFEA(\ad[5]~26  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[5]~26 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[5] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[5] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[5] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[5] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M38
flex10ke_lcell \b2v_inst4|in_adress[3] (
// Equation(s):
// \b2v_inst4|in_adress [3] = DFFEA(\ad[3]~28  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[3]~28 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[3] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[3] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[3] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[3] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M27
flex10ke_lcell \b2v_inst8|out_addr_data_reg~32 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~32_combout  = !\b2v_inst4|in_adress [4] & !\b2v_inst4|in_adress [5] & !\b2v_inst4|in_adress [3]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~32_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~32 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~32 .lut_mask = "0003";
defparam \b2v_inst8|out_addr_data_reg~32 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~32 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~32 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_238
flex10ke_io \cbe[3]~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\cbe~dataout [3]),
	.padio(cbe[3]));
// synopsys translate_off
defparam \cbe[3]~I .feedback_mode = "from_pin";
defparam \cbe[3]~I .operation_mode = "input";
defparam \cbe[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC7_M26
flex10ke_lcell \b2v_inst4|in_command[3] (
// Equation(s):
// \b2v_inst4|in_command [3] = DFFEA(\cbe~dataout [3] # !\b2v_inst4|control~regout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\cbe~dataout [3]),
	.datad(\b2v_inst4|control~regout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_command [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_command[3] .clock_enable_mode = "true";
defparam \b2v_inst4|in_command[3] .lut_mask = "f0ff";
defparam \b2v_inst4|in_command[3] .operation_mode = "normal";
defparam \b2v_inst4|in_command[3] .output_mode = "reg_only";
defparam \b2v_inst4|in_command[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M13
flex10ke_lcell \b2v_inst9|Equal2~1 (
// Equation(s):
// \b2v_inst9|Equal2~1_combout  = \b2v_inst9|Equal2~0_combout  & \b2v_inst8|out_addr_data_reg~32_combout  & !\b2v_inst4|in_command [3]

	.dataa(vcc),
	.datab(\b2v_inst9|Equal2~0_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~32_combout ),
	.datad(\b2v_inst4|in_command [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal2~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal2~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal2~1 .lut_mask = "00c0";
defparam \b2v_inst9|Equal2~1 .operation_mode = "normal";
defparam \b2v_inst9|Equal2~1 .output_mode = "comb_only";
defparam \b2v_inst9|Equal2~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K19
flex10ke_lcell \b2v_inst4|in_adress[0] (
// Equation(s):
// \b2v_inst4|in_adress [0] = DFFEA(\ad[0]~31  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[0]~31 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[0] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[0] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[0] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[0] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M20
flex10ke_lcell \b2v_inst4|in_adress[1] (
// Equation(s):
// \b2v_inst4|in_adress [1] = DFFEA(\ad[1]~30  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[1]~30 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[1] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[1] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[1] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[1] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M13
flex10ke_lcell \b2v_inst9|Equal2~2 (
// Equation(s):
// \b2v_inst9|Equal2~2_combout  = \b2v_inst9|always8~5_combout  & \b2v_inst9|Equal2~1_combout  & !\b2v_inst4|in_adress [0] & !\b2v_inst4|in_adress [1]

	.dataa(\b2v_inst9|always8~5_combout ),
	.datab(\b2v_inst9|Equal2~1_combout ),
	.datac(\b2v_inst4|in_adress [0]),
	.datad(\b2v_inst4|in_adress [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal2~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal2~2 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal2~2 .lut_mask = "0008";
defparam \b2v_inst9|Equal2~2 .operation_mode = "normal";
defparam \b2v_inst9|Equal2~2 .output_mode = "comb_only";
defparam \b2v_inst9|Equal2~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M26
flex10ke_lcell \b2v_inst4|in_adress[2] (
// Equation(s):
// \b2v_inst4|in_adress [2] = DFFEA(\ad[2]~29  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[2]~29 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[2] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[2] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[2] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[2] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M10
flex10ke_lcell \b2v_inst9|com_state.COMF_RX_READ (
// Equation(s):
// \b2v_inst9|com_state.COMF_RX_READ~regout  = DFFEA(\b2v_inst9|Selector51~0_combout  & \b2v_inst9|Equal2~2_combout  & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_command [0], GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|Selector51~0_combout ),
	.datab(\b2v_inst9|Equal2~2_combout ),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_command [0]),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_RX_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_RX_READ .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_RX_READ .lut_mask = "0008";
defparam \b2v_inst9|com_state.COMF_RX_READ .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_RX_READ .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_RX_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M13
flex10ke_lcell \b2v_inst9|Equal3~0 (
// Equation(s):
// \b2v_inst9|Equal3~0_combout  = \b2v_inst4|in_adress [0] & \b2v_inst9|Equal2~0_combout  & \b2v_inst8|out_addr_data_reg~32_combout  & !\b2v_inst4|in_command [3]

	.dataa(\b2v_inst4|in_adress [0]),
	.datab(\b2v_inst9|Equal2~0_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~32_combout ),
	.datad(\b2v_inst4|in_command [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal3~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal3~0 .lut_mask = "0080";
defparam \b2v_inst9|Equal3~0 .operation_mode = "normal";
defparam \b2v_inst9|Equal3~0 .output_mode = "comb_only";
defparam \b2v_inst9|Equal3~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M13
flex10ke_lcell \b2v_inst9|Equal3~1 (
// Equation(s):
// \b2v_inst9|Equal3~1_combout  = \b2v_inst9|Equal3~0_combout  & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [1]

	.dataa(vcc),
	.datab(\b2v_inst9|Equal3~0_combout ),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal3~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal3~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal3~1 .lut_mask = "000c";
defparam \b2v_inst9|Equal3~1 .operation_mode = "normal";
defparam \b2v_inst9|Equal3~1 .output_mode = "comb_only";
defparam \b2v_inst9|Equal3~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M51
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[14] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [14] = DFFEA(\ad[14]~17  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[14]~17 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [14]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[14] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[14] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[14] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[14] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M51
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[15] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [15] = DFFEA(\ad[15]~16  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[15]~16 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [15]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[15] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[15] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[15] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[15] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M12
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[13] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [13] = DFFEA(\ad[13]~18  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[13]~18 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [13]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[13] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[13] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[13] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[13] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M51
flex10ke_lcell \b2v_inst4|LessThan8~0 (
// Equation(s):
// \b2v_inst4|LessThan8~0_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [14] # \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [15] # \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [13]

	.dataa(vcc),
	.datab(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [14]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [15]),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [13]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|LessThan8~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|LessThan8~0 .clock_enable_mode = "false";
defparam \b2v_inst4|LessThan8~0 .lut_mask = "fffc";
defparam \b2v_inst4|LessThan8~0 .operation_mode = "normal";
defparam \b2v_inst4|LessThan8~0 .output_mode = "comb_only";
defparam \b2v_inst4|LessThan8~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M38
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[12] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [12] = DFFEA(\ad[12]~19  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[12]~19 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [12]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[12] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[12] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[12] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[12] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M39
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[6] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [6] = DFFEA(\ad[6]~25  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[6]~25 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[6] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[6] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[6] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[6] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M39
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[5] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [5] = DFFEA(\ad[5]~26  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[5]~26 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[5] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[5] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[5] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[5] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M39
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[4] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [4] = DFFEA(\ad[4]~27  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[4]~27 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[4] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[4] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[4] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[4] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M39
flex10ke_lcell \b2v_inst4|LessThan8~2 (
// Equation(s):
// \b2v_inst4|LessThan8~2_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [7] # \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [6] # \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [5] # \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [4]

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [7]),
	.datab(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [6]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [5]),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|LessThan8~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|LessThan8~2 .clock_enable_mode = "false";
defparam \b2v_inst4|LessThan8~2 .lut_mask = "fffe";
defparam \b2v_inst4|LessThan8~2 .operation_mode = "normal";
defparam \b2v_inst4|LessThan8~2 .output_mode = "comb_only";
defparam \b2v_inst4|LessThan8~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M15
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[3] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [3] = DFFEA(\ad[3]~28  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[3]~28 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[3] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[3] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[3] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[3] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M39
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[0] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [0] = DFFEA(VCC, GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[0] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[0] .lut_mask = "ffff";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[0] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[0] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M39
flex10ke_lcell \b2v_inst4|LessThan8~3 (
// Equation(s):
// \b2v_inst4|LessThan8~3_combout  = \b2v_inst4|LessThan8~1_combout  # \b2v_inst4|LessThan8~2_combout  # \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [3] # \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [0]

	.dataa(\b2v_inst4|LessThan8~1_combout ),
	.datab(\b2v_inst4|LessThan8~2_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [3]),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|LessThan8~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|LessThan8~3 .clock_enable_mode = "false";
defparam \b2v_inst4|LessThan8~3 .lut_mask = "fffe";
defparam \b2v_inst4|LessThan8~3 .operation_mode = "normal";
defparam \b2v_inst4|LessThan8~3 .output_mode = "comb_only";
defparam \b2v_inst4|LessThan8~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M15
flex10ke_lcell \b2v_inst9|always8~5 (
// Equation(s):
// \b2v_inst9|always8~5_combout  = \b2v_inst9|always8~4_combout  & (\b2v_inst4|LessThan8~0_combout  # \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [12] & \b2v_inst4|LessThan8~3_combout )

	.dataa(\b2v_inst9|always8~4_combout ),
	.datab(\b2v_inst4|LessThan8~0_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [12]),
	.datad(\b2v_inst4|LessThan8~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always8~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always8~5 .clock_enable_mode = "false";
defparam \b2v_inst9|always8~5 .lut_mask = "a888";
defparam \b2v_inst9|always8~5 .operation_mode = "normal";
defparam \b2v_inst9|always8~5 .output_mode = "comb_only";
defparam \b2v_inst9|always8~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M10
flex10ke_lcell \b2v_inst9|Equal8~0 (
// Equation(s):
// \b2v_inst9|Equal8~0_combout  = \b2v_inst9|Equal3~1_combout  & \b2v_inst9|always8~5_combout  & !\b2v_inst4|in_command [0]

	.dataa(vcc),
	.datab(\b2v_inst9|Equal3~1_combout ),
	.datac(\b2v_inst9|always8~5_combout ),
	.datad(\b2v_inst4|in_command [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal8~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal8~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal8~0 .lut_mask = "00c0";
defparam \b2v_inst9|Equal8~0 .operation_mode = "normal";
defparam \b2v_inst9|Equal8~0 .output_mode = "comb_only";
defparam \b2v_inst9|Equal8~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M10
flex10ke_lcell \b2v_inst9|com_state.COMF_IER_READ (
// Equation(s):
// \b2v_inst9|com_state.COMF_IER_READ~regout  = DFFEA(\b2v_inst9|Selector51~0_combout  & (\b2v_inst9|Equal8~0_combout  # \b2v_inst9|com_state.COMF_IER_READ~regout  & !\irdy~dataout ) # !\b2v_inst9|Selector51~0_combout  & 
// (\b2v_inst9|com_state.COMF_IER_READ~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|Selector51~0_combout ),
	.datab(\b2v_inst9|Equal8~0_combout ),
	.datac(\b2v_inst9|com_state.COMF_IER_READ~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_IER_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_IER_READ .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_IER_READ .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_IER_READ .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_IER_READ .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_IER_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M35
flex10ke_lcell \b2v_inst9|Equal13~0 (
// Equation(s):
// \b2v_inst9|Equal13~0_combout  = \b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal13~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal13~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal13~0 .lut_mask = "00f0";
defparam \b2v_inst9|Equal13~0 .operation_mode = "normal";
defparam \b2v_inst9|Equal13~0 .output_mode = "comb_only";
defparam \b2v_inst9|Equal13~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M13
flex10ke_lcell \b2v_inst9|Equal13~1 (
// Equation(s):
// \b2v_inst9|Equal13~1_combout  = \b2v_inst9|Equal8~1_combout  & \b2v_inst4|in_adress [1] & \b2v_inst9|Equal2~1_combout  & \b2v_inst9|Equal13~0_combout 

	.dataa(\b2v_inst9|Equal8~1_combout ),
	.datab(\b2v_inst4|in_adress [1]),
	.datac(\b2v_inst9|Equal2~1_combout ),
	.datad(\b2v_inst9|Equal13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal13~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal13~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal13~1 .lut_mask = "8000";
defparam \b2v_inst9|Equal13~1 .operation_mode = "normal";
defparam \b2v_inst9|Equal13~1 .output_mode = "comb_only";
defparam \b2v_inst9|Equal13~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M9
flex10ke_lcell \b2v_inst9|com_state.COMF_MSR_READ (
// Equation(s):
// \b2v_inst9|com_state.COMF_MSR_READ~regout  = DFFEA(\b2v_inst9|com_state.COMF_IDLE~regout  & (\b2v_inst9|Equal13~1_combout  # \b2v_inst9|com_state.COMF_MSR_READ~regout  & !\irdy~dataout ) # !\b2v_inst9|com_state.COMF_IDLE~regout  & 
// (\b2v_inst9|com_state.COMF_MSR_READ~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datab(\b2v_inst9|Equal13~1_combout ),
	.datac(\b2v_inst9|com_state.COMF_MSR_READ~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_MSR_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_MSR_READ .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_MSR_READ .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_MSR_READ .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_MSR_READ .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_MSR_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M13
flex10ke_lcell \b2v_inst9|Equal12~0 (
// Equation(s):
// \b2v_inst9|Equal12~0_combout  = \b2v_inst9|Equal8~1_combout  & \b2v_inst9|Equal3~0_combout  & \b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [1]

	.dataa(\b2v_inst9|Equal8~1_combout ),
	.datab(\b2v_inst9|Equal3~0_combout ),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal12~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal12~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal12~0 .lut_mask = "0080";
defparam \b2v_inst9|Equal12~0 .operation_mode = "normal";
defparam \b2v_inst9|Equal12~0 .output_mode = "comb_only";
defparam \b2v_inst9|Equal12~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M9
flex10ke_lcell \b2v_inst9|com_state.COMF_LSR_READ (
// Equation(s):
// \b2v_inst9|com_state.COMF_LSR_READ~regout  = DFFEA(\b2v_inst9|com_state.COMF_IDLE~regout  & (\b2v_inst9|Equal12~0_combout  # \b2v_inst9|com_state.COMF_LSR_READ~regout  & !\irdy~dataout ) # !\b2v_inst9|com_state.COMF_IDLE~regout  & 
// (\b2v_inst9|com_state.COMF_LSR_READ~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datab(\b2v_inst9|Equal12~0_combout ),
	.datac(\b2v_inst9|com_state.COMF_LSR_READ~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_LSR_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_LSR_READ .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_LSR_READ .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_LSR_READ .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_LSR_READ .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_LSR_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M12
flex10ke_lcell \b2v_inst9|Equal4~0 (
// Equation(s):
// \b2v_inst9|Equal4~0_combout  = \b2v_inst4|in_adress [1] & \b2v_inst9|Equal2~1_combout  & !\b2v_inst4|in_adress [2]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [1]),
	.datac(\b2v_inst9|Equal2~1_combout ),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal4~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal4~0 .lut_mask = "00c0";
defparam \b2v_inst9|Equal4~0 .operation_mode = "normal";
defparam \b2v_inst9|Equal4~0 .output_mode = "comb_only";
defparam \b2v_inst9|Equal4~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M12
flex10ke_lcell \b2v_inst9|Equal10~0 (
// Equation(s):
// \b2v_inst9|Equal10~0_combout  = \b2v_inst4|in_adress [0] & \b2v_inst9|Equal4~0_combout  & \b2v_inst9|always8~5_combout  & !\b2v_inst4|in_command [0]

	.dataa(\b2v_inst4|in_adress [0]),
	.datab(\b2v_inst9|Equal4~0_combout ),
	.datac(\b2v_inst9|always8~5_combout ),
	.datad(\b2v_inst4|in_command [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal10~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal10~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal10~0 .lut_mask = "0080";
defparam \b2v_inst9|Equal10~0 .operation_mode = "normal";
defparam \b2v_inst9|Equal10~0 .output_mode = "comb_only";
defparam \b2v_inst9|Equal10~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M9
flex10ke_lcell \b2v_inst9|com_state.COMF_LCR_READ (
// Equation(s):
// \b2v_inst9|com_state.COMF_LCR_READ~regout  = DFFEA(\b2v_inst9|com_state.COMF_IDLE~regout  & (\b2v_inst9|Equal10~0_combout  # \b2v_inst9|com_state.COMF_LCR_READ~regout  & !\irdy~dataout ) # !\b2v_inst9|com_state.COMF_IDLE~regout  & 
// (\b2v_inst9|com_state.COMF_LCR_READ~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datab(\b2v_inst9|Equal10~0_combout ),
	.datac(\b2v_inst9|com_state.COMF_LCR_READ~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_LCR_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_LCR_READ .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_LCR_READ .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_LCR_READ .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_LCR_READ .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_LCR_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M10
flex10ke_lcell \b2v_inst9|Equal3~2 (
// Equation(s):
// \b2v_inst9|Equal3~2_combout  = \b2v_inst9|always8~5_combout  & \b2v_inst4|in_command [0] & \b2v_inst9|Equal3~1_combout 

	.dataa(vcc),
	.datab(\b2v_inst9|always8~5_combout ),
	.datac(\b2v_inst4|in_command [0]),
	.datad(\b2v_inst9|Equal3~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal3~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal3~2 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal3~2 .lut_mask = "c000";
defparam \b2v_inst9|Equal3~2 .operation_mode = "normal";
defparam \b2v_inst9|Equal3~2 .output_mode = "comb_only";
defparam \b2v_inst9|Equal3~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M10
flex10ke_lcell \b2v_inst9|com_state.COMF_IER_WRITE (
// Equation(s):
// \b2v_inst9|com_state.COMF_IER_WRITE~regout  = DFFEA(\b2v_inst9|Selector51~0_combout  & (\b2v_inst9|Equal3~2_combout  # \b2v_inst9|com_state.COMF_IER_WRITE~regout  & !\irdy~dataout ) # !\b2v_inst9|Selector51~0_combout  & 
// (\b2v_inst9|com_state.COMF_IER_WRITE~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|Selector51~0_combout ),
	.datab(\b2v_inst9|Equal3~2_combout ),
	.datac(\b2v_inst9|com_state.COMF_IER_WRITE~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_IER_WRITE~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_IER_WRITE .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_IER_WRITE .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_IER_WRITE .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_IER_WRITE .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_IER_WRITE .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M12
flex10ke_lcell \b2v_inst9|Equal5~0 (
// Equation(s):
// \b2v_inst9|Equal5~0_combout  = \b2v_inst9|always8~5_combout  & \b2v_inst4|in_adress [0] & \b2v_inst4|in_command [0] & \b2v_inst9|Equal4~0_combout 

	.dataa(\b2v_inst9|always8~5_combout ),
	.datab(\b2v_inst4|in_adress [0]),
	.datac(\b2v_inst4|in_command [0]),
	.datad(\b2v_inst9|Equal4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal5~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal5~0 .lut_mask = "8000";
defparam \b2v_inst9|Equal5~0 .operation_mode = "normal";
defparam \b2v_inst9|Equal5~0 .output_mode = "comb_only";
defparam \b2v_inst9|Equal5~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M12
flex10ke_lcell \b2v_inst9|com_state.COMF_LCR_WRITE (
// Equation(s):
// \b2v_inst9|com_state.COMF_LCR_WRITE~regout  = DFFEA(\b2v_inst9|com_state.COMF_IDLE~regout  & (\b2v_inst9|Equal5~0_combout  # \b2v_inst9|com_state.COMF_LCR_WRITE~regout  & !\irdy~dataout ) # !\b2v_inst9|com_state.COMF_IDLE~regout  & 
// (\b2v_inst9|com_state.COMF_LCR_WRITE~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datab(\b2v_inst9|Equal5~0_combout ),
	.datac(\b2v_inst9|com_state.COMF_LCR_WRITE~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_LCR_WRITE~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_LCR_WRITE .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_LCR_WRITE .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_LCR_WRITE .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_LCR_WRITE .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_LCR_WRITE .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M3
flex10ke_lcell \b2v_inst9|Equal2~3 (
// Equation(s):
// \b2v_inst9|Equal2~3_combout  = \b2v_inst4|in_command [0] & \b2v_inst9|Equal2~2_combout  & !\b2v_inst4|in_adress [2]

	.dataa(vcc),
	.datab(\b2v_inst4|in_command [0]),
	.datac(\b2v_inst9|Equal2~2_combout ),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal2~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal2~3 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal2~3 .lut_mask = "00c0";
defparam \b2v_inst9|Equal2~3 .operation_mode = "normal";
defparam \b2v_inst9|Equal2~3 .output_mode = "comb_only";
defparam \b2v_inst9|Equal2~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M3
flex10ke_lcell \b2v_inst9|com_state.COMF_DLL_WRITE (
// Equation(s):
// \b2v_inst9|com_state.COMF_DLL_WRITE~regout  = DFFEA(\b2v_inst9|Selector59~0_combout  & (\b2v_inst9|Equal2~3_combout  # \b2v_inst9|com_state.COMF_DLL_WRITE~regout  & !\irdy~dataout ) # !\b2v_inst9|Selector59~0_combout  & 
// (\b2v_inst9|com_state.COMF_DLL_WRITE~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|Selector59~0_combout ),
	.datab(\b2v_inst9|Equal2~3_combout ),
	.datac(\b2v_inst9|com_state.COMF_DLL_WRITE~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_DLL_WRITE~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_DLL_WRITE .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_DLL_WRITE .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_DLL_WRITE .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_DLL_WRITE .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_DLL_WRITE .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M12
flex10ke_lcell \b2v_inst9|Equal4~1 (
// Equation(s):
// \b2v_inst9|Equal4~1_combout  = \b2v_inst9|always8~5_combout  & \b2v_inst4|in_command [0] & \b2v_inst9|Equal4~0_combout  & !\b2v_inst4|in_adress [0]

	.dataa(\b2v_inst9|always8~5_combout ),
	.datab(\b2v_inst4|in_command [0]),
	.datac(\b2v_inst9|Equal4~0_combout ),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal4~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal4~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal4~1 .lut_mask = "0080";
defparam \b2v_inst9|Equal4~1 .operation_mode = "normal";
defparam \b2v_inst9|Equal4~1 .output_mode = "comb_only";
defparam \b2v_inst9|Equal4~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M11
flex10ke_lcell \b2v_inst9|com_state.COMF_FCR_WRITE (
// Equation(s):
// \b2v_inst9|com_state.COMF_FCR_WRITE~regout  = DFFEA(\b2v_inst9|com_state.COMF_IDLE~regout  & (\b2v_inst9|Equal4~1_combout  # \b2v_inst9|com_state.COMF_FCR_WRITE~regout  & !\irdy~dataout ) # !\b2v_inst9|com_state.COMF_IDLE~regout  & 
// (\b2v_inst9|com_state.COMF_FCR_WRITE~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datab(\b2v_inst9|Equal4~1_combout ),
	.datac(\b2v_inst9|com_state.COMF_FCR_WRITE~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_FCR_WRITE~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_FCR_WRITE .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_FCR_WRITE .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_FCR_WRITE .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_FCR_WRITE .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_FCR_WRITE .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M26
flex10ke_lcell \b2v_inst4|Mux7~3 (
// Equation(s):
// \b2v_inst4|Mux7~3_combout  = \cbe~dataout [2] & (\cbe~dataout [3] $ \cbe~dataout [1]) # !\cbe~dataout [2] & \cbe~dataout [3] & \cbe~dataout [1]

	.dataa(vcc),
	.datab(\cbe~dataout [2]),
	.datac(\cbe~dataout [3]),
	.datad(\cbe~dataout [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux7~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux7~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux7~3 .lut_mask = "3cc0";
defparam \b2v_inst4|Mux7~3 .operation_mode = "normal";
defparam \b2v_inst4|Mux7~3 .output_mode = "comb_only";
defparam \b2v_inst4|Mux7~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M26
flex10ke_lcell \b2v_inst4|Mux7~10 (
// Equation(s):
// \b2v_inst4|Mux7~10_combout  = \b2v_inst4|Mux7~3_combout  & \b2v_inst4|control~regout  & \cbe~dataout [0]

	.dataa(vcc),
	.datab(\b2v_inst4|Mux7~3_combout ),
	.datac(\b2v_inst4|control~regout ),
	.datad(\cbe~dataout [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux7~10_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux7~10 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux7~10 .lut_mask = "c000";
defparam \b2v_inst4|Mux7~10 .operation_mode = "normal";
defparam \b2v_inst4|Mux7~10 .output_mode = "comb_only";
defparam \b2v_inst4|Mux7~10 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_N36
flex10ke_lcell \b2v_inst4|Mux0~3 (
// Equation(s):
// \b2v_inst4|Mux0~3_combout  = \b2v_inst4|Mux7~10_combout  & \b2v_inst4|Mux0~2_combout  # !\b2v_inst4|Mux7~10_combout  & (\ad[7]~24  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|Mux0~2_combout ),
	.datab(\ad[7]~24 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Mux7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux0~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux0~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux0~3 .lut_mask = "aafc";
defparam \b2v_inst4|Mux0~3 .operation_mode = "normal";
defparam \b2v_inst4|Mux0~3 .output_mode = "comb_only";
defparam \b2v_inst4|Mux0~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M32
flex10ke_lcell \b2v_inst9|LCR_COM1[7] (
// Equation(s):
// \b2v_inst9|LCR_COM1 [7] = DFFEA(\b2v_inst4|Mux0~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~3_combout , , )

	.dataa(\b2v_inst9|always36~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux0~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LCR_COM1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LCR_COM1[7] .clock_enable_mode = "true";
defparam \b2v_inst9|LCR_COM1[7] .lut_mask = "ff00";
defparam \b2v_inst9|LCR_COM1[7] .operation_mode = "normal";
defparam \b2v_inst9|LCR_COM1[7] .output_mode = "reg_only";
defparam \b2v_inst9|LCR_COM1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M3
flex10ke_lcell \b2v_inst9|com_state.COMF_TX_WRITE (
// Equation(s):
// \b2v_inst9|com_state.COMF_TX_WRITE~regout  = DFFEA(\b2v_inst9|Equal2~3_combout  & \b2v_inst9|com_state.COMF_IDLE~regout  & !\b2v_inst9|LCR_COM1 [7], GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|Equal2~3_combout ),
	.datac(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datad(\b2v_inst9|LCR_COM1 [7]),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_TX_WRITE~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_TX_WRITE .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_TX_WRITE .lut_mask = "00c0";
defparam \b2v_inst9|com_state.COMF_TX_WRITE .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_TX_WRITE .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_TX_WRITE .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M3
flex10ke_lcell \b2v_inst9|com_state.COMF_TX_END (
// Equation(s):
// \b2v_inst9|com_state.COMF_TX_END~regout  = DFFEA(\b2v_inst9|com_state.COMF_TX_WRITE~regout  # \b2v_inst9|com_state.COMF_TX_END~regout  & !\irdy~dataout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|com_state.COMF_TX_WRITE~regout ),
	.datac(\b2v_inst9|com_state.COMF_TX_END~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_TX_END~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_TX_END .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_TX_END .lut_mask = "ccfc";
defparam \b2v_inst9|com_state.COMF_TX_END .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_TX_END .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_TX_END .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M11
flex10ke_lcell \b2v_inst9|com_state.COMF_RX_END (
// Equation(s):
// \b2v_inst9|com_state.COMF_RX_END~regout  = DFFEA(\b2v_inst9|com_state.COMF_RX_READ~regout  # \b2v_inst9|com_state.COMF_RX_END~regout  & !\irdy~dataout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|com_state.COMF_RX_READ~regout ),
	.datac(\b2v_inst9|com_state.COMF_RX_END~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_RX_END~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_RX_END .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_RX_END .lut_mask = "ccfc";
defparam \b2v_inst9|com_state.COMF_RX_END .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_RX_END .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_RX_END .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M11
flex10ke_lcell \b2v_inst9|Selector49~14 (
// Equation(s):
// \b2v_inst9|Selector49~27  = !\b2v_inst9|com_state.COMF_DLM_WRITE~regout  & !\b2v_inst9|com_state.COMF_FCR_WRITE~regout  & !\b2v_inst9|com_state.COMF_TX_END~regout  & !\b2v_inst9|com_state.COMF_RX_END~regout 

	.dataa(\b2v_inst9|com_state.COMF_DLM_WRITE~regout ),
	.datab(\b2v_inst9|com_state.COMF_FCR_WRITE~regout ),
	.datac(\b2v_inst9|com_state.COMF_TX_END~regout ),
	.datad(\b2v_inst9|com_state.COMF_RX_END~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector49~14_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Selector49~27 ));
// synopsys translate_off
defparam \b2v_inst9|Selector49~14 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector49~14 .lut_mask = "0001";
defparam \b2v_inst9|Selector49~14 .operation_mode = "normal";
defparam \b2v_inst9|Selector49~14 .output_mode = "none";
defparam \b2v_inst9|Selector49~14 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M11
flex10ke_lcell \b2v_inst9|Selector49~18 (
// Equation(s):
// \b2v_inst9|Selector49~18_combout  = (!\b2v_inst9|com_state.COMF_MCR_WRITE~regout  & !\b2v_inst9|com_state.COMF_IER_WRITE~regout  & !\b2v_inst9|com_state.COMF_LCR_WRITE~regout  & !\b2v_inst9|com_state.COMF_DLL_WRITE~regout ) & 
// CASCADE(\b2v_inst9|Selector49~27 )

	.dataa(\b2v_inst9|com_state.COMF_MCR_WRITE~regout ),
	.datab(\b2v_inst9|com_state.COMF_IER_WRITE~regout ),
	.datac(\b2v_inst9|com_state.COMF_LCR_WRITE~regout ),
	.datad(\b2v_inst9|com_state.COMF_DLL_WRITE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Selector49~27 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector49~18_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector49~18 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector49~18 .lut_mask = "0001";
defparam \b2v_inst9|Selector49~18 .operation_mode = "normal";
defparam \b2v_inst9|Selector49~18 .output_mode = "comb_only";
defparam \b2v_inst9|Selector49~18 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M13
flex10ke_lcell \b2v_inst9|Selector49~16 (
// Equation(s):
// \b2v_inst9|Selector49~16_combout  = !\b2v_inst9|Equal13~1_combout  & !\b2v_inst9|Equal12~0_combout  & !\b2v_inst9|Equal2~2_combout 

	.dataa(vcc),
	.datab(\b2v_inst9|Equal13~1_combout ),
	.datac(\b2v_inst9|Equal12~0_combout ),
	.datad(\b2v_inst9|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector49~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector49~16 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector49~16 .lut_mask = "0003";
defparam \b2v_inst9|Selector49~16 .operation_mode = "normal";
defparam \b2v_inst9|Selector49~16 .output_mode = "comb_only";
defparam \b2v_inst9|Selector49~16 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M12
flex10ke_lcell \b2v_inst9|Equal9~0 (
// Equation(s):
// \b2v_inst9|Equal9~0_combout  = \b2v_inst9|always8~5_combout  & \b2v_inst9|Equal4~0_combout  & !\b2v_inst4|in_command [0] & !\b2v_inst4|in_adress [0]

	.dataa(\b2v_inst9|always8~5_combout ),
	.datab(\b2v_inst9|Equal4~0_combout ),
	.datac(\b2v_inst4|in_command [0]),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal9~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal9~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal9~0 .lut_mask = "0008";
defparam \b2v_inst9|Equal9~0 .operation_mode = "normal";
defparam \b2v_inst9|Equal9~0 .output_mode = "comb_only";
defparam \b2v_inst9|Equal9~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M12
flex10ke_lcell \b2v_inst9|Selector49~6 (
// Equation(s):
// \b2v_inst9|Selector49~6_combout  = !\b2v_inst9|Equal4~1_combout  & !\b2v_inst9|Equal9~0_combout  & !\b2v_inst9|Equal5~0_combout 

	.dataa(vcc),
	.datab(\b2v_inst9|Equal4~1_combout ),
	.datac(\b2v_inst9|Equal9~0_combout ),
	.datad(\b2v_inst9|Equal5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector49~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector49~6 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector49~6 .lut_mask = "0003";
defparam \b2v_inst9|Selector49~6 .operation_mode = "normal";
defparam \b2v_inst9|Selector49~6 .output_mode = "comb_only";
defparam \b2v_inst9|Selector49~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M25
flex10ke_lcell \b2v_inst9|Selector49~7 (
// Equation(s):
// \b2v_inst9|Selector49~7_combout  = \b2v_inst9|Selector49~6_combout  & \b2v_inst9|com_state.COMF_IDLE~regout  & !\b2v_inst9|Equal3~2_combout 

	.dataa(vcc),
	.datab(\b2v_inst9|Selector49~6_combout ),
	.datac(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datad(\b2v_inst9|Equal3~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector49~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector49~7 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector49~7 .lut_mask = "00c0";
defparam \b2v_inst9|Selector49~7 .operation_mode = "normal";
defparam \b2v_inst9|Selector49~7 .output_mode = "comb_only";
defparam \b2v_inst9|Selector49~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M11
flex10ke_lcell \b2v_inst9|Selector49~8 (
// Equation(s):
// \b2v_inst9|Selector49~24  = \b2v_inst9|Equal8~0_combout  # \b2v_inst9|Equal10~0_combout  # !\b2v_inst9|Selector49~7_combout  # !\b2v_inst9|Selector49~16_combout 

	.dataa(\b2v_inst9|Equal8~0_combout ),
	.datab(\b2v_inst9|Equal10~0_combout ),
	.datac(\b2v_inst9|Selector49~16_combout ),
	.datad(\b2v_inst9|Selector49~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector49~8_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Selector49~24 ));
// synopsys translate_off
defparam \b2v_inst9|Selector49~8 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector49~8 .lut_mask = "efff";
defparam \b2v_inst9|Selector49~8 .operation_mode = "normal";
defparam \b2v_inst9|Selector49~8 .output_mode = "none";
defparam \b2v_inst9|Selector49~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M11
flex10ke_lcell \b2v_inst9|Selector49~17 (
// Equation(s):
// \b2v_inst9|Selector49~17_combout  = (\b2v_inst9|com_state.COMF_RESET~regout  & (\b2v_inst9|COMF_READ_STATE~13_combout  & \b2v_inst9|Selector49~18_combout  # !\irdy~dataout )) & CASCADE(\b2v_inst9|Selector49~24 )

	.dataa(\b2v_inst9|com_state.COMF_RESET~regout ),
	.datab(\b2v_inst9|COMF_READ_STATE~13_combout ),
	.datac(\b2v_inst9|Selector49~18_combout ),
	.datad(\irdy~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Selector49~24 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector49~17_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector49~17 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector49~17 .lut_mask = "80aa";
defparam \b2v_inst9|Selector49~17 .operation_mode = "normal";
defparam \b2v_inst9|Selector49~17 .output_mode = "comb_only";
defparam \b2v_inst9|Selector49~17 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M11
flex10ke_lcell \b2v_inst9|com_state.COMF_IDLE (
// Equation(s):
// \b2v_inst9|com_state.COMF_IDLE~regout  = DFFEA(!\b2v_inst9|Selector49~17_combout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|Selector49~17_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_IDLE .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_IDLE .lut_mask = "00ff";
defparam \b2v_inst9|com_state.COMF_IDLE .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_IDLE .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_IDLE .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M3
flex10ke_lcell \b2v_inst9|Selector59~0 (
// Equation(s):
// \b2v_inst9|Selector59~0_combout  = \b2v_inst9|com_state.COMF_IDLE~regout  & \b2v_inst9|LCR_COM1 [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datad(\b2v_inst9|LCR_COM1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector59~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector59~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector59~0 .lut_mask = "f000";
defparam \b2v_inst9|Selector59~0 .operation_mode = "normal";
defparam \b2v_inst9|Selector59~0 .output_mode = "comb_only";
defparam \b2v_inst9|Selector59~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M20
flex10ke_lcell \b2v_inst9|com_state.COMF_DLM_READ (
// Equation(s):
// \b2v_inst9|com_state.COMF_DLM_READ~regout  = DFFEA(\b2v_inst9|Equal8~0_combout  & (\b2v_inst9|Selector59~0_combout  # \b2v_inst9|com_state.COMF_DLM_READ~regout  & !\irdy~dataout ) # !\b2v_inst9|Equal8~0_combout  & 
// (\b2v_inst9|com_state.COMF_DLM_READ~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|Equal8~0_combout ),
	.datab(\b2v_inst9|Selector59~0_combout ),
	.datac(\b2v_inst9|com_state.COMF_DLM_READ~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_DLM_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_DLM_READ .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_DLM_READ .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_DLM_READ .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_DLM_READ .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_DLM_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M3
flex10ke_lcell \b2v_inst9|com_state.COMF_DLL_READ (
// Equation(s):
// \b2v_inst9|com_state.COMF_DLL_READ~regout  = DFFEA(\b2v_inst9|Equal7~0_combout  & (\b2v_inst9|Selector59~0_combout  # \b2v_inst9|com_state.COMF_DLL_READ~regout  & !\irdy~dataout ) # !\b2v_inst9|Equal7~0_combout  & 
// (\b2v_inst9|com_state.COMF_DLL_READ~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|Equal7~0_combout ),
	.datab(\b2v_inst9|Selector59~0_combout ),
	.datac(\b2v_inst9|com_state.COMF_DLL_READ~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_DLL_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_DLL_READ .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_DLL_READ .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_DLL_READ .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_DLL_READ .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_DLL_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M9
flex10ke_lcell \b2v_inst9|COMF_READ_STATE~11 (
// Equation(s):
// \b2v_inst9|COMF_READ_STATE~16  = !\b2v_inst9|com_state.COMF_MCR_READ~regout  & !\b2v_inst9|com_state.COMF_LCR_READ~regout  & !\b2v_inst9|com_state.COMF_DLM_READ~regout  & !\b2v_inst9|com_state.COMF_DLL_READ~regout 

	.dataa(\b2v_inst9|com_state.COMF_MCR_READ~regout ),
	.datab(\b2v_inst9|com_state.COMF_LCR_READ~regout ),
	.datac(\b2v_inst9|com_state.COMF_DLM_READ~regout ),
	.datad(\b2v_inst9|com_state.COMF_DLL_READ~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|COMF_READ_STATE~11_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|COMF_READ_STATE~16 ));
// synopsys translate_off
defparam \b2v_inst9|COMF_READ_STATE~11 .clock_enable_mode = "false";
defparam \b2v_inst9|COMF_READ_STATE~11 .lut_mask = "0001";
defparam \b2v_inst9|COMF_READ_STATE~11 .operation_mode = "normal";
defparam \b2v_inst9|COMF_READ_STATE~11 .output_mode = "none";
defparam \b2v_inst9|COMF_READ_STATE~11 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M9
flex10ke_lcell \b2v_inst9|COMF_READ_STATE~13 (
// Equation(s):
// \b2v_inst9|COMF_READ_STATE~13_combout  = (!\b2v_inst9|com_state.COMF_IIR_READ~regout  & !\b2v_inst9|com_state.COMF_IER_READ~regout  & !\b2v_inst9|com_state.COMF_MSR_READ~regout  & !\b2v_inst9|com_state.COMF_LSR_READ~regout ) & 
// CASCADE(\b2v_inst9|COMF_READ_STATE~16 )

	.dataa(\b2v_inst9|com_state.COMF_IIR_READ~regout ),
	.datab(\b2v_inst9|com_state.COMF_IER_READ~regout ),
	.datac(\b2v_inst9|com_state.COMF_MSR_READ~regout ),
	.datad(\b2v_inst9|com_state.COMF_LSR_READ~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|COMF_READ_STATE~16 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|COMF_READ_STATE~13_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|COMF_READ_STATE~13 .clock_enable_mode = "false";
defparam \b2v_inst9|COMF_READ_STATE~13 .lut_mask = "0001";
defparam \b2v_inst9|COMF_READ_STATE~13 .operation_mode = "normal";
defparam \b2v_inst9|COMF_READ_STATE~13 .output_mode = "comb_only";
defparam \b2v_inst9|COMF_READ_STATE~13 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M6
flex10ke_lcell \b2v_inst9|control (
// Equation(s):
// \b2v_inst9|control~regout  = DFFEA(!\b2v_inst9|com_state.COMF_RX_READ~regout  & \b2v_inst9|COMF_READ_STATE~13_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|com_state.COMF_RX_READ~regout ),
	.datad(\b2v_inst9|COMF_READ_STATE~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|control~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|control .clock_enable_mode = "false";
defparam \b2v_inst9|control .lut_mask = "0f00";
defparam \b2v_inst9|control .operation_mode = "normal";
defparam \b2v_inst9|control .output_mode = "reg_only";
defparam \b2v_inst9|control .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_J43
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[15] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [15] = DFFEA(\ad[15]~16  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[15]~16 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [15]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[15] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[15] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[15] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[15] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M41
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[14] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [14] = DFFEA(\ad[14]~17  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[14]~17 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [14]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[14] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[14] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[14] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[14] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M47
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[13] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [13] = DFFEA(\ad[13]~18  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[13]~18 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [13]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[13] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[13] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[13] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[13] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M34
flex10ke_lcell \b2v_inst4|LessThan10~0 (
// Equation(s):
// \b2v_inst4|LessThan10~0_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [15] # \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [14] # \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [13]

	.dataa(vcc),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [15]),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [14]),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [13]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|LessThan10~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|LessThan10~0 .clock_enable_mode = "false";
defparam \b2v_inst4|LessThan10~0 .lut_mask = "fffc";
defparam \b2v_inst4|LessThan10~0 .operation_mode = "normal";
defparam \b2v_inst4|LessThan10~0 .output_mode = "comb_only";
defparam \b2v_inst4|LessThan10~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M40
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[12] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [12] = DFFEA(\ad[12]~19  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[12]~19 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [12]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[12] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[12] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[12] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[12] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P34
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[6] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [6] = DFFEA(\ad[6]~25  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[6]~25 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[6] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[6] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[6] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[6] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P34
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[5] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [5] = DFFEA(\ad[5]~26  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[5]~26 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[5] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[5] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[5] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[5] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P34
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[4] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [4] = DFFEA(\ad[4]~27  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[4]~27 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[4] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[4] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[4] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[4] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P34
flex10ke_lcell \b2v_inst4|LessThan10~2 (
// Equation(s):
// \b2v_inst4|LessThan10~2_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [7] # \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [6] # \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [5] # \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [4]

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [7]),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [6]),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [5]),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|LessThan10~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|LessThan10~2 .clock_enable_mode = "false";
defparam \b2v_inst4|LessThan10~2 .lut_mask = "fffe";
defparam \b2v_inst4|LessThan10~2 .operation_mode = "normal";
defparam \b2v_inst4|LessThan10~2 .output_mode = "comb_only";
defparam \b2v_inst4|LessThan10~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M49
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[3] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [3] = DFFEA(\ad[3]~28  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[3]~28 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[3] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[3] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[3] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[3] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M31
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[0] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [0] = DFFEA(VCC, GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[0] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[0] .lut_mask = "ffff";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[0] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[0] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M34
flex10ke_lcell \b2v_inst4|LessThan10~3 (
// Equation(s):
// \b2v_inst4|LessThan10~3_combout  = \b2v_inst4|LessThan10~1_combout  # \b2v_inst4|LessThan10~2_combout  # \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [3] # \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [0]

	.dataa(\b2v_inst4|LessThan10~1_combout ),
	.datab(\b2v_inst4|LessThan10~2_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [3]),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|LessThan10~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|LessThan10~3 .clock_enable_mode = "false";
defparam \b2v_inst4|LessThan10~3 .lut_mask = "fffe";
defparam \b2v_inst4|LessThan10~3 .operation_mode = "normal";
defparam \b2v_inst4|LessThan10~3 .output_mode = "comb_only";
defparam \b2v_inst4|LessThan10~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M34
flex10ke_lcell \b2v_inst1|always3~5 (
// Equation(s):
// \b2v_inst1|always3~5_combout  = \b2v_inst1|always3~4_combout  & (\b2v_inst4|LessThan10~0_combout  # \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [12] & \b2v_inst4|LessThan10~3_combout )

	.dataa(\b2v_inst1|always3~4_combout ),
	.datab(\b2v_inst4|LessThan10~0_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [12]),
	.datad(\b2v_inst4|LessThan10~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|always3~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|always3~5 .clock_enable_mode = "false";
defparam \b2v_inst1|always3~5 .lut_mask = "a888";
defparam \b2v_inst1|always3~5 .operation_mode = "normal";
defparam \b2v_inst1|always3~5 .output_mode = "comb_only";
defparam \b2v_inst1|always3~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M5
flex10ke_lcell \b2v_inst1|Equal5~0 (
// Equation(s):
// \b2v_inst1|Equal5~0_combout  = \b2v_inst9|Equal4~0_combout  & \b2v_inst1|always3~5_combout  & !\b2v_inst4|in_command [0] & !\b2v_inst4|in_adress [0]

	.dataa(\b2v_inst9|Equal4~0_combout ),
	.datab(\b2v_inst1|always3~5_combout ),
	.datac(\b2v_inst4|in_command [0]),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|Equal5~0 .clock_enable_mode = "false";
defparam \b2v_inst1|Equal5~0 .lut_mask = "0008";
defparam \b2v_inst1|Equal5~0 .operation_mode = "normal";
defparam \b2v_inst1|Equal5~0 .output_mode = "comb_only";
defparam \b2v_inst1|Equal5~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M5
flex10ke_lcell \b2v_inst1|lpt_state.LPTF_PCR_READ (
// Equation(s):
// \b2v_inst1|lpt_state.LPTF_PCR_READ~regout  = DFFEA(\b2v_inst1|lpt_state.LPTF_IDLE~regout  & (\b2v_inst1|Equal5~0_combout  # \b2v_inst1|lpt_state.LPTF_PCR_READ~regout  & !\irdy~dataout ) # !\b2v_inst1|lpt_state.LPTF_IDLE~regout  & 
// (\b2v_inst1|lpt_state.LPTF_PCR_READ~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst1|lpt_state.LPTF_IDLE~regout ),
	.datab(\b2v_inst1|Equal5~0_combout ),
	.datac(\b2v_inst1|lpt_state.LPTF_PCR_READ~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|lpt_state.LPTF_PCR_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|lpt_state.LPTF_PCR_READ .clock_enable_mode = "false";
defparam \b2v_inst1|lpt_state.LPTF_PCR_READ .lut_mask = "88f8";
defparam \b2v_inst1|lpt_state.LPTF_PCR_READ .operation_mode = "normal";
defparam \b2v_inst1|lpt_state.LPTF_PCR_READ .output_mode = "reg_only";
defparam \b2v_inst1|lpt_state.LPTF_PCR_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M35
flex10ke_lcell \b2v_inst1|Equal4~0 (
// Equation(s):
// \b2v_inst1|Equal4~0_combout  = \b2v_inst9|Equal3~1_combout  & \b2v_inst1|always3~5_combout  & !\b2v_inst4|in_command [0]

	.dataa(vcc),
	.datab(\b2v_inst9|Equal3~1_combout ),
	.datac(\b2v_inst1|always3~5_combout ),
	.datad(\b2v_inst4|in_command [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|Equal4~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|Equal4~0 .clock_enable_mode = "false";
defparam \b2v_inst1|Equal4~0 .lut_mask = "00c0";
defparam \b2v_inst1|Equal4~0 .operation_mode = "normal";
defparam \b2v_inst1|Equal4~0 .output_mode = "comb_only";
defparam \b2v_inst1|Equal4~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M5
flex10ke_lcell \b2v_inst1|lpt_state.LPTF_PSR_READ (
// Equation(s):
// \b2v_inst1|lpt_state.LPTF_PSR_READ~regout  = DFFEA(\b2v_inst1|lpt_state.LPTF_IDLE~regout  & (\b2v_inst1|Equal4~0_combout  # \b2v_inst1|lpt_state.LPTF_PSR_READ~regout  & !\irdy~dataout ) # !\b2v_inst1|lpt_state.LPTF_IDLE~regout  & 
// (\b2v_inst1|lpt_state.LPTF_PSR_READ~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst1|lpt_state.LPTF_IDLE~regout ),
	.datab(\b2v_inst1|Equal4~0_combout ),
	.datac(\b2v_inst1|lpt_state.LPTF_PSR_READ~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|lpt_state.LPTF_PSR_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|lpt_state.LPTF_PSR_READ .clock_enable_mode = "false";
defparam \b2v_inst1|lpt_state.LPTF_PSR_READ .lut_mask = "88f8";
defparam \b2v_inst1|lpt_state.LPTF_PSR_READ .operation_mode = "normal";
defparam \b2v_inst1|lpt_state.LPTF_PSR_READ .output_mode = "reg_only";
defparam \b2v_inst1|lpt_state.LPTF_PSR_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M19
flex10ke_lcell \b2v_inst1|Equal0~0 (
// Equation(s):
// \b2v_inst1|Equal0~0_combout  = \b2v_inst9|Equal2~1_combout  & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [1]

	.dataa(vcc),
	.datab(\b2v_inst9|Equal2~1_combout ),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|Equal0~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|Equal0~0 .clock_enable_mode = "false";
defparam \b2v_inst1|Equal0~0 .lut_mask = "000c";
defparam \b2v_inst1|Equal0~0 .operation_mode = "normal";
defparam \b2v_inst1|Equal0~0 .output_mode = "comb_only";
defparam \b2v_inst1|Equal0~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M35
flex10ke_lcell \b2v_inst1|Equal3~0 (
// Equation(s):
// \b2v_inst1|Equal3~0_combout  = \b2v_inst1|always3~5_combout  & \b2v_inst1|Equal0~0_combout  & !\b2v_inst4|in_command [0] & !\b2v_inst4|in_adress [0]

	.dataa(\b2v_inst1|always3~5_combout ),
	.datab(\b2v_inst1|Equal0~0_combout ),
	.datac(\b2v_inst4|in_command [0]),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|Equal3~0 .clock_enable_mode = "false";
defparam \b2v_inst1|Equal3~0 .lut_mask = "0008";
defparam \b2v_inst1|Equal3~0 .operation_mode = "normal";
defparam \b2v_inst1|Equal3~0 .output_mode = "comb_only";
defparam \b2v_inst1|Equal3~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M4
flex10ke_lcell \b2v_inst1|lpt_state.LPTF_PIR_READ (
// Equation(s):
// \b2v_inst1|lpt_state.LPTF_PIR_READ~regout  = DFFEA(\b2v_inst1|lpt_state.LPTF_IDLE~regout  & (\b2v_inst1|Equal3~0_combout  # \b2v_inst1|lpt_state.LPTF_PIR_READ~regout  & !\irdy~dataout ) # !\b2v_inst1|lpt_state.LPTF_IDLE~regout  & 
// (\b2v_inst1|lpt_state.LPTF_PIR_READ~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst1|lpt_state.LPTF_IDLE~regout ),
	.datab(\b2v_inst1|Equal3~0_combout ),
	.datac(\b2v_inst1|lpt_state.LPTF_PIR_READ~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|lpt_state.LPTF_PIR_READ~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|lpt_state.LPTF_PIR_READ .clock_enable_mode = "false";
defparam \b2v_inst1|lpt_state.LPTF_PIR_READ .lut_mask = "88f8";
defparam \b2v_inst1|lpt_state.LPTF_PIR_READ .operation_mode = "normal";
defparam \b2v_inst1|lpt_state.LPTF_PIR_READ .output_mode = "reg_only";
defparam \b2v_inst1|lpt_state.LPTF_PIR_READ .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M6
flex10ke_lcell \b2v_inst1|control (
// Equation(s):
// \b2v_inst1|control~regout  = DFFEA(!\b2v_inst1|lpt_state.LPTF_PXR_READ~regout  & !\b2v_inst1|lpt_state.LPTF_PCR_READ~regout  & !\b2v_inst1|lpt_state.LPTF_PSR_READ~regout  & !\b2v_inst1|lpt_state.LPTF_PIR_READ~regout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst1|lpt_state.LPTF_PXR_READ~regout ),
	.datab(\b2v_inst1|lpt_state.LPTF_PCR_READ~regout ),
	.datac(\b2v_inst1|lpt_state.LPTF_PSR_READ~regout ),
	.datad(\b2v_inst1|lpt_state.LPTF_PIR_READ~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|control~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|control .clock_enable_mode = "false";
defparam \b2v_inst1|control .lut_mask = "0001";
defparam \b2v_inst1|control .operation_mode = "normal";
defparam \b2v_inst1|control .output_mode = "reg_only";
defparam \b2v_inst1|control .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M6
flex10ke_lcell \b2v_inst4|addr_data_buf_in[1]~0 (
// Equation(s):
// \b2v_inst4|addr_data_buf_in[1]~0_combout  = !\b2v_inst1|control~regout  # !\b2v_inst9|control~regout  # !\b2v_inst4|control~regout 

	.dataa(vcc),
	.datab(\b2v_inst4|control~regout ),
	.datac(\b2v_inst9|control~regout ),
	.datad(\b2v_inst1|control~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|addr_data_buf_in[1]~0 .clock_enable_mode = "false";
defparam \b2v_inst4|addr_data_buf_in[1]~0 .lut_mask = "3fff";
defparam \b2v_inst4|addr_data_buf_in[1]~0 .operation_mode = "normal";
defparam \b2v_inst4|addr_data_buf_in[1]~0 .output_mode = "comb_only";
defparam \b2v_inst4|addr_data_buf_in[1]~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_J27
flex10ke_lcell \b2v_inst4|Mux6~3 (
// Equation(s):
// \b2v_inst4|Mux6~3_combout  = \b2v_inst4|Mux7~10_combout  & \b2v_inst4|Mux6~2_combout  # !\b2v_inst4|Mux7~10_combout  & (\ad[1]~30  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|Mux6~2_combout ),
	.datab(\ad[1]~30 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Mux7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux6~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux6~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux6~3 .lut_mask = "aafc";
defparam \b2v_inst4|Mux6~3 .operation_mode = "normal";
defparam \b2v_inst4|Mux6~3 .output_mode = "comb_only";
defparam \b2v_inst4|Mux6~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M32
flex10ke_lcell \b2v_inst9|LCR_COM1[1] (
// Equation(s):
// \b2v_inst9|LCR_COM1 [1] = DFFEA(\b2v_inst4|Mux6~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~3_combout , , )

	.dataa(\b2v_inst9|always36~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux6~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LCR_COM1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LCR_COM1[1] .clock_enable_mode = "true";
defparam \b2v_inst9|LCR_COM1[1] .lut_mask = "ff00";
defparam \b2v_inst9|LCR_COM1[1] .operation_mode = "normal";
defparam \b2v_inst9|LCR_COM1[1] .output_mode = "reg_only";
defparam \b2v_inst9|LCR_COM1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_N36
flex10ke_lcell \b2v_inst4|Mux3~3 (
// Equation(s):
// \b2v_inst4|Mux3~3_combout  = \b2v_inst4|Mux7~10_combout  & \b2v_inst4|Mux3~2_combout  # !\b2v_inst4|Mux7~10_combout  & (\ad[4]~27  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|Mux3~2_combout ),
	.datab(\ad[4]~27 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Mux7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux3~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux3~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux3~3 .lut_mask = "aafc";
defparam \b2v_inst4|Mux3~3 .operation_mode = "normal";
defparam \b2v_inst4|Mux3~3 .output_mode = "comb_only";
defparam \b2v_inst4|Mux3~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M32
flex10ke_lcell \b2v_inst9|LCR_COM1[4] (
// Equation(s):
// \b2v_inst9|LCR_COM1 [4] = DFFEA(\b2v_inst4|Mux3~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~3_combout , , )

	.dataa(\b2v_inst9|always36~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux3~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LCR_COM1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LCR_COM1[4] .clock_enable_mode = "true";
defparam \b2v_inst9|LCR_COM1[4] .lut_mask = "ff00";
defparam \b2v_inst9|LCR_COM1[4] .operation_mode = "normal";
defparam \b2v_inst9|LCR_COM1[4] .output_mode = "reg_only";
defparam \b2v_inst9|LCR_COM1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_N27
flex10ke_lcell \b2v_inst4|Mux2~3 (
// Equation(s):
// \b2v_inst4|Mux2~3_combout  = \b2v_inst4|Mux7~10_combout  & \b2v_inst4|Mux2~2_combout  # !\b2v_inst4|Mux7~10_combout  & (\ad[5]~26  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|Mux2~2_combout ),
	.datab(\ad[5]~26 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Mux7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux2~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux2~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux2~3 .lut_mask = "aafc";
defparam \b2v_inst4|Mux2~3 .operation_mode = "normal";
defparam \b2v_inst4|Mux2~3 .output_mode = "comb_only";
defparam \b2v_inst4|Mux2~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M32
flex10ke_lcell \b2v_inst9|LCR_COM1[5] (
// Equation(s):
// \b2v_inst9|LCR_COM1 [5] = DFFEA(\b2v_inst4|Mux2~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~3_combout , , )

	.dataa(\b2v_inst9|always36~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux2~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LCR_COM1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LCR_COM1[5] .clock_enable_mode = "true";
defparam \b2v_inst9|LCR_COM1[5] .lut_mask = "ff00";
defparam \b2v_inst9|LCR_COM1[5] .operation_mode = "normal";
defparam \b2v_inst9|LCR_COM1[5] .output_mode = "reg_only";
defparam \b2v_inst9|LCR_COM1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_O28
flex10ke_lcell \b2v_inst9|Mux5~1 (
// Equation(s):
// \b2v_inst9|Mux5~1_combout  = !\b2v_inst9|LCR_COM1 [4] & !\b2v_inst9|LCR_COM1 [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|LCR_COM1 [4]),
	.datad(\b2v_inst9|LCR_COM1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux5~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux5~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux5~1 .lut_mask = "000f";
defparam \b2v_inst9|Mux5~1 .operation_mode = "normal";
defparam \b2v_inst9|Mux5~1 .output_mode = "comb_only";
defparam \b2v_inst9|Mux5~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M38
flex10ke_lcell \b2v_inst4|Mux4~3 (
// Equation(s):
// \b2v_inst4|Mux4~3_combout  = \b2v_inst4|Mux7~10_combout  & \b2v_inst4|Mux4~2_combout  # !\b2v_inst4|Mux7~10_combout  & (\ad[3]~28  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|Mux4~2_combout ),
	.datab(\ad[3]~28 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Mux7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux4~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux4~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux4~3 .lut_mask = "aafc";
defparam \b2v_inst4|Mux4~3 .operation_mode = "normal";
defparam \b2v_inst4|Mux4~3 .output_mode = "comb_only";
defparam \b2v_inst4|Mux4~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M32
flex10ke_lcell \b2v_inst9|LCR_COM1[3] (
// Equation(s):
// \b2v_inst9|LCR_COM1 [3] = DFFEA(\b2v_inst4|Mux4~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~3_combout , , )

	.dataa(\b2v_inst9|always36~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux4~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LCR_COM1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LCR_COM1[3] .clock_enable_mode = "true";
defparam \b2v_inst9|LCR_COM1[3] .lut_mask = "ff00";
defparam \b2v_inst9|LCR_COM1[3] .operation_mode = "normal";
defparam \b2v_inst9|LCR_COM1[3] .output_mode = "reg_only";
defparam \b2v_inst9|LCR_COM1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_J27
flex10ke_lcell \b2v_inst4|Mux7~9 (
// Equation(s):
// \b2v_inst4|Mux7~9_combout  = \b2v_inst4|Mux7~10_combout  & \b2v_inst4|Mux7~8_combout  # !\b2v_inst4|Mux7~10_combout  & (\ad[0]~31  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|Mux7~8_combout ),
	.datab(\ad[0]~31 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Mux7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux7~9_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux7~9 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux7~9 .lut_mask = "aafc";
defparam \b2v_inst4|Mux7~9 .operation_mode = "normal";
defparam \b2v_inst4|Mux7~9 .output_mode = "comb_only";
defparam \b2v_inst4|Mux7~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M32
flex10ke_lcell \b2v_inst9|LCR_COM1[0] (
// Equation(s):
// \b2v_inst9|LCR_COM1 [0] = DFFEA(\b2v_inst4|Mux7~9_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~3_combout , , )

	.dataa(\b2v_inst9|always36~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux7~9_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LCR_COM1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LCR_COM1[0] .clock_enable_mode = "true";
defparam \b2v_inst9|LCR_COM1[0] .lut_mask = "ff00";
defparam \b2v_inst9|LCR_COM1[0] .operation_mode = "normal";
defparam \b2v_inst9|LCR_COM1[0] .output_mode = "reg_only";
defparam \b2v_inst9|LCR_COM1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M26
flex10ke_lcell \b2v_inst4|Mux5~3 (
// Equation(s):
// \b2v_inst4|Mux5~3_combout  = \b2v_inst4|Mux7~10_combout  & \b2v_inst4|Mux5~2_combout  # !\b2v_inst4|Mux7~10_combout  & (\ad[2]~29  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|Mux5~2_combout ),
	.datab(\ad[2]~29 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Mux7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux5~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux5~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux5~3 .lut_mask = "aafc";
defparam \b2v_inst4|Mux5~3 .operation_mode = "normal";
defparam \b2v_inst4|Mux5~3 .output_mode = "comb_only";
defparam \b2v_inst4|Mux5~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M32
flex10ke_lcell \b2v_inst9|LCR_COM1[2] (
// Equation(s):
// \b2v_inst9|LCR_COM1 [2] = DFFEA(\b2v_inst4|Mux5~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~3_combout , , )

	.dataa(\b2v_inst9|always36~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux5~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LCR_COM1 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LCR_COM1[2] .clock_enable_mode = "true";
defparam \b2v_inst9|LCR_COM1[2] .lut_mask = "ff00";
defparam \b2v_inst9|LCR_COM1[2] .operation_mode = "normal";
defparam \b2v_inst9|LCR_COM1[2] .output_mode = "reg_only";
defparam \b2v_inst9|LCR_COM1[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_O28
flex10ke_lcell \b2v_inst9|Mux5~2 (
// Equation(s):
// \b2v_inst9|Mux5~2_combout  = !\b2v_inst9|LCR_COM1 [0] & !\b2v_inst9|LCR_COM1 [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|LCR_COM1 [0]),
	.datad(\b2v_inst9|LCR_COM1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux5~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux5~2 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux5~2 .lut_mask = "000f";
defparam \b2v_inst9|Mux5~2 .operation_mode = "normal";
defparam \b2v_inst9|Mux5~2 .output_mode = "comb_only";
defparam \b2v_inst9|Mux5~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_O28
flex10ke_lcell \b2v_inst9|TSR_COM1~23 (
// Equation(s):
// \b2v_inst9|TSR_COM1~23_combout  = \b2v_inst9|LCR_COM1 [3] & (!\b2v_inst9|Mux5~2_combout ) # !\b2v_inst9|LCR_COM1 [3] & \b2v_inst9|Mux5~0_combout  & \b2v_inst9|Mux5~1_combout 

	.dataa(\b2v_inst9|Mux5~0_combout ),
	.datab(\b2v_inst9|Mux5~1_combout ),
	.datac(\b2v_inst9|LCR_COM1 [3]),
	.datad(\b2v_inst9|Mux5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|TSR_COM1~23_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1~23 .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1~23 .lut_mask = "08f8";
defparam \b2v_inst9|TSR_COM1~23 .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1~23 .output_mode = "comb_only";
defparam \b2v_inst9|TSR_COM1~23 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_91
flex10ke_io \baudclk_221184kHz~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\baudclk_221184kHz~dataout ),
	.padio(baudclk_221184kHz));
// synopsys translate_off
defparam \baudclk_221184kHz~I .feedback_mode = "from_pin";
defparam \baudclk_221184kHz~I .operation_mode = "input";
defparam \baudclk_221184kHz~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC2_K40
flex10ke_lcell \b2v_inst9|baudclk_TX (
// Equation(s):
// \b2v_inst9|baudclk_TX~regout  = DFFEA(!\b2v_inst9|baudclk_TX~regout , GLOBAL(\baudclk_221184kHz~dataout ), , , \b2v_inst9|Equal16~4_combout , , )

	.dataa(\b2v_inst9|Equal16~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|baudclk_TX~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|baudclk_TX~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|baudclk_TX .clock_enable_mode = "true";
defparam \b2v_inst9|baudclk_TX .lut_mask = "00ff";
defparam \b2v_inst9|baudclk_TX .operation_mode = "normal";
defparam \b2v_inst9|baudclk_TX .output_mode = "reg_only";
defparam \b2v_inst9|baudclk_TX .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_V31
flex10ke_lcell \b2v_inst9|TSR_COM1[10] (
// Equation(s):
// \b2v_inst9|TSR_COM1 [10] = DFFEA(\b2v_inst9|TSR_COM1 [11] # \b2v_inst9|always24~1_combout  & \b2v_inst9|LCR_COM1 [1] & \b2v_inst9|TSR_COM1~23_combout , \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )

	.dataa(\b2v_inst9|TSR_COM1 [11]),
	.datab(\b2v_inst9|always24~1_combout ),
	.datac(\b2v_inst9|LCR_COM1 [1]),
	.datad(\b2v_inst9|TSR_COM1~23_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TSR_COM1 [10]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1[10] .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1[10] .lut_mask = "eaaa";
defparam \b2v_inst9|TSR_COM1[10] .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1[10] .output_mode = "reg_only";
defparam \b2v_inst9|TSR_COM1[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_O28
flex10ke_lcell \b2v_inst9|Mux5~3 (
// Equation(s):
// \b2v_inst9|Mux5~3_combout  = \b2v_inst9|LCR_COM1 [3] & (\b2v_inst9|LCR_COM1 [1]) # !\b2v_inst9|LCR_COM1 [3] & (!\b2v_inst9|Mux5~2_combout  & \b2v_inst9|LCR_COM1 [1] # !\b2v_inst9|Mux5~1_combout )

	.dataa(\b2v_inst9|Mux5~2_combout ),
	.datab(\b2v_inst9|Mux5~1_combout ),
	.datac(\b2v_inst9|LCR_COM1 [1]),
	.datad(\b2v_inst9|LCR_COM1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux5~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux5~3 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux5~3 .lut_mask = "f073";
defparam \b2v_inst9|Mux5~3 .operation_mode = "normal";
defparam \b2v_inst9|Mux5~3 .output_mode = "comb_only";
defparam \b2v_inst9|Mux5~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_O28
flex10ke_lcell \b2v_inst9|Mux5~4 (
// Equation(s):
// \b2v_inst9|Mux5~4_combout  = \b2v_inst9|LCR_COM1 [4] $ (\b2v_inst9|LCR_COM1 [5] # !\b2v_inst9|WideXor7~combout ) # !\b2v_inst9|LCR_COM1 [0]

	.dataa(\b2v_inst9|WideXor7~combout ),
	.datab(\b2v_inst9|LCR_COM1 [5]),
	.datac(\b2v_inst9|LCR_COM1 [4]),
	.datad(\b2v_inst9|LCR_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux5~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux5~4 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux5~4 .lut_mask = "2dff";
defparam \b2v_inst9|Mux5~4 .operation_mode = "normal";
defparam \b2v_inst9|Mux5~4 .output_mode = "comb_only";
defparam \b2v_inst9|Mux5~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_O28
flex10ke_lcell \b2v_inst9|Mux5~5 (
// Equation(s):
// \b2v_inst9|Mux5~5_combout  = \b2v_inst9|LCR_COM1 [3] & (\b2v_inst9|Mux5~3_combout  & (\b2v_inst9|Mux5~4_combout ) # !\b2v_inst9|Mux5~3_combout  & \b2v_inst9|Mux5~0_combout ) # !\b2v_inst9|LCR_COM1 [3] & (\b2v_inst9|Mux5~3_combout )

	.dataa(\b2v_inst9|Mux5~0_combout ),
	.datab(\b2v_inst9|LCR_COM1 [3]),
	.datac(\b2v_inst9|Mux5~3_combout ),
	.datad(\b2v_inst9|Mux5~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux5~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux5~5 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux5~5 .lut_mask = "f838";
defparam \b2v_inst9|Mux5~5 .operation_mode = "normal";
defparam \b2v_inst9|Mux5~5 .output_mode = "comb_only";
defparam \b2v_inst9|Mux5~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_V30
flex10ke_lcell \b2v_inst9|TSR_COM1[9] (
// Equation(s):
// \b2v_inst9|TSR_COM1 [9] = DFFEA(\b2v_inst9|TSR_COM1 [10] # \b2v_inst9|always24~1_combout  & \b2v_inst9|Mux5~5_combout , \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|TSR_COM1 [10]),
	.datac(\b2v_inst9|always24~1_combout ),
	.datad(\b2v_inst9|Mux5~5_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TSR_COM1 [9]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1[9] .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1[9] .lut_mask = "fccc";
defparam \b2v_inst9|TSR_COM1[9] .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1[9] .output_mode = "reg_only";
defparam \b2v_inst9|TSR_COM1[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_O43
flex10ke_lcell \b2v_inst9|Mux6~0 (
// Equation(s):
// \b2v_inst9|Mux6~0_combout  = \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7]~dataout  # !\b2v_inst9|LCR_COM1 [0] & !\b2v_inst9|LCR_COM1 [4] & !\b2v_inst9|LCR_COM1 [5]

	.dataa(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7]~dataout ),
	.datab(\b2v_inst9|LCR_COM1 [0]),
	.datac(\b2v_inst9|LCR_COM1 [4]),
	.datad(\b2v_inst9|LCR_COM1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux6~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux6~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux6~0 .lut_mask = "aaab";
defparam \b2v_inst9|Mux6~0 .operation_mode = "normal";
defparam \b2v_inst9|Mux6~0 .output_mode = "comb_only";
defparam \b2v_inst9|Mux6~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_O28
flex10ke_lcell \b2v_inst9|Mux5~0 (
// Equation(s):
// \b2v_inst9|Mux5~0_combout  = \b2v_inst9|LCR_COM1 [0] & \b2v_inst9|LCR_COM1 [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|LCR_COM1 [0]),
	.datad(\b2v_inst9|LCR_COM1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux5~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux5~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux5~0 .lut_mask = "f000";
defparam \b2v_inst9|Mux5~0 .operation_mode = "normal";
defparam \b2v_inst9|Mux5~0 .output_mode = "comb_only";
defparam \b2v_inst9|Mux5~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_O43
flex10ke_lcell \b2v_inst9|Mux6~1 (
// Equation(s):
// \b2v_inst9|Mux6~1_combout  = \b2v_inst9|LCR_COM1 [4] & \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7]~dataout  # !\b2v_inst9|LCR_COM1 [4] & (\b2v_inst9|LCR_COM1 [5] & \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7]~dataout  # !\b2v_inst9|LCR_COM1 [5] & 
// (\b2v_inst9|Mux5~0_combout ))

	.dataa(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7]~dataout ),
	.datab(\b2v_inst9|Mux5~0_combout ),
	.datac(\b2v_inst9|LCR_COM1 [4]),
	.datad(\b2v_inst9|LCR_COM1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux6~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux6~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux6~1 .lut_mask = "aaac";
defparam \b2v_inst9|Mux6~1 .operation_mode = "normal";
defparam \b2v_inst9|Mux6~1 .output_mode = "comb_only";
defparam \b2v_inst9|Mux6~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_O43
flex10ke_lcell \b2v_inst9|Mux6~2 (
// Equation(s):
// \b2v_inst9|Mux6~2_combout  = \b2v_inst9|LCR_COM1 [3] & (\b2v_inst9|LCR_COM1 [1]) # !\b2v_inst9|LCR_COM1 [3] & (\b2v_inst9|LCR_COM1 [1] & \b2v_inst9|Mux6~0_combout  # !\b2v_inst9|LCR_COM1 [1] & (\b2v_inst9|Mux6~1_combout ))

	.dataa(\b2v_inst9|LCR_COM1 [3]),
	.datab(\b2v_inst9|Mux6~0_combout ),
	.datac(\b2v_inst9|LCR_COM1 [1]),
	.datad(\b2v_inst9|Mux6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux6~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux6~2 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux6~2 .lut_mask = "e5e0";
defparam \b2v_inst9|Mux6~2 .operation_mode = "normal";
defparam \b2v_inst9|Mux6~2 .output_mode = "comb_only";
defparam \b2v_inst9|Mux6~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_O43
flex10ke_lcell \b2v_inst9|Mux6~3 (
// Equation(s):
// \b2v_inst9|Mux6~3_combout  = !\b2v_inst9|LCR_COM1 [0] & (\b2v_inst9|LCR_COM1 [4] $ (\b2v_inst9|LCR_COM1 [5] # !\b2v_inst9|WideXor7~2_combout ))

	.dataa(\b2v_inst9|WideXor7~2_combout ),
	.datab(\b2v_inst9|LCR_COM1 [5]),
	.datac(\b2v_inst9|LCR_COM1 [4]),
	.datad(\b2v_inst9|LCR_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux6~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux6~3 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux6~3 .lut_mask = "002d";
defparam \b2v_inst9|Mux6~3 .operation_mode = "normal";
defparam \b2v_inst9|Mux6~3 .output_mode = "comb_only";
defparam \b2v_inst9|Mux6~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M17
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[26] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [26] = DFFEA(\ad[26]~5  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[26]~5 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [26]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[26] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[26] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[26] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[26] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[26] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M17
flex10ke_lcell \b2v_inst4|Equal43~27 (
// Equation(s):
// \b2v_inst4|Equal43~27_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [26] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[26]~5 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[26]~5 ),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [26]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~27_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~27 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~27 .lut_mask = "03fc";
defparam \b2v_inst4|Equal43~27 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~27 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~27 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M16
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[29] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [29] = DFFEA(\ad[29]~2  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[29]~2 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [29]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[29] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[29] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[29] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[29] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[29] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M16
flex10ke_lcell \b2v_inst4|Equal43~25 (
// Equation(s):
// \b2v_inst4|Equal43~25_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [29] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[29]~2 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[29]~2 ),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [29]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~25_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~25 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~25 .lut_mask = "03fc";
defparam \b2v_inst4|Equal43~25 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~25 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~25 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M17
flex10ke_lcell \b2v_inst4|Equal43~26 (
// Equation(s):
// \b2v_inst4|Equal43~64  = !\b2v_inst4|Equal43~25_combout  & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [21] $ (!\ad[21]~10  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [21]),
	.datab(\ad[21]~10 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal43~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~26_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Equal43~64 ));
// synopsys translate_off
defparam \b2v_inst4|Equal43~26 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~26 .lut_mask = "00a9";
defparam \b2v_inst4|Equal43~26 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~26 .output_mode = "none";
defparam \b2v_inst4|Equal43~26 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M17
flex10ke_lcell \b2v_inst4|Equal43~49 (
// Equation(s):
// \b2v_inst4|Equal43~49_combout  = (!\b2v_inst4|Equal43~27_combout  & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [28] $ (!\ad[28]~3  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))) & CASCADE(\b2v_inst4|Equal43~64 )

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [28]),
	.datab(\ad[28]~3 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal43~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Equal43~64 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~49_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~49 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~49 .lut_mask = "00a9";
defparam \b2v_inst4|Equal43~49 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~49 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~49 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M16
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [11] = DFFEA(\ad[11]~20  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[11]~20 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [11]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M16
flex10ke_lcell \b2v_inst4|Equal43~31 (
// Equation(s):
// \b2v_inst4|Equal43~31_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [11] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[11]~20 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[11]~20 ),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~31_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~31 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~31 .lut_mask = "03fc";
defparam \b2v_inst4|Equal43~31 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~31 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~31 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M15
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[27] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [27] = DFFEA(\ad[27]~4  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[27]~4 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [27]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[27] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[27] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[27] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[27] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[27] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M15
flex10ke_lcell \b2v_inst4|Equal43~29 (
// Equation(s):
// \b2v_inst4|Equal43~29_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [27] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[27]~4 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[27]~4 ),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [27]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~29_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~29 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~29 .lut_mask = "03fc";
defparam \b2v_inst4|Equal43~29 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~29 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~29 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M15
flex10ke_lcell \b2v_inst4|Equal43~30 (
// Equation(s):
// \b2v_inst4|Equal43~69  = !\b2v_inst4|Equal43~29_combout  & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [13] $ (!\ad[13]~18  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [13]),
	.datab(\ad[13]~18 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal43~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~30_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Equal43~69 ));
// synopsys translate_off
defparam \b2v_inst4|Equal43~30 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~30 .lut_mask = "00a9";
defparam \b2v_inst4|Equal43~30 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~30 .output_mode = "none";
defparam \b2v_inst4|Equal43~30 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M15
flex10ke_lcell \b2v_inst4|Equal43~50 (
// Equation(s):
// \b2v_inst4|Equal43~50_combout  = (!\b2v_inst4|Equal43~31_combout  & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [31] $ (!\ad[31]~0  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))) & CASCADE(\b2v_inst4|Equal43~69 )

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [31]),
	.datab(\ad[31]~0 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal43~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Equal43~69 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~50_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~50 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~50 .lut_mask = "00a9";
defparam \b2v_inst4|Equal43~50 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~50 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~50 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M51
flex10ke_lcell \b2v_inst4|Equal43~39 (
// Equation(s):
// \b2v_inst4|Equal43~39_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [14] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[14]~17 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[14]~17 ),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [14]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~39_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~39 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~39 .lut_mask = "03fc";
defparam \b2v_inst4|Equal43~39 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~39 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~39 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M30
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[9] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [9] = DFFEA(\ad[9]~22  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[9]~22 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [9]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[9] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[9] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[9] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[9] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M30
flex10ke_lcell \b2v_inst4|Equal43~37 (
// Equation(s):
// \b2v_inst4|Equal43~37_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [9] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[9]~22 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[9]~22 ),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [9]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~37_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~37 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~37 .lut_mask = "03fc";
defparam \b2v_inst4|Equal43~37 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~37 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~37 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M30
flex10ke_lcell \b2v_inst4|Equal43~38 (
// Equation(s):
// \b2v_inst4|Equal43~79  = !\b2v_inst4|Equal43~37_combout  & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [19] $ (!\ad[19]~12  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [19]),
	.datab(\ad[19]~12 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal43~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~38_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Equal43~79 ));
// synopsys translate_off
defparam \b2v_inst4|Equal43~38 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~38 .lut_mask = "00a9";
defparam \b2v_inst4|Equal43~38 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~38 .output_mode = "none";
defparam \b2v_inst4|Equal43~38 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M30
flex10ke_lcell \b2v_inst4|Equal43~52 (
// Equation(s):
// \b2v_inst4|Equal43~52_combout  = (!\b2v_inst4|Equal43~39_combout  & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [22] $ (!\ad[22]~9  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))) & CASCADE(\b2v_inst4|Equal43~79 )

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [22]),
	.datab(\ad[22]~9 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal43~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Equal43~79 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~52_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~52 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~52 .lut_mask = "00a9";
defparam \b2v_inst4|Equal43~52 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~52 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~52 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M51
flex10ke_lcell \b2v_inst4|Equal43~43 (
// Equation(s):
// \b2v_inst4|Equal43~43_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [15] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[15]~16 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[15]~16 ),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [15]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~43_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~43 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~43 .lut_mask = "03fc";
defparam \b2v_inst4|Equal43~43 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~43 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~43 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M18
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[18] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [18] = DFFEA(\ad[18]~13  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[18]~13 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [18]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[18] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[18] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[18] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[18] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[18] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M18
flex10ke_lcell \b2v_inst4|Equal43~41 (
// Equation(s):
// \b2v_inst4|Equal43~41_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [18] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[18]~13 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[18]~13 ),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [18]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~41_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~41 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~41 .lut_mask = "03fc";
defparam \b2v_inst4|Equal43~41 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~41 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~41 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M18
flex10ke_lcell \b2v_inst4|Equal43~42 (
// Equation(s):
// \b2v_inst4|Equal43~84  = !\b2v_inst4|Equal43~41_combout  & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [30] $ (!\ad[30]~1  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [30]),
	.datab(\ad[30]~1 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal43~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~42_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Equal43~84 ));
// synopsys translate_off
defparam \b2v_inst4|Equal43~42 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~42 .lut_mask = "00a9";
defparam \b2v_inst4|Equal43~42 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~42 .output_mode = "none";
defparam \b2v_inst4|Equal43~42 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M18
flex10ke_lcell \b2v_inst4|Equal43~53 (
// Equation(s):
// \b2v_inst4|Equal43~53_combout  = (!\b2v_inst4|Equal43~43_combout  & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [25] $ (!\ad[25]~6  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))) & CASCADE(\b2v_inst4|Equal43~84 )

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [25]),
	.datab(\ad[25]~6 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal43~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Equal43~84 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~53_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~53 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~53 .lut_mask = "00a9";
defparam \b2v_inst4|Equal43~53 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~53 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~53 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M23
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[23] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [23] = DFFEA(\ad[23]~8  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[23]~8 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [23]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[23] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[23] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[23] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[23] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[23] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M23
flex10ke_lcell \b2v_inst4|Equal43~47 (
// Equation(s):
// \b2v_inst4|Equal43~47_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [23] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[23]~8 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[23]~8 ),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [23]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~47_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~47 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~47 .lut_mask = "03fc";
defparam \b2v_inst4|Equal43~47 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~47 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~47 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M36
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[8] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [8] = DFFEA(\ad[8]~23  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[8]~23 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [8]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[8] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[8] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[8] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[8] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M36
flex10ke_lcell \b2v_inst4|Equal43~45 (
// Equation(s):
// \b2v_inst4|Equal43~45_combout  = \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [8] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[8]~23 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[8]~23 ),
	.datad(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~45_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~45 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~45 .lut_mask = "03fc";
defparam \b2v_inst4|Equal43~45 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~45 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~45 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M37
flex10ke_lcell \b2v_inst4|Equal43~46 (
// Equation(s):
// \b2v_inst4|Equal43~89  = !\b2v_inst4|Equal43~45_combout  & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [10] $ (!\ad[10]~21  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [10]),
	.datab(\ad[10]~21 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal43~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~46_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Equal43~89 ));
// synopsys translate_off
defparam \b2v_inst4|Equal43~46 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~46 .lut_mask = "00a9";
defparam \b2v_inst4|Equal43~46 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~46 .output_mode = "none";
defparam \b2v_inst4|Equal43~46 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M37
flex10ke_lcell \b2v_inst4|Equal43~54 (
// Equation(s):
// \b2v_inst4|Equal43~54_combout  = (!\b2v_inst4|Equal43~47_combout  & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [12] $ (!\ad[12]~19  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))) & CASCADE(\b2v_inst4|Equal43~89 )

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [12]),
	.datab(\ad[12]~19 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal43~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Equal43~89 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~54_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~54 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~54 .lut_mask = "00a9";
defparam \b2v_inst4|Equal43~54 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~54 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~54 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M37
flex10ke_lcell \b2v_inst4|Equal43~6 (
// Equation(s):
// \b2v_inst4|Equal43~6_combout  = \b2v_inst4|Equal43~51_combout  & \b2v_inst4|Equal43~52_combout  & \b2v_inst4|Equal43~53_combout  & \b2v_inst4|Equal43~54_combout 

	.dataa(\b2v_inst4|Equal43~51_combout ),
	.datab(\b2v_inst4|Equal43~52_combout ),
	.datac(\b2v_inst4|Equal43~53_combout ),
	.datad(\b2v_inst4|Equal43~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal43~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal43~6 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal43~6 .lut_mask = "8000";
defparam \b2v_inst4|Equal43~6 .operation_mode = "normal";
defparam \b2v_inst4|Equal43~6 .output_mode = "comb_only";
defparam \b2v_inst4|Equal43~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M37
flex10ke_lcell \b2v_inst4|is_BAR0_DEVICE1_address (
// Equation(s):
// \b2v_inst4|is_BAR0_DEVICE1_address~regout  = DFFEA(\b2v_inst4|Equal43~49_combout  & \b2v_inst4|Equal43~50_combout  & \b2v_inst4|Equal43~6_combout , GLOBAL(\clk~dataout ), , , \b2v_inst4|is_BAR0_DEVICE1_address~4_combout , , )

	.dataa(\b2v_inst4|is_BAR0_DEVICE1_address~4_combout ),
	.datab(\b2v_inst4|Equal43~49_combout ),
	.datac(\b2v_inst4|Equal43~50_combout ),
	.datad(\b2v_inst4|Equal43~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|is_BAR0_DEVICE1_address .clock_enable_mode = "true";
defparam \b2v_inst4|is_BAR0_DEVICE1_address .lut_mask = "c000";
defparam \b2v_inst4|is_BAR0_DEVICE1_address .operation_mode = "normal";
defparam \b2v_inst4|is_BAR0_DEVICE1_address .output_mode = "reg_only";
defparam \b2v_inst4|is_BAR0_DEVICE1_address .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M3
flex10ke_lcell \b2v_inst9|always35~0 (
// Equation(s):
// \b2v_inst9|always35~0_combout  = \b2v_inst4|is_BAR0_DEVICE1_address~regout  & \b2v_inst9|com_state.COMF_TX_WRITE~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datad(\b2v_inst9|com_state.COMF_TX_WRITE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always35~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always35~0 .clock_enable_mode = "false";
defparam \b2v_inst9|always35~0 .lut_mask = "f000";
defparam \b2v_inst9|always35~0 .operation_mode = "normal";
defparam \b2v_inst9|always35~0 .output_mode = "comb_only";
defparam \b2v_inst9|always35~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I28
flex10ke_lcell \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[0] (
// Equation(s):
// \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0] = DFFEA((\b2v_inst9|always35~0_combout  $ \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0]) & VCC, GLOBAL(\clk~dataout ), \reset~dataout , , , , )
// \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[0]~COUT  = CARRY(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0])

	.dataa(\b2v_inst9|always35~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0]),
	.cout(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[0]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[0] .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[0] .lut_mask = "66aa";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[0] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[0] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I28
flex10ke_lcell \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[1] (
// Equation(s):
// \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1] = DFFEA((\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1] $ (\b2v_inst9|always35~0_combout  & \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[0]~COUT )) & 
// VCC, GLOBAL(\clk~dataout ), \reset~dataout , , , , )
// \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[1]~COUT  = CARRY(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[0]~COUT ))

	.dataa(\b2v_inst9|always35~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[0]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1]),
	.cout(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[1]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[1] .cin_used = "true";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[1] .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[1] .lut_mask = "6ca0";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[1] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[1] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I28
flex10ke_lcell \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[2] (
// Equation(s):
// \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2] = DFFEA((\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2] $ (\b2v_inst9|always35~0_combout  & \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[1]~COUT )) & 
// VCC, GLOBAL(\clk~dataout ), \reset~dataout , , , , )
// \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[2]~COUT  = CARRY(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[1]~COUT ))

	.dataa(\b2v_inst9|always35~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[1]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2]),
	.cout(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[2]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[2] .cin_used = "true";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[2] .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[2] .lut_mask = "6ca0";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[2] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[2] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I28
flex10ke_lcell \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[3] (
// Equation(s):
// \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3] = DFFEA((\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3] $ (\b2v_inst9|always35~0_combout  & \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[2]~COUT )) & 
// VCC, GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|always35~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[2]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[3] .cin_used = "true";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[3] .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[3] .lut_mask = "6c6c";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[3] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[3] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_V30
flex10ke_lcell \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[0] (
// Equation(s):
// \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0] = DFFEA((\b2v_inst9|always24~1_combout  $ \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0]) & VCC, \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )
// \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[0]~COUT  = CARRY(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0])

	.dataa(\b2v_inst9|always24~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0]),
	.cout(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[0]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[0] .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[0] .lut_mask = "66aa";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[0] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[0] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_V30
flex10ke_lcell \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[1] (
// Equation(s):
// \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1] = DFFEA((\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1] $ (\b2v_inst9|always24~1_combout  & \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[0]~COUT )) & 
// VCC, \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )
// \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[1]~COUT  = CARRY(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[0]~COUT ))

	.dataa(\b2v_inst9|always24~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[0]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1]),
	.cout(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[1]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[1] .cin_used = "true";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[1] .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[1] .lut_mask = "6ca0";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[1] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[1] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_V30
flex10ke_lcell \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[2] (
// Equation(s):
// \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2] = DFFEA((\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2] $ (\b2v_inst9|always24~1_combout  & \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[1]~COUT )) & 
// VCC, \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )
// \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[2]~COUT  = CARRY(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[1]~COUT ))

	.dataa(\b2v_inst9|always24~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[1]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2]),
	.cout(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[2]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[2] .cin_used = "true";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[2] .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[2] .lut_mask = "6ca0";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[2] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[2] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_V30
flex10ke_lcell \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[3] (
// Equation(s):
// \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3] = DFFEA((\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3] $ (\b2v_inst9|always24~1_combout  & \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[2]~COUT )) & 
// VCC, \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )

	.dataa(\b2v_inst9|always24~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[2]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[3] .cin_used = "true";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[3] .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[3] .lut_mask = "6c6c";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[3] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[3] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell[3] .packed_mode = "false";
// synopsys translate_on

// atom is at EC3_I
flex10ke_ram_slice \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] (
	.datain(\b2v_inst4|Mux0~3_combout ),
	.clk0(\clk~dataout ),
	.clk1(\clk~dataout ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(!\reset~dataout ),
	.we(\b2v_inst9|always35~0_combout ),
	.re(vcc),
	.waddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0]}),
	.raddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.modesel(16'b0011001100000101),
	.dataout(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7]~dataout ));
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .address_width = 4;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .bit_number = 7;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .data_in_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .data_in_clock = "clock0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .data_out_clear = "clear0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .data_out_clock = "clock1";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .first_address = 0;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .init_file = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .last_address = 15;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .logical_ram_depth = 16;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .logical_ram_name = "COM_controller_16C550:b2v_inst9|altdpram:FIFO_TX_COM1_rtl_7|content";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .logical_ram_width = 8;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .operation_mode = "dual_port";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .read_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .read_address_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .read_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .read_enable_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .write_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .write_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7] .write_logic_clock = "clock0";
// synopsys translate_on

// atom is at LC8_O43
flex10ke_lcell \b2v_inst9|Mux6~4 (
// Equation(s):
// \b2v_inst9|Mux6~4_combout  = \b2v_inst9|Mux6~3_combout  # \b2v_inst9|LCR_COM1 [0] & \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7]~dataout 

	.dataa(vcc),
	.datab(\b2v_inst9|Mux6~3_combout ),
	.datac(\b2v_inst9|LCR_COM1 [0]),
	.datad(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][7]~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux6~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux6~4 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux6~4 .lut_mask = "fccc";
defparam \b2v_inst9|Mux6~4 .operation_mode = "normal";
defparam \b2v_inst9|Mux6~4 .output_mode = "comb_only";
defparam \b2v_inst9|Mux6~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_O43
flex10ke_lcell \b2v_inst9|Mux6~5 (
// Equation(s):
// \b2v_inst9|Mux6~5_combout  = \b2v_inst9|LCR_COM1 [3] & (\b2v_inst9|Mux6~2_combout  & (\b2v_inst9|Mux6~4_combout ) # !\b2v_inst9|Mux6~2_combout  & !\b2v_inst9|Mux5~2_combout ) # !\b2v_inst9|LCR_COM1 [3] & (\b2v_inst9|Mux6~2_combout )

	.dataa(\b2v_inst9|Mux5~2_combout ),
	.datab(\b2v_inst9|LCR_COM1 [3]),
	.datac(\b2v_inst9|Mux6~2_combout ),
	.datad(\b2v_inst9|Mux6~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux6~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux6~5 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux6~5 .lut_mask = "f434";
defparam \b2v_inst9|Mux6~5 .operation_mode = "normal";
defparam \b2v_inst9|Mux6~5 .output_mode = "comb_only";
defparam \b2v_inst9|Mux6~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_V30
flex10ke_lcell \b2v_inst9|TSR_COM1[8] (
// Equation(s):
// \b2v_inst9|TSR_COM1 [8] = DFFEA(\b2v_inst9|TSR_COM1 [9] # \b2v_inst9|always24~1_combout  & \b2v_inst9|Mux6~5_combout , \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|TSR_COM1 [9]),
	.datac(\b2v_inst9|always24~1_combout ),
	.datad(\b2v_inst9|Mux6~5_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TSR_COM1 [8]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1[8] .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1[8] .lut_mask = "fccc";
defparam \b2v_inst9|TSR_COM1[8] .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1[8] .output_mode = "reg_only";
defparam \b2v_inst9|TSR_COM1[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_V31
flex10ke_lcell \b2v_inst9|Equal14~5 (
// Equation(s):
// \b2v_inst9|Equal14~11  = \b2v_inst9|Equal14~4_combout  & !\b2v_inst9|TSR_COM1 [3] & !\b2v_inst9|TSR_COM1 [2] & !\b2v_inst9|TSR_COM1 [1]

	.dataa(\b2v_inst9|Equal14~4_combout ),
	.datab(\b2v_inst9|TSR_COM1 [3]),
	.datac(\b2v_inst9|TSR_COM1 [2]),
	.datad(\b2v_inst9|TSR_COM1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal14~5_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Equal14~11 ));
// synopsys translate_off
defparam \b2v_inst9|Equal14~5 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal14~5 .lut_mask = "0002";
defparam \b2v_inst9|Equal14~5 .operation_mode = "normal";
defparam \b2v_inst9|Equal14~5 .output_mode = "none";
defparam \b2v_inst9|Equal14~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_V31
flex10ke_lcell \b2v_inst9|Equal14~7 (
// Equation(s):
// \b2v_inst9|Equal14~7_combout  = (!\b2v_inst9|TSR_COM1 [11] & !\b2v_inst9|TSR_COM1 [10] & !\b2v_inst9|TSR_COM1 [9] & !\b2v_inst9|TSR_COM1 [8]) & CASCADE(\b2v_inst9|Equal14~11 )

	.dataa(\b2v_inst9|TSR_COM1 [11]),
	.datab(\b2v_inst9|TSR_COM1 [10]),
	.datac(\b2v_inst9|TSR_COM1 [9]),
	.datad(\b2v_inst9|TSR_COM1 [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Equal14~11 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal14~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal14~7 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal14~7 .lut_mask = "0001";
defparam \b2v_inst9|Equal14~7 .operation_mode = "normal";
defparam \b2v_inst9|Equal14~7 .output_mode = "comb_only";
defparam \b2v_inst9|Equal14~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I28
flex10ke_lcell \b2v_inst9|Equal0~4 (
// Equation(s):
// \b2v_inst9|Equal0~9  = \b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2] & \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0] $ 
// !\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0]) # !\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2] & !\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2] & 
// (\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0] $ !\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0])

	.dataa(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2]),
	.datab(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0]),
	.datac(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0]),
	.datad(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Equal0~9 ));
// synopsys translate_off
defparam \b2v_inst9|Equal0~4 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal0~4 .lut_mask = "8241";
defparam \b2v_inst9|Equal0~4 .operation_mode = "normal";
defparam \b2v_inst9|Equal0~4 .output_mode = "none";
defparam \b2v_inst9|Equal0~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I28
flex10ke_lcell \b2v_inst9|Equal0~6 (
// Equation(s):
// \b2v_inst9|Equal0~6_combout  = (\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3] & \b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1] $ 
// !\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1]) # !\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3] & !\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3] & 
// (\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1] $ !\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1])) & CASCADE(\b2v_inst9|Equal0~9 )

	.dataa(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1]),
	.datad(\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Equal0~9 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal0~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal0~6 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal0~6 .lut_mask = "8241";
defparam \b2v_inst9|Equal0~6 .operation_mode = "normal";
defparam \b2v_inst9|Equal0~6 .output_mode = "comb_only";
defparam \b2v_inst9|Equal0~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I28
flex10ke_lcell \b2v_inst9|FIFO_TX_COM1_empty (
// Equation(s):
// \b2v_inst9|FIFO_TX_COM1_empty~regout  = DFFEA(\b2v_inst9|Equal0~6_combout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|Equal0~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_TX_COM1_empty~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_empty .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_TX_COM1_empty .lut_mask = "ff00";
defparam \b2v_inst9|FIFO_TX_COM1_empty .operation_mode = "normal";
defparam \b2v_inst9|FIFO_TX_COM1_empty .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_TX_COM1_empty .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_V29
flex10ke_lcell \b2v_inst9|always24~1 (
// Equation(s):
// \b2v_inst9|always24~1_combout  = \b2v_inst9|Equal14~7_combout  & \irdy~dataout  & !\b2v_inst9|FIFO_TX_COM1_empty~regout 

	.dataa(vcc),
	.datab(\b2v_inst9|Equal14~7_combout ),
	.datac(\irdy~dataout ),
	.datad(\b2v_inst9|FIFO_TX_COM1_empty~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always24~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always24~1 .clock_enable_mode = "false";
defparam \b2v_inst9|always24~1 .lut_mask = "00c0";
defparam \b2v_inst9|always24~1 .operation_mode = "normal";
defparam \b2v_inst9|always24~1 .output_mode = "comb_only";
defparam \b2v_inst9|always24~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I51
flex10ke_lcell \b2v_inst9|TSR_COM1~16 (
// Equation(s):
// \b2v_inst9|TSR_COM1~16_combout  = !\b2v_inst9|LCR_COM1 [0] & !\b2v_inst9|LCR_COM1 [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|LCR_COM1 [0]),
	.datad(\b2v_inst9|LCR_COM1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|TSR_COM1~16_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1~16 .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1~16 .lut_mask = "000f";
defparam \b2v_inst9|TSR_COM1~16 .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1~16 .output_mode = "comb_only";
defparam \b2v_inst9|TSR_COM1~16 .packed_mode = "false";
// synopsys translate_on

// atom is at EC12_I
flex10ke_ram_slice \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] (
	.datain(\b2v_inst4|Mux3~3_combout ),
	.clk0(\clk~dataout ),
	.clk1(\clk~dataout ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(!\reset~dataout ),
	.we(\b2v_inst9|always35~0_combout ),
	.re(vcc),
	.waddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0]}),
	.raddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.modesel(16'b0011001100000101),
	.dataout(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4]~dataout ));
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .address_width = 4;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .bit_number = 4;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .data_in_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .data_in_clock = "clock0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .data_out_clear = "clear0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .data_out_clock = "clock1";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .first_address = 0;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .init_file = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .last_address = 15;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .logical_ram_depth = 16;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .logical_ram_name = "COM_controller_16C550:b2v_inst9|altdpram:FIFO_TX_COM1_rtl_7|content";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .logical_ram_width = 8;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .operation_mode = "dual_port";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .read_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .read_address_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .read_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .read_enable_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .write_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .write_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4] .write_logic_clock = "clock0";
// synopsys translate_on

// atom is at EC4_I
flex10ke_ram_slice \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] (
	.datain(\b2v_inst4|Mux4~3_combout ),
	.clk0(\clk~dataout ),
	.clk1(\clk~dataout ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(!\reset~dataout ),
	.we(\b2v_inst9|always35~0_combout ),
	.re(vcc),
	.waddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0]}),
	.raddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.modesel(16'b0011001100000101),
	.dataout(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3]~dataout ));
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .address_width = 4;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .bit_number = 3;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .data_in_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .data_in_clock = "clock0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .data_out_clear = "clear0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .data_out_clock = "clock1";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .first_address = 0;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .init_file = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .last_address = 15;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .logical_ram_depth = 16;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .logical_ram_name = "COM_controller_16C550:b2v_inst9|altdpram:FIFO_TX_COM1_rtl_7|content";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .logical_ram_width = 8;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .operation_mode = "dual_port";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .read_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .read_address_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .read_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .read_enable_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .write_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .write_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3] .write_logic_clock = "clock0";
// synopsys translate_on

// atom is at EC9_I
flex10ke_ram_slice \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] (
	.datain(\b2v_inst4|Mux5~3_combout ),
	.clk0(\clk~dataout ),
	.clk1(\clk~dataout ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(!\reset~dataout ),
	.we(\b2v_inst9|always35~0_combout ),
	.re(vcc),
	.waddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0]}),
	.raddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.modesel(16'b0011001100000101),
	.dataout(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2]~dataout ));
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .address_width = 4;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .bit_number = 2;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .data_in_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .data_in_clock = "clock0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .data_out_clear = "clear0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .data_out_clock = "clock1";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .first_address = 0;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .init_file = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .last_address = 15;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .logical_ram_depth = 16;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .logical_ram_name = "COM_controller_16C550:b2v_inst9|altdpram:FIFO_TX_COM1_rtl_7|content";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .logical_ram_width = 8;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .operation_mode = "dual_port";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .read_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .read_address_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .read_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .read_enable_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .write_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .write_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2] .write_logic_clock = "clock0";
// synopsys translate_on

// atom is at EC10_I
flex10ke_ram_slice \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] (
	.datain(\b2v_inst4|Mux6~3_combout ),
	.clk0(\clk~dataout ),
	.clk1(\clk~dataout ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(!\reset~dataout ),
	.we(\b2v_inst9|always35~0_combout ),
	.re(vcc),
	.waddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0]}),
	.raddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.modesel(16'b0011001100000101),
	.dataout(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1]~dataout ));
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .address_width = 4;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .bit_number = 1;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .data_in_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .data_in_clock = "clock0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .data_out_clear = "clear0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .data_out_clock = "clock1";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .first_address = 0;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .init_file = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .last_address = 15;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .logical_ram_depth = 16;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .logical_ram_name = "COM_controller_16C550:b2v_inst9|altdpram:FIFO_TX_COM1_rtl_7|content";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .logical_ram_width = 8;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .operation_mode = "dual_port";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .read_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .read_address_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .read_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .read_enable_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .write_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .write_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1] .write_logic_clock = "clock0";
// synopsys translate_on

// atom is at LC1_V43
flex10ke_lcell \b2v_inst9|WideXor7~0 (
// Equation(s):
// \b2v_inst9|WideXor7~0_combout  = \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2]~dataout  $ \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1]~dataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2]~dataout ),
	.datad(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1]~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|WideXor7~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|WideXor7~0 .clock_enable_mode = "false";
defparam \b2v_inst9|WideXor7~0 .lut_mask = "0ff0";
defparam \b2v_inst9|WideXor7~0 .operation_mode = "normal";
defparam \b2v_inst9|WideXor7~0 .output_mode = "comb_only";
defparam \b2v_inst9|WideXor7~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_V43
flex10ke_lcell \b2v_inst9|WideXor7~1 (
// Equation(s):
// \b2v_inst9|WideXor7~1_combout  = \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0]~dataout  $ \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4]~dataout  $ \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3]~dataout  $ \b2v_inst9|WideXor7~0_combout 

	.dataa(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0]~dataout ),
	.datab(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4]~dataout ),
	.datac(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3]~dataout ),
	.datad(\b2v_inst9|WideXor7~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|WideXor7~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|WideXor7~1 .clock_enable_mode = "false";
defparam \b2v_inst9|WideXor7~1 .lut_mask = "6996";
defparam \b2v_inst9|WideXor7~1 .operation_mode = "normal";
defparam \b2v_inst9|WideXor7~1 .output_mode = "comb_only";
defparam \b2v_inst9|WideXor7~1 .packed_mode = "false";
// synopsys translate_on

// atom is at EC1_I
flex10ke_ram_slice \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] (
	.datain(\b2v_inst4|Mux2~3_combout ),
	.clk0(\clk~dataout ),
	.clk1(\clk~dataout ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(!\reset~dataout ),
	.we(\b2v_inst9|always35~0_combout ),
	.re(vcc),
	.waddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0]}),
	.raddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.modesel(16'b0011001100000101),
	.dataout(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5]~dataout ));
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .address_width = 4;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .bit_number = 5;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .data_in_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .data_in_clock = "clock0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .data_out_clear = "clear0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .data_out_clock = "clock1";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .first_address = 0;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .init_file = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .last_address = 15;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .logical_ram_depth = 16;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .logical_ram_name = "COM_controller_16C550:b2v_inst9|altdpram:FIFO_TX_COM1_rtl_7|content";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .logical_ram_width = 8;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .operation_mode = "dual_port";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .read_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .read_address_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .read_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .read_enable_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .write_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .write_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5] .write_logic_clock = "clock0";
// synopsys translate_on

// atom is at LC3_V43
flex10ke_lcell \b2v_inst9|Mux8~4 (
// Equation(s):
// \b2v_inst9|Mux8~4_combout  = \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5]~dataout  # !\b2v_inst9|LCR_COM1 [4] & !\b2v_inst9|LCR_COM1 [5]

	.dataa(vcc),
	.datab(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][5]~dataout ),
	.datac(\b2v_inst9|LCR_COM1 [4]),
	.datad(\b2v_inst9|LCR_COM1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux8~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux8~4 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux8~4 .lut_mask = "cccf";
defparam \b2v_inst9|Mux8~4 .operation_mode = "normal";
defparam \b2v_inst9|Mux8~4 .output_mode = "comb_only";
defparam \b2v_inst9|Mux8~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_V43
flex10ke_lcell \b2v_inst9|Mux4~8 (
// Equation(s):
// \b2v_inst9|Mux4~8_combout  = \b2v_inst9|LCR_COM1 [4] & !\b2v_inst9|LCR_COM1 [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|LCR_COM1 [4]),
	.datad(\b2v_inst9|LCR_COM1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux4~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux4~8 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux4~8 .lut_mask = "00f0";
defparam \b2v_inst9|Mux4~8 .operation_mode = "normal";
defparam \b2v_inst9|Mux4~8 .output_mode = "comb_only";
defparam \b2v_inst9|Mux4~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_V43
flex10ke_lcell \b2v_inst9|Mux8~5 (
// Equation(s):
// \b2v_inst9|Mux8~11  = \b2v_inst9|LCR_COM1 [3] & (!\b2v_inst9|Mux4~8_combout  # !\b2v_inst9|WideXor7~1_combout ) # !\b2v_inst9|LCR_COM1 [3] & !\b2v_inst9|Mux8~4_combout 

	.dataa(\b2v_inst9|LCR_COM1 [3]),
	.datab(\b2v_inst9|Mux8~4_combout ),
	.datac(\b2v_inst9|WideXor7~1_combout ),
	.datad(\b2v_inst9|Mux4~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux8~5_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Mux8~11 ));
// synopsys translate_off
defparam \b2v_inst9|Mux8~5 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux8~5 .lut_mask = "1bbb";
defparam \b2v_inst9|Mux8~5 .operation_mode = "normal";
defparam \b2v_inst9|Mux8~5 .output_mode = "none";
defparam \b2v_inst9|Mux8~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_V43
flex10ke_lcell \b2v_inst9|Mux8~7 (
// Equation(s):
// \b2v_inst9|Mux8~7_combout  = (\b2v_inst9|LCR_COM1 [4] # \b2v_inst9|WideXor7~1_combout  & !\b2v_inst9|LCR_COM1 [5] # !\b2v_inst9|LCR_COM1 [3]) & CASCADE(\b2v_inst9|Mux8~11 )

	.dataa(\b2v_inst9|LCR_COM1 [4]),
	.datab(\b2v_inst9|WideXor7~1_combout ),
	.datac(\b2v_inst9|LCR_COM1 [5]),
	.datad(\b2v_inst9|LCR_COM1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Mux8~11 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux8~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux8~7 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux8~7 .lut_mask = "aeff";
defparam \b2v_inst9|Mux8~7 .operation_mode = "normal";
defparam \b2v_inst9|Mux8~7 .output_mode = "comb_only";
defparam \b2v_inst9|Mux8~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_V29
flex10ke_lcell \b2v_inst9|TSR_COM1[6] (
// Equation(s):
// \b2v_inst9|TSR_COM1 [6] = DFFEA(\b2v_inst9|TSR_COM1~17_combout  # \b2v_inst9|always24~1_combout  & \b2v_inst9|TSR_COM1~16_combout  & !\b2v_inst9|Mux8~7_combout , \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )

	.dataa(\b2v_inst9|TSR_COM1~17_combout ),
	.datab(\b2v_inst9|always24~1_combout ),
	.datac(\b2v_inst9|TSR_COM1~16_combout ),
	.datad(\b2v_inst9|Mux8~7_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TSR_COM1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1[6] .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1[6] .lut_mask = "aaea";
defparam \b2v_inst9|TSR_COM1[6] .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1[6] .output_mode = "reg_only";
defparam \b2v_inst9|TSR_COM1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_V29
flex10ke_lcell \b2v_inst9|TSR_COM1[5] (
// Equation(s):
// \b2v_inst9|TSR_COM1 [5] = DFFEA(\b2v_inst9|TSR_COM1 [6] # \b2v_inst9|always24~1_combout  & \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4]~dataout , \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|TSR_COM1 [6]),
	.datac(\b2v_inst9|always24~1_combout ),
	.datad(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][4]~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TSR_COM1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1[5] .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1[5] .lut_mask = "fccc";
defparam \b2v_inst9|TSR_COM1[5] .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1[5] .output_mode = "reg_only";
defparam \b2v_inst9|TSR_COM1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_V29
flex10ke_lcell \b2v_inst9|TSR_COM1[4] (
// Equation(s):
// \b2v_inst9|TSR_COM1 [4] = DFFEA(\b2v_inst9|TSR_COM1 [5] # \b2v_inst9|always24~1_combout  & \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3]~dataout , \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|TSR_COM1 [5]),
	.datac(\b2v_inst9|always24~1_combout ),
	.datad(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][3]~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TSR_COM1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1[4] .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1[4] .lut_mask = "fccc";
defparam \b2v_inst9|TSR_COM1[4] .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1[4] .output_mode = "reg_only";
defparam \b2v_inst9|TSR_COM1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_V29
flex10ke_lcell \b2v_inst9|TSR_COM1[3] (
// Equation(s):
// \b2v_inst9|TSR_COM1 [3] = DFFEA(\b2v_inst9|TSR_COM1 [4] # \b2v_inst9|always24~1_combout  & \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2]~dataout , \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|TSR_COM1 [4]),
	.datac(\b2v_inst9|always24~1_combout ),
	.datad(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][2]~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TSR_COM1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1[3] .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1[3] .lut_mask = "fccc";
defparam \b2v_inst9|TSR_COM1[3] .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1[3] .output_mode = "reg_only";
defparam \b2v_inst9|TSR_COM1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_V31
flex10ke_lcell \b2v_inst9|TSR_COM1[2] (
// Equation(s):
// \b2v_inst9|TSR_COM1 [2] = DFFEA(\b2v_inst9|TSR_COM1 [3] # \b2v_inst9|always24~1_combout  & \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1]~dataout , \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|TSR_COM1 [3]),
	.datac(\b2v_inst9|always24~1_combout ),
	.datad(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][1]~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TSR_COM1 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1[2] .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1[2] .lut_mask = "fccc";
defparam \b2v_inst9|TSR_COM1[2] .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1[2] .output_mode = "reg_only";
defparam \b2v_inst9|TSR_COM1[2] .packed_mode = "false";
// synopsys translate_on

// atom is at EC2_I
flex10ke_ram_slice \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] (
	.datain(\b2v_inst4|Mux7~9_combout ),
	.clk0(\clk~dataout ),
	.clk1(\clk~dataout ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(!\reset~dataout ),
	.we(\b2v_inst9|always35~0_combout ),
	.re(vcc),
	.waddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_waddr_rtl_3|wysi_counter|counter_cell [0]}),
	.raddr({gnd,gnd,gnd,gnd,gnd,gnd,gnd,\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [3],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [2],\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [1],
\b2v_inst9|FIFO_TX_COM1_raddr_rtl_2|wysi_counter|counter_cell [0]}),
	.devclrn(devclrn),
	.devpor(devpor),
	.modesel(16'b0011001100000101),
	.dataout(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0]~dataout ));
// synopsys translate_off
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .address_width = 4;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .bit_number = 0;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .data_in_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .data_in_clock = "clock0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .data_out_clear = "clear0";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .data_out_clock = "clock1";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .first_address = 0;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .init_file = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .last_address = 15;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .logical_ram_depth = 16;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .logical_ram_name = "COM_controller_16C550:b2v_inst9|altdpram:FIFO_TX_COM1_rtl_7|content";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .logical_ram_width = 8;
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .operation_mode = "dual_port";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .read_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .read_address_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .read_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .read_enable_clock = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .write_address_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .write_enable_clear = "none";
defparam \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0] .write_logic_clock = "clock0";
// synopsys translate_on

// atom is at LC2_V31
flex10ke_lcell \b2v_inst9|TSR_COM1[1] (
// Equation(s):
// \b2v_inst9|TSR_COM1 [1] = DFFEA(\b2v_inst9|TSR_COM1 [2] # \b2v_inst9|always24~1_combout  & \b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0]~dataout , \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|TSR_COM1 [2]),
	.datac(\b2v_inst9|always24~1_combout ),
	.datad(\b2v_inst9|FIFO_TX_COM1_rtl_7|segment[0][0]~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TSR_COM1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1[1] .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1[1] .lut_mask = "fccc";
defparam \b2v_inst9|TSR_COM1[1] .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1[1] .output_mode = "reg_only";
defparam \b2v_inst9|TSR_COM1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_V31
flex10ke_lcell \b2v_inst9|TSR_COM1[0] (
// Equation(s):
// \b2v_inst9|TSR_COM1 [0] = DFFEA(\b2v_inst9|TSR_COM1 [1], \b2v_inst9|baudclk_TX~regout , \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|TSR_COM1 [1]),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TSR_COM1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TSR_COM1[0] .clock_enable_mode = "false";
defparam \b2v_inst9|TSR_COM1[0] .lut_mask = "ff00";
defparam \b2v_inst9|TSR_COM1[0] .operation_mode = "normal";
defparam \b2v_inst9|TSR_COM1[0] .output_mode = "reg_only";
defparam \b2v_inst9|TSR_COM1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_V31
flex10ke_lcell \b2v_inst9|TX1 (
// Equation(s):
// \b2v_inst9|TX1~regout  = DFFEA(\b2v_inst9|TSR_COM1 [0] # \b2v_inst9|Equal14~7_combout , \b2v_inst9|baudclk_TX~regout , , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|TSR_COM1 [0]),
	.datad(\b2v_inst9|Equal14~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TX1~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TX1 .clock_enable_mode = "false";
defparam \b2v_inst9|TX1 .lut_mask = "fff0";
defparam \b2v_inst9|TX1 .operation_mode = "normal";
defparam \b2v_inst9|TX1 .output_mode = "reg_only";
defparam \b2v_inst9|TX1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M10
flex10ke_lcell \b2v_inst9|Equal6~0 (
// Equation(s):
// \b2v_inst9|Equal6~0_combout  = \b2v_inst4|in_adress [2] & \b2v_inst4|in_command [0] & \b2v_inst9|Equal2~2_combout 

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [2]),
	.datac(\b2v_inst4|in_command [0]),
	.datad(\b2v_inst9|Equal2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal6~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal6~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal6~0 .lut_mask = "c000";
defparam \b2v_inst9|Equal6~0 .operation_mode = "normal";
defparam \b2v_inst9|Equal6~0 .output_mode = "comb_only";
defparam \b2v_inst9|Equal6~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M10
flex10ke_lcell \b2v_inst9|com_state.COMF_MCR_WRITE (
// Equation(s):
// \b2v_inst9|com_state.COMF_MCR_WRITE~regout  = DFFEA(\b2v_inst9|com_state.COMF_IDLE~regout  & (\b2v_inst9|Equal6~0_combout  # \b2v_inst9|com_state.COMF_MCR_WRITE~regout  & !\irdy~dataout ) # !\b2v_inst9|com_state.COMF_IDLE~regout  & 
// (\b2v_inst9|com_state.COMF_MCR_WRITE~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datab(\b2v_inst9|Equal6~0_combout ),
	.datac(\b2v_inst9|com_state.COMF_MCR_WRITE~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_MCR_WRITE~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_MCR_WRITE .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_MCR_WRITE .lut_mask = "88f8";
defparam \b2v_inst9|com_state.COMF_MCR_WRITE .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_MCR_WRITE .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_MCR_WRITE .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K24
flex10ke_lcell \b2v_inst9|always36~4 (
// Equation(s):
// \b2v_inst9|always36~4_combout  = \b2v_inst4|is_BAR0_DEVICE1_address~regout  & \b2v_inst9|com_state.COMF_MCR_WRITE~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datad(\b2v_inst9|com_state.COMF_MCR_WRITE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always36~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always36~4 .clock_enable_mode = "false";
defparam \b2v_inst9|always36~4 .lut_mask = "f000";
defparam \b2v_inst9|always36~4 .operation_mode = "normal";
defparam \b2v_inst9|always36~4 .output_mode = "comb_only";
defparam \b2v_inst9|always36~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K18
flex10ke_lcell \b2v_inst9|MCR_COM1[1] (
// Equation(s):
// \b2v_inst9|MCR_COM1 [1] = DFFEA(\b2v_inst4|Mux6~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~4_combout , , )

	.dataa(\b2v_inst9|always36~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux6~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|MCR_COM1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|MCR_COM1[1] .clock_enable_mode = "true";
defparam \b2v_inst9|MCR_COM1[1] .lut_mask = "ff00";
defparam \b2v_inst9|MCR_COM1[1] .operation_mode = "normal";
defparam \b2v_inst9|MCR_COM1[1] .output_mode = "reg_only";
defparam \b2v_inst9|MCR_COM1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K34
flex10ke_lcell \b2v_inst9|MCR_COM1[3] (
// Equation(s):
// \b2v_inst9|MCR_COM1 [3] = DFFEA(\b2v_inst4|Mux4~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~4_combout , , )

	.dataa(\b2v_inst9|always36~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux4~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|MCR_COM1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|MCR_COM1[3] .clock_enable_mode = "true";
defparam \b2v_inst9|MCR_COM1[3] .lut_mask = "ff00";
defparam \b2v_inst9|MCR_COM1[3] .operation_mode = "normal";
defparam \b2v_inst9|MCR_COM1[3] .output_mode = "reg_only";
defparam \b2v_inst9|MCR_COM1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K7
flex10ke_lcell \b2v_inst9|always31~0 (
// Equation(s):
// \b2v_inst9|always31~0_combout  = \b2v_inst4|is_BAR0_DEVICE1_address~regout  & \b2v_inst9|com_state.COMF_MSR_READ~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datad(\b2v_inst9|com_state.COMF_MSR_READ~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always31~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always31~0 .clock_enable_mode = "false";
defparam \b2v_inst9|always31~0 .lut_mask = "f000";
defparam \b2v_inst9|always31~0 .operation_mode = "normal";
defparam \b2v_inst9|always31~0 .output_mode = "comb_only";
defparam \b2v_inst9|always31~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K47
flex10ke_lcell \b2v_inst9|CTS_COM1_changed_int_flag (
// Equation(s):
// \b2v_inst9|CTS_COM1_changed_int_flag~regout  = DFFEA(VCC, GLOBAL(\baudclk_221184kHz~dataout ), !\b2v_inst9|always31~0_combout , , \b2v_inst9|always31~1_combout , , )

	.dataa(\b2v_inst9|always31~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always31~0_combout ),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|CTS_COM1_changed_int_flag~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|CTS_COM1_changed_int_flag .clock_enable_mode = "true";
defparam \b2v_inst9|CTS_COM1_changed_int_flag .lut_mask = "ffff";
defparam \b2v_inst9|CTS_COM1_changed_int_flag .operation_mode = "normal";
defparam \b2v_inst9|CTS_COM1_changed_int_flag .output_mode = "reg_only";
defparam \b2v_inst9|CTS_COM1_changed_int_flag .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K47
flex10ke_lcell \b2v_inst9|IER_COM1[3] (
// Equation(s):
// \b2v_inst9|IER_COM1 [3] = DFFEA(\b2v_inst4|Mux4~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~2_combout , , )

	.dataa(\b2v_inst9|always36~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux4~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|IER_COM1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IER_COM1[3] .clock_enable_mode = "true";
defparam \b2v_inst9|IER_COM1[3] .lut_mask = "ff00";
defparam \b2v_inst9|IER_COM1[3] .operation_mode = "normal";
defparam \b2v_inst9|IER_COM1[3] .output_mode = "reg_only";
defparam \b2v_inst9|IER_COM1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I42
flex10ke_lcell \b2v_inst9|always26~0 (
// Equation(s):
// \b2v_inst9|always26~0_combout  = \b2v_inst4|is_BAR0_DEVICE1_address~regout  & \b2v_inst9|com_state.COMF_LSR_READ~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datad(\b2v_inst9|com_state.COMF_LSR_READ~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always26~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always26~0 .clock_enable_mode = "false";
defparam \b2v_inst9|always26~0 .lut_mask = "f000";
defparam \b2v_inst9|always26~0 .operation_mode = "normal";
defparam \b2v_inst9|always26~0 .output_mode = "comb_only";
defparam \b2v_inst9|always26~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I42
flex10ke_lcell \b2v_inst9|framing_error_int_flag (
// Equation(s):
// \b2v_inst9|framing_error_int_flag~regout  = DFFEA(VCC, GLOBAL(\baudclk_221184kHz~dataout ), !\b2v_inst9|always26~0_combout , , \b2v_inst9|framing_error_rising_edge~combout , , )

	.dataa(\b2v_inst9|framing_error_rising_edge~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always26~0_combout ),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|framing_error_int_flag~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|framing_error_int_flag .clock_enable_mode = "true";
defparam \b2v_inst9|framing_error_int_flag .lut_mask = "ffff";
defparam \b2v_inst9|framing_error_int_flag .operation_mode = "normal";
defparam \b2v_inst9|framing_error_int_flag .output_mode = "reg_only";
defparam \b2v_inst9|framing_error_int_flag .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P29
flex10ke_lcell \b2v_inst9|IER_COM1[2] (
// Equation(s):
// \b2v_inst9|IER_COM1 [2] = DFFEA(\b2v_inst4|Mux5~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~2_combout , , )

	.dataa(\b2v_inst9|always36~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux5~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|IER_COM1 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IER_COM1[2] .clock_enable_mode = "true";
defparam \b2v_inst9|IER_COM1[2] .lut_mask = "ff00";
defparam \b2v_inst9|IER_COM1[2] .operation_mode = "normal";
defparam \b2v_inst9|IER_COM1[2] .output_mode = "reg_only";
defparam \b2v_inst9|IER_COM1[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P29
flex10ke_lcell \b2v_inst9|IER_COM1[0] (
// Equation(s):
// \b2v_inst9|IER_COM1 [0] = DFFEA(\b2v_inst4|Mux7~9_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~2_combout , , )

	.dataa(\b2v_inst9|always36~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux7~9_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|IER_COM1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IER_COM1[0] .clock_enable_mode = "true";
defparam \b2v_inst9|IER_COM1[0] .lut_mask = "ff00";
defparam \b2v_inst9|IER_COM1[0] .operation_mode = "normal";
defparam \b2v_inst9|IER_COM1[0] .output_mode = "reg_only";
defparam \b2v_inst9|IER_COM1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_V38
flex10ke_lcell \b2v_inst9|always27~0 (
// Equation(s):
// \b2v_inst9|always27~0_combout  = \b2v_inst4|is_BAR0_DEVICE1_address~regout  & \b2v_inst9|com_state.COMF_RX_READ~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datad(\b2v_inst9|com_state.COMF_RX_READ~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always27~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always27~0 .clock_enable_mode = "false";
defparam \b2v_inst9|always27~0 .lut_mask = "f000";
defparam \b2v_inst9|always27~0 .operation_mode = "normal";
defparam \b2v_inst9|always27~0 .output_mode = "comb_only";
defparam \b2v_inst9|always27~0 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_213
flex10ke_io \RX1~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\RX1~dataout ),
	.padio(RX1));
// synopsys translate_off
defparam \RX1~I .feedback_mode = "from_pin";
defparam \RX1~I .operation_mode = "input";
defparam \RX1~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC5_K36
flex10ke_lcell \b2v_inst9|RX_input[0] (
// Equation(s):
// \b2v_inst9|RX_input [0] = DFFEA(\RX1~dataout , GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\RX1~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RX_input [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RX_input[0] .clock_enable_mode = "false";
defparam \b2v_inst9|RX_input[0] .lut_mask = "ff00";
defparam \b2v_inst9|RX_input[0] .operation_mode = "normal";
defparam \b2v_inst9|RX_input[0] .output_mode = "reg_only";
defparam \b2v_inst9|RX_input[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K36
flex10ke_lcell \b2v_inst9|RX_input[1] (
// Equation(s):
// \b2v_inst9|RX_input [1] = DFFEA(\b2v_inst9|RX_input [0], GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|RX_input [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RX_input [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RX_input[1] .clock_enable_mode = "false";
defparam \b2v_inst9|RX_input[1] .lut_mask = "ff00";
defparam \b2v_inst9|RX_input[1] .operation_mode = "normal";
defparam \b2v_inst9|RX_input[1] .output_mode = "reg_only";
defparam \b2v_inst9|RX_input[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K39
flex10ke_lcell \b2v_inst9|DLL_COM1[0] (
// Equation(s):
// \b2v_inst9|DLL_COM1 [0] = DFFEA(\b2v_inst4|Mux7~9_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~0_combout , , )

	.dataa(\b2v_inst9|always36~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux7~9_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLL_COM1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLL_COM1[0] .clock_enable_mode = "true";
defparam \b2v_inst9|DLL_COM1[0] .lut_mask = "ff00";
defparam \b2v_inst9|DLL_COM1[0] .operation_mode = "normal";
defparam \b2v_inst9|DLL_COM1[0] .output_mode = "reg_only";
defparam \b2v_inst9|DLL_COM1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K37
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX~50 (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX~50_combout  = \b2v_inst9|Equal17~4_combout  # \b2v_inst9|RX_input [0] $ \b2v_inst9|RX_input [1]

	.dataa(vcc),
	.datab(\b2v_inst9|Equal17~4_combout ),
	.datac(\b2v_inst9|RX_input [0]),
	.datad(\b2v_inst9|RX_input [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|bauddiv_counter_RX~50_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX~50 .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX~50 .lut_mask = "cffc";
defparam \b2v_inst9|bauddiv_counter_RX~50 .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX~50 .output_mode = "comb_only";
defparam \b2v_inst9|bauddiv_counter_RX~50 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K27
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[2] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [2] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [2] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [2]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[2] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[2] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[2] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[2] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K18
flex10ke_lcell \b2v_inst9|DLM_COM1[2] (
// Equation(s):
// \b2v_inst9|DLM_COM1 [2] = DFFEA(\b2v_inst4|Mux5~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~1_combout , , )

	.dataa(\b2v_inst9|always36~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux5~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLM_COM1 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLM_COM1[2] .clock_enable_mode = "true";
defparam \b2v_inst9|DLM_COM1[2] .lut_mask = "ff00";
defparam \b2v_inst9|DLM_COM1[2] .operation_mode = "normal";
defparam \b2v_inst9|DLM_COM1[2] .output_mode = "reg_only";
defparam \b2v_inst9|DLM_COM1[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K27
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[10] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [10] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [10] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [10]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [10]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[10] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[10] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[10] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[10] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K27
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[11] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [11] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [11] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [11]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [11]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[11] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[11] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[11] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[11] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K27
flex10ke_lcell \b2v_inst9|Equal17~19 (
// Equation(s):
// \b2v_inst9|Equal17~38  = \b2v_inst9|DLM_COM1 [3] & \b2v_inst9|bauddiv_counter_RX [11] & (\b2v_inst9|DLM_COM1 [2] $ !\b2v_inst9|bauddiv_counter_RX [10]) # !\b2v_inst9|DLM_COM1 [3] & !\b2v_inst9|bauddiv_counter_RX [11] & (\b2v_inst9|DLM_COM1 [2] $ 
// !\b2v_inst9|bauddiv_counter_RX [10])

	.dataa(\b2v_inst9|DLM_COM1 [3]),
	.datab(\b2v_inst9|DLM_COM1 [2]),
	.datac(\b2v_inst9|bauddiv_counter_RX [10]),
	.datad(\b2v_inst9|bauddiv_counter_RX [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal17~19_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Equal17~38 ));
// synopsys translate_off
defparam \b2v_inst9|Equal17~19 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal17~19 .lut_mask = "8241";
defparam \b2v_inst9|Equal17~19 .operation_mode = "normal";
defparam \b2v_inst9|Equal17~19 .output_mode = "none";
defparam \b2v_inst9|Equal17~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K27
flex10ke_lcell \b2v_inst9|Equal17~26 (
// Equation(s):
// \b2v_inst9|Equal17~26_combout  = (\b2v_inst9|DLL_COM1 [2] & \b2v_inst9|bauddiv_counter_RX [2] & (\b2v_inst9|DLL_COM1 [0] $ !\b2v_inst9|bauddiv_counter_RX [0]) # !\b2v_inst9|DLL_COM1 [2] & !\b2v_inst9|bauddiv_counter_RX [2] & (\b2v_inst9|DLL_COM1 [0] $ 
// !\b2v_inst9|bauddiv_counter_RX [0])) & CASCADE(\b2v_inst9|Equal17~38 )

	.dataa(\b2v_inst9|DLL_COM1 [2]),
	.datab(\b2v_inst9|DLL_COM1 [0]),
	.datac(\b2v_inst9|bauddiv_counter_RX [0]),
	.datad(\b2v_inst9|bauddiv_counter_RX [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Equal17~38 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal17~26_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal17~26 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal17~26 .lut_mask = "8241";
defparam \b2v_inst9|Equal17~26 .operation_mode = "normal";
defparam \b2v_inst9|Equal17~26 .output_mode = "comb_only";
defparam \b2v_inst9|Equal17~26 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K42
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[12] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [12] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [12] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [12]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [12]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[12] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[12] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[12] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[12] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K39
flex10ke_lcell \b2v_inst9|DLL_COM1[5] (
// Equation(s):
// \b2v_inst9|DLL_COM1 [5] = DFFEA(!\b2v_inst4|Mux2~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~0_combout , , )

	.dataa(\b2v_inst9|always36~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux2~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLL_COM1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLL_COM1[5] .clock_enable_mode = "true";
defparam \b2v_inst9|DLL_COM1[5] .lut_mask = "00ff";
defparam \b2v_inst9|DLL_COM1[5] .operation_mode = "normal";
defparam \b2v_inst9|DLL_COM1[5] .output_mode = "reg_only";
defparam \b2v_inst9|DLL_COM1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K42
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[5] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [5] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [5] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [5]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[5] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[5] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[5] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[5] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K42
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[3] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [3] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [3] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [3]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[3] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[3] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[3] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[3] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K39
flex10ke_lcell \b2v_inst9|DLM_COM1[7] (
// Equation(s):
// \b2v_inst9|DLM_COM1 [7] = DFFEA(!\b2v_inst4|Mux0~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~1_combout , , )

	.dataa(\b2v_inst9|always36~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux0~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLM_COM1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLM_COM1[7] .clock_enable_mode = "true";
defparam \b2v_inst9|DLM_COM1[7] .lut_mask = "00ff";
defparam \b2v_inst9|DLM_COM1[7] .operation_mode = "normal";
defparam \b2v_inst9|DLM_COM1[7] .output_mode = "reg_only";
defparam \b2v_inst9|DLM_COM1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K42
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[15] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [15] = DFFEA(\b2v_inst9|Add3|adder|unreg_res_node [15] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|unreg_res_node [15]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [15]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[15] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[15] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[15] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[15] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K42
flex10ke_lcell \b2v_inst9|Equal17~21 (
// Equation(s):
// \b2v_inst9|Equal17~41  = \b2v_inst9|DLL_COM1 [3] & \b2v_inst9|bauddiv_counter_RX [3] & (\b2v_inst9|DLM_COM1 [7] $ \b2v_inst9|bauddiv_counter_RX [15]) # !\b2v_inst9|DLL_COM1 [3] & !\b2v_inst9|bauddiv_counter_RX [3] & (\b2v_inst9|DLM_COM1 [7] $ 
// \b2v_inst9|bauddiv_counter_RX [15])

	.dataa(\b2v_inst9|DLL_COM1 [3]),
	.datab(\b2v_inst9|bauddiv_counter_RX [3]),
	.datac(\b2v_inst9|DLM_COM1 [7]),
	.datad(\b2v_inst9|bauddiv_counter_RX [15]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal17~21_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Equal17~41 ));
// synopsys translate_off
defparam \b2v_inst9|Equal17~21 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal17~21 .lut_mask = "0990";
defparam \b2v_inst9|Equal17~21 .operation_mode = "normal";
defparam \b2v_inst9|Equal17~21 .output_mode = "none";
defparam \b2v_inst9|Equal17~21 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K42
flex10ke_lcell \b2v_inst9|Equal17~27 (
// Equation(s):
// \b2v_inst9|Equal17~27_combout  = (\b2v_inst9|DLM_COM1 [4] & \b2v_inst9|bauddiv_counter_RX [12] & (\b2v_inst9|DLL_COM1 [5] $ \b2v_inst9|bauddiv_counter_RX [5]) # !\b2v_inst9|DLM_COM1 [4] & !\b2v_inst9|bauddiv_counter_RX [12] & (\b2v_inst9|DLL_COM1 [5] $ 
// \b2v_inst9|bauddiv_counter_RX [5])) & CASCADE(\b2v_inst9|Equal17~41 )

	.dataa(\b2v_inst9|DLM_COM1 [4]),
	.datab(\b2v_inst9|bauddiv_counter_RX [12]),
	.datac(\b2v_inst9|DLL_COM1 [5]),
	.datad(\b2v_inst9|bauddiv_counter_RX [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Equal17~41 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal17~27_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal17~27 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal17~27 .lut_mask = "0990";
defparam \b2v_inst9|Equal17~27 .operation_mode = "normal";
defparam \b2v_inst9|Equal17~27 .output_mode = "comb_only";
defparam \b2v_inst9|Equal17~27 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K43
flex10ke_lcell \b2v_inst9|DLL_COM1[7] (
// Equation(s):
// \b2v_inst9|DLL_COM1 [7] = DFFEA(\b2v_inst4|Mux0~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~0_combout , , )

	.dataa(\b2v_inst9|always36~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux0~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLL_COM1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLL_COM1[7] .clock_enable_mode = "true";
defparam \b2v_inst9|DLL_COM1[7] .lut_mask = "ff00";
defparam \b2v_inst9|DLL_COM1[7] .operation_mode = "normal";
defparam \b2v_inst9|DLL_COM1[7] .output_mode = "reg_only";
defparam \b2v_inst9|DLL_COM1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K36
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[7] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [7] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [7] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [7]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[7] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[7] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[7] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[7] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K42
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[13] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [13] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [13] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [13]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [13]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[13] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[13] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[13] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[13] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K36
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[14] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [14] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [14] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [14]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [14]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[14] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[14] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[14] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[14] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M28
flex10ke_lcell \b2v_inst4|Mux1~3 (
// Equation(s):
// \b2v_inst4|Mux1~3_combout  = \b2v_inst4|Mux7~10_combout  & \b2v_inst4|Mux1~2_combout  # !\b2v_inst4|Mux7~10_combout  & (\ad[6]~25  # \b2v_inst4|addr_data_buf_in[1]~0_combout )

	.dataa(\b2v_inst4|Mux1~2_combout ),
	.datab(\ad[6]~25 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Mux7~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Mux1~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Mux1~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Mux1~3 .lut_mask = "aafc";
defparam \b2v_inst4|Mux1~3 .operation_mode = "normal";
defparam \b2v_inst4|Mux1~3 .output_mode = "comb_only";
defparam \b2v_inst4|Mux1~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K43
flex10ke_lcell \b2v_inst9|DLL_COM1[6] (
// Equation(s):
// \b2v_inst9|DLL_COM1 [6] = DFFEA(!\b2v_inst4|Mux1~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~0_combout , , )

	.dataa(\b2v_inst9|always36~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux1~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLL_COM1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLL_COM1[6] .clock_enable_mode = "true";
defparam \b2v_inst9|DLL_COM1[6] .lut_mask = "00ff";
defparam \b2v_inst9|DLL_COM1[6] .operation_mode = "normal";
defparam \b2v_inst9|DLL_COM1[6] .output_mode = "reg_only";
defparam \b2v_inst9|DLL_COM1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K36
flex10ke_lcell \b2v_inst9|bauddiv_counter_RX[6] (
// Equation(s):
// \b2v_inst9|bauddiv_counter_RX [6] = DFFEA(\b2v_inst9|Add3|adder|result_node|cs_buffer [6] & !\b2v_inst9|Equal17~4_combout  & (\b2v_inst9|RX_input [0] $ !\b2v_inst9|RX_input [1]), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|Add3|adder|result_node|cs_buffer [6]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RX_input [1]),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|bauddiv_counter_RX [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|bauddiv_counter_RX[6] .clock_enable_mode = "false";
defparam \b2v_inst9|bauddiv_counter_RX[6] .lut_mask = "0082";
defparam \b2v_inst9|bauddiv_counter_RX[6] .operation_mode = "normal";
defparam \b2v_inst9|bauddiv_counter_RX[6] .output_mode = "reg_only";
defparam \b2v_inst9|bauddiv_counter_RX[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K32
flex10ke_lcell \b2v_inst9|Equal17~23 (
// Equation(s):
// \b2v_inst9|Equal17~44  = \b2v_inst9|DLM_COM1 [6] & \b2v_inst9|bauddiv_counter_RX [14] & (\b2v_inst9|DLL_COM1 [6] $ \b2v_inst9|bauddiv_counter_RX [6]) # !\b2v_inst9|DLM_COM1 [6] & !\b2v_inst9|bauddiv_counter_RX [14] & (\b2v_inst9|DLL_COM1 [6] $ 
// \b2v_inst9|bauddiv_counter_RX [6])

	.dataa(\b2v_inst9|DLM_COM1 [6]),
	.datab(\b2v_inst9|bauddiv_counter_RX [14]),
	.datac(\b2v_inst9|DLL_COM1 [6]),
	.datad(\b2v_inst9|bauddiv_counter_RX [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal17~23_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Equal17~44 ));
// synopsys translate_off
defparam \b2v_inst9|Equal17~23 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal17~23 .lut_mask = "0990";
defparam \b2v_inst9|Equal17~23 .operation_mode = "normal";
defparam \b2v_inst9|Equal17~23 .output_mode = "none";
defparam \b2v_inst9|Equal17~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K32
flex10ke_lcell \b2v_inst9|Equal17~28 (
// Equation(s):
// \b2v_inst9|Equal17~28_combout  = (\b2v_inst9|DLM_COM1 [5] & \b2v_inst9|bauddiv_counter_RX [13] & (\b2v_inst9|DLL_COM1 [7] $ !\b2v_inst9|bauddiv_counter_RX [7]) # !\b2v_inst9|DLM_COM1 [5] & !\b2v_inst9|bauddiv_counter_RX [13] & (\b2v_inst9|DLL_COM1 [7] $ 
// !\b2v_inst9|bauddiv_counter_RX [7])) & CASCADE(\b2v_inst9|Equal17~44 )

	.dataa(\b2v_inst9|DLM_COM1 [5]),
	.datab(\b2v_inst9|DLL_COM1 [7]),
	.datac(\b2v_inst9|bauddiv_counter_RX [7]),
	.datad(\b2v_inst9|bauddiv_counter_RX [13]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Equal17~44 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal17~28_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal17~28 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal17~28 .lut_mask = "8241";
defparam \b2v_inst9|Equal17~28 .operation_mode = "normal";
defparam \b2v_inst9|Equal17~28 .output_mode = "comb_only";
defparam \b2v_inst9|Equal17~28 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K37
flex10ke_lcell \b2v_inst9|Equal17~4 (
// Equation(s):
// \b2v_inst9|Equal17~4_combout  = \b2v_inst9|Equal17~25_combout  & \b2v_inst9|Equal17~26_combout  & \b2v_inst9|Equal17~27_combout  & \b2v_inst9|Equal17~28_combout 

	.dataa(\b2v_inst9|Equal17~25_combout ),
	.datab(\b2v_inst9|Equal17~26_combout ),
	.datac(\b2v_inst9|Equal17~27_combout ),
	.datad(\b2v_inst9|Equal17~28_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal17~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal17~4 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal17~4 .lut_mask = "8000";
defparam \b2v_inst9|Equal17~4 .operation_mode = "normal";
defparam \b2v_inst9|Equal17~4 .output_mode = "comb_only";
defparam \b2v_inst9|Equal17~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K42
flex10ke_lcell \b2v_inst9|baudclk_RX (
// Equation(s):
// \b2v_inst9|baudclk_RX~regout  = DFFEA(\b2v_inst9|RX_input [0] & \b2v_inst9|RX_input [1] & (\b2v_inst9|baudclk_RX~regout  $ \b2v_inst9|Equal17~4_combout ) # !\b2v_inst9|RX_input [0] & !\b2v_inst9|RX_input [1] & (\b2v_inst9|baudclk_RX~regout  $ 
// \b2v_inst9|Equal17~4_combout ), GLOBAL(\baudclk_221184kHz~dataout ), , , , , )

	.dataa(\b2v_inst9|RX_input [0]),
	.datab(\b2v_inst9|RX_input [1]),
	.datac(\b2v_inst9|baudclk_RX~regout ),
	.datad(\b2v_inst9|Equal17~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|baudclk_RX~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|baudclk_RX .clock_enable_mode = "false";
defparam \b2v_inst9|baudclk_RX .lut_mask = "0990";
defparam \b2v_inst9|baudclk_RX .operation_mode = "normal";
defparam \b2v_inst9|baudclk_RX .output_mode = "reg_only";
defparam \b2v_inst9|baudclk_RX .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K46
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_timeout_int_flag (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_timeout_int_flag~regout  = DFFEA(VCC, GLOBAL(\b2v_inst9|baudclk_RX~regout ), !\b2v_inst9|always27~0_combout , , \b2v_inst9|always28~0_combout , , )

	.dataa(\b2v_inst9|always28~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always27~0_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_timeout_int_flag~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_timeout_int_flag .clock_enable_mode = "true";
defparam \b2v_inst9|FIFO_RX_COM1_timeout_int_flag .lut_mask = "ffff";
defparam \b2v_inst9|FIFO_RX_COM1_timeout_int_flag .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1_timeout_int_flag .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_timeout_int_flag .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_V38
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag~regout  = DFFEA(VCC, GLOBAL(\b2v_inst9|baudclk_RX~regout ), !\b2v_inst9|always27~0_combout , , \b2v_inst9|Equal18~0_combout , , )

	.dataa(\b2v_inst9|Equal18~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(\b2v_inst9|always27~0_combout ),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag .clock_enable_mode = "true";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag .lut_mask = "ffff";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K48
flex10ke_lcell \b2v_inst9|interrupt_condition~9 (
// Equation(s):
// \b2v_inst9|interrupt_condition~9_combout  = \b2v_inst9|IER_COM1 [0] & (\b2v_inst9|FIFO_RX_COM1_timeout_int_flag~regout  # \b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag~regout )

	.dataa(vcc),
	.datab(\b2v_inst9|IER_COM1 [0]),
	.datac(\b2v_inst9|FIFO_RX_COM1_timeout_int_flag~regout ),
	.datad(\b2v_inst9|FIFO_RX_COM1_int_trigger_int_flag~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|interrupt_condition~9_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|interrupt_condition~9 .clock_enable_mode = "false";
defparam \b2v_inst9|interrupt_condition~9 .lut_mask = "ccc0";
defparam \b2v_inst9|interrupt_condition~9 .operation_mode = "normal";
defparam \b2v_inst9|interrupt_condition~9 .output_mode = "comb_only";
defparam \b2v_inst9|interrupt_condition~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K48
flex10ke_lcell \b2v_inst9|interrupt_condition~10 (
// Equation(s):
// \b2v_inst9|interrupt_condition~10_combout  = !\b2v_inst9|interrupt_condition~9_combout  & (!\b2v_inst9|parity_error_int_flag~regout  & !\b2v_inst9|framing_error_int_flag~regout  # !\b2v_inst9|IER_COM1 [2])

	.dataa(\b2v_inst9|parity_error_int_flag~regout ),
	.datab(\b2v_inst9|framing_error_int_flag~regout ),
	.datac(\b2v_inst9|IER_COM1 [2]),
	.datad(\b2v_inst9|interrupt_condition~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|interrupt_condition~10_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|interrupt_condition~10 .clock_enable_mode = "false";
defparam \b2v_inst9|interrupt_condition~10 .lut_mask = "001f";
defparam \b2v_inst9|interrupt_condition~10 .operation_mode = "normal";
defparam \b2v_inst9|interrupt_condition~10 .output_mode = "comb_only";
defparam \b2v_inst9|interrupt_condition~10 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K47
flex10ke_lcell \b2v_inst9|interrupt_condition~11 (
// Equation(s):
// \b2v_inst9|interrupt_condition~11_combout  = \b2v_inst9|interrupt_condition~8_combout  # \b2v_inst9|CTS_COM1_changed_int_flag~regout  & \b2v_inst9|IER_COM1 [3] # !\b2v_inst9|interrupt_condition~10_combout 

	.dataa(\b2v_inst9|interrupt_condition~8_combout ),
	.datab(\b2v_inst9|CTS_COM1_changed_int_flag~regout ),
	.datac(\b2v_inst9|IER_COM1 [3]),
	.datad(\b2v_inst9|interrupt_condition~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|interrupt_condition~11_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|interrupt_condition~11 .clock_enable_mode = "false";
defparam \b2v_inst9|interrupt_condition~11 .lut_mask = "eaff";
defparam \b2v_inst9|interrupt_condition~11 .operation_mode = "normal";
defparam \b2v_inst9|interrupt_condition~11 .output_mode = "comb_only";
defparam \b2v_inst9|interrupt_condition~11 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M35
flex10ke_lcell \b2v_inst9|interrupt_pin~0 (
// Equation(s):
// \b2v_inst9|interrupt_pin~0_combout  = !\b2v_inst9|interrupt_condition~11_combout  # !\b2v_inst9|MCR_COM1 [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|MCR_COM1 [3]),
	.datad(\b2v_inst9|interrupt_condition~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|interrupt_pin~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|interrupt_pin~0 .clock_enable_mode = "false";
defparam \b2v_inst9|interrupt_pin~0 .lut_mask = "0fff";
defparam \b2v_inst9|interrupt_pin~0 .operation_mode = "normal";
defparam \b2v_inst9|interrupt_pin~0 .output_mode = "comb_only";
defparam \b2v_inst9|interrupt_pin~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_V31
flex10ke_lcell \b2v_inst9|TX1~3 (
// Equation(s):
// \b2v_inst9|TX1~3_regout  = DFFEA(\b2v_inst9|TSR_COM1 [0] # \b2v_inst9|Equal14~7_combout , \b2v_inst9|baudclk_TX~regout , , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|TSR_COM1 [0]),
	.datad(\b2v_inst9|Equal14~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_TX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|TX1~3_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|TX1~3 .clock_enable_mode = "false";
defparam \b2v_inst9|TX1~3 .lut_mask = "fff0";
defparam \b2v_inst9|TX1~3 .operation_mode = "normal";
defparam \b2v_inst9|TX1~3 .output_mode = "reg_only";
defparam \b2v_inst9|TX1~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M35
flex10ke_lcell \b2v_inst1|Equal0~1 (
// Equation(s):
// \b2v_inst1|Equal0~1_combout  = \b2v_inst4|in_command [0] & \b2v_inst1|always3~5_combout  & \b2v_inst1|Equal0~0_combout  & !\b2v_inst4|in_adress [0]

	.dataa(\b2v_inst4|in_command [0]),
	.datab(\b2v_inst1|always3~5_combout ),
	.datac(\b2v_inst1|Equal0~0_combout ),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|Equal0~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|Equal0~1 .clock_enable_mode = "false";
defparam \b2v_inst1|Equal0~1 .lut_mask = "0080";
defparam \b2v_inst1|Equal0~1 .operation_mode = "normal";
defparam \b2v_inst1|Equal0~1 .output_mode = "comb_only";
defparam \b2v_inst1|Equal0~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M20
flex10ke_lcell \b2v_inst1|Equal1~0 (
// Equation(s):
// \b2v_inst1|Equal1~0_combout  = \b2v_inst1|always3~5_combout  & \b2v_inst4|in_command [0] & \b2v_inst9|Equal4~0_combout  & !\b2v_inst4|in_adress [0]

	.dataa(\b2v_inst1|always3~5_combout ),
	.datab(\b2v_inst4|in_command [0]),
	.datac(\b2v_inst9|Equal4~0_combout ),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|Equal1~0 .clock_enable_mode = "false";
defparam \b2v_inst1|Equal1~0 .lut_mask = "0080";
defparam \b2v_inst1|Equal1~0 .operation_mode = "normal";
defparam \b2v_inst1|Equal1~0 .output_mode = "comb_only";
defparam \b2v_inst1|Equal1~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M4
flex10ke_lcell \b2v_inst1|lpt_state.LPTF_PCR_WRITE (
// Equation(s):
// \b2v_inst1|lpt_state.LPTF_PCR_WRITE~regout  = DFFEA(\b2v_inst1|lpt_state.LPTF_IDLE~regout  & (\b2v_inst1|Equal1~0_combout  # \b2v_inst1|lpt_state.LPTF_PCR_WRITE~regout  & !\irdy~dataout ) # !\b2v_inst1|lpt_state.LPTF_IDLE~regout  & 
// (\b2v_inst1|lpt_state.LPTF_PCR_WRITE~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst1|lpt_state.LPTF_IDLE~regout ),
	.datab(\b2v_inst1|Equal1~0_combout ),
	.datac(\b2v_inst1|lpt_state.LPTF_PCR_WRITE~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|lpt_state.LPTF_PCR_WRITE~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|lpt_state.LPTF_PCR_WRITE .clock_enable_mode = "false";
defparam \b2v_inst1|lpt_state.LPTF_PCR_WRITE .lut_mask = "88f8";
defparam \b2v_inst1|lpt_state.LPTF_PCR_WRITE .operation_mode = "normal";
defparam \b2v_inst1|lpt_state.LPTF_PCR_WRITE .output_mode = "reg_only";
defparam \b2v_inst1|lpt_state.LPTF_PCR_WRITE .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M5
flex10ke_lcell \b2v_inst1|Equal2~0 (
// Equation(s):
// \b2v_inst1|Equal2~0_combout  = \b2v_inst1|always3~5_combout  & \b2v_inst4|in_adress [0] & \b2v_inst4|in_command [0] & \b2v_inst9|Equal4~0_combout 

	.dataa(\b2v_inst1|always3~5_combout ),
	.datab(\b2v_inst4|in_adress [0]),
	.datac(\b2v_inst4|in_command [0]),
	.datad(\b2v_inst9|Equal4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|Equal2~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|Equal2~0 .clock_enable_mode = "false";
defparam \b2v_inst1|Equal2~0 .lut_mask = "8000";
defparam \b2v_inst1|Equal2~0 .operation_mode = "normal";
defparam \b2v_inst1|Equal2~0 .output_mode = "comb_only";
defparam \b2v_inst1|Equal2~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M4
flex10ke_lcell \b2v_inst1|lpt_state.LPTF_PXR_WRITE (
// Equation(s):
// \b2v_inst1|lpt_state.LPTF_PXR_WRITE~regout  = DFFEA(\b2v_inst1|lpt_state.LPTF_IDLE~regout  & (\b2v_inst1|Equal2~0_combout  # \b2v_inst1|lpt_state.LPTF_PXR_WRITE~regout  & !\irdy~dataout ) # !\b2v_inst1|lpt_state.LPTF_IDLE~regout  & 
// (\b2v_inst1|lpt_state.LPTF_PXR_WRITE~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst1|lpt_state.LPTF_IDLE~regout ),
	.datab(\b2v_inst1|Equal2~0_combout ),
	.datac(\b2v_inst1|lpt_state.LPTF_PXR_WRITE~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|lpt_state.LPTF_PXR_WRITE~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|lpt_state.LPTF_PXR_WRITE .clock_enable_mode = "false";
defparam \b2v_inst1|lpt_state.LPTF_PXR_WRITE .lut_mask = "88f8";
defparam \b2v_inst1|lpt_state.LPTF_PXR_WRITE .operation_mode = "normal";
defparam \b2v_inst1|lpt_state.LPTF_PXR_WRITE .output_mode = "reg_only";
defparam \b2v_inst1|lpt_state.LPTF_PXR_WRITE .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M4
flex10ke_lcell \b2v_inst1|Selector40~5 (
// Equation(s):
// \b2v_inst1|Selector40~5_combout  = \irdy~dataout  # !\b2v_inst1|lpt_state.LPTF_PIR_READ~regout  & !\b2v_inst1|lpt_state.LPTF_PCR_WRITE~regout  & !\b2v_inst1|lpt_state.LPTF_PXR_WRITE~regout 

	.dataa(\irdy~dataout ),
	.datab(\b2v_inst1|lpt_state.LPTF_PIR_READ~regout ),
	.datac(\b2v_inst1|lpt_state.LPTF_PCR_WRITE~regout ),
	.datad(\b2v_inst1|lpt_state.LPTF_PXR_WRITE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|Selector40~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|Selector40~5 .clock_enable_mode = "false";
defparam \b2v_inst1|Selector40~5 .lut_mask = "aaab";
defparam \b2v_inst1|Selector40~5 .operation_mode = "normal";
defparam \b2v_inst1|Selector40~5 .output_mode = "comb_only";
defparam \b2v_inst1|Selector40~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M4
flex10ke_lcell \b2v_inst1|lpt_state.LPTF_PDR_WRITE (
// Equation(s):
// \b2v_inst1|lpt_state.LPTF_PDR_WRITE~regout  = DFFEA(\b2v_inst1|lpt_state.LPTF_IDLE~regout  & (\b2v_inst1|Equal0~1_combout  # \b2v_inst1|lpt_state.LPTF_PDR_WRITE~regout  & !\irdy~dataout ) # !\b2v_inst1|lpt_state.LPTF_IDLE~regout  & 
// (\b2v_inst1|lpt_state.LPTF_PDR_WRITE~regout  & !\irdy~dataout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst1|lpt_state.LPTF_IDLE~regout ),
	.datab(\b2v_inst1|Equal0~1_combout ),
	.datac(\b2v_inst1|lpt_state.LPTF_PDR_WRITE~regout ),
	.datad(\irdy~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|lpt_state.LPTF_PDR_WRITE~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|lpt_state.LPTF_PDR_WRITE .clock_enable_mode = "false";
defparam \b2v_inst1|lpt_state.LPTF_PDR_WRITE .lut_mask = "88f8";
defparam \b2v_inst1|lpt_state.LPTF_PDR_WRITE .operation_mode = "normal";
defparam \b2v_inst1|lpt_state.LPTF_PDR_WRITE .output_mode = "reg_only";
defparam \b2v_inst1|lpt_state.LPTF_PDR_WRITE .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M4
flex10ke_lcell \b2v_inst1|Selector40~6 (
// Equation(s):
// \b2v_inst1|Selector40~13  = \b2v_inst1|Selector40~4_combout  & \b2v_inst1|Selector40~5_combout  & (\irdy~dataout  # !\b2v_inst1|lpt_state.LPTF_PDR_WRITE~regout )

	.dataa(\b2v_inst1|Selector40~4_combout ),
	.datab(\b2v_inst1|Selector40~5_combout ),
	.datac(\irdy~dataout ),
	.datad(\b2v_inst1|lpt_state.LPTF_PDR_WRITE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|Selector40~6_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst1|Selector40~13 ));
// synopsys translate_off
defparam \b2v_inst1|Selector40~6 .clock_enable_mode = "false";
defparam \b2v_inst1|Selector40~6 .lut_mask = "8088";
defparam \b2v_inst1|Selector40~6 .operation_mode = "normal";
defparam \b2v_inst1|Selector40~6 .output_mode = "none";
defparam \b2v_inst1|Selector40~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M4
flex10ke_lcell \b2v_inst1|Selector40~8 (
// Equation(s):
// \b2v_inst1|Selector40~8_combout  = (\b2v_inst1|WideNor0~1_combout  & !\b2v_inst1|Equal3~0_combout  & !\b2v_inst1|Equal0~1_combout  # !\b2v_inst1|lpt_state.LPTF_IDLE~regout ) & CASCADE(\b2v_inst1|Selector40~13 )

	.dataa(\b2v_inst1|WideNor0~1_combout ),
	.datab(\b2v_inst1|Equal3~0_combout ),
	.datac(\b2v_inst1|Equal0~1_combout ),
	.datad(\b2v_inst1|lpt_state.LPTF_IDLE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst1|Selector40~13 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|Selector40~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|Selector40~8 .clock_enable_mode = "false";
defparam \b2v_inst1|Selector40~8 .lut_mask = "02ff";
defparam \b2v_inst1|Selector40~8 .operation_mode = "normal";
defparam \b2v_inst1|Selector40~8 .output_mode = "comb_only";
defparam \b2v_inst1|Selector40~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M4
flex10ke_lcell \b2v_inst1|lpt_state.LPTF_IDLE (
// Equation(s):
// \b2v_inst1|lpt_state.LPTF_IDLE~regout  = DFFEA(\b2v_inst1|Selector40~8_combout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst1|Selector40~8_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|lpt_state.LPTF_IDLE~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|lpt_state.LPTF_IDLE .clock_enable_mode = "false";
defparam \b2v_inst1|lpt_state.LPTF_IDLE .lut_mask = "ff00";
defparam \b2v_inst1|lpt_state.LPTF_IDLE .operation_mode = "normal";
defparam \b2v_inst1|lpt_state.LPTF_IDLE .output_mode = "reg_only";
defparam \b2v_inst1|lpt_state.LPTF_IDLE .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M36
flex10ke_lcell \b2v_inst4|in_adress[8] (
// Equation(s):
// \b2v_inst4|in_adress [8] = DFFEA(\ad[8]~23  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[8]~23 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [8]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[8] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[8] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[8] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[8] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M1
flex10ke_lcell \b2v_inst4|Equal5~0 (
// Equation(s):
// \b2v_inst4|Equal5~0_combout  = !\b2v_inst4|in_adress [4] & !\b2v_inst4|in_adress [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal5~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal5~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal5~0 .lut_mask = "000f";
defparam \b2v_inst4|Equal5~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal5~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal5~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M51
flex10ke_lcell \b2v_inst4|in_adress[9] (
// Equation(s):
// \b2v_inst4|in_adress [9] = DFFEA(\ad[9]~22  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(\ad[9]~22 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|in_adress [9]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|in_adress[9] .clock_enable_mode = "true";
defparam \b2v_inst4|in_adress[9] .lut_mask = "fff0";
defparam \b2v_inst4|in_adress[9] .operation_mode = "normal";
defparam \b2v_inst4|in_adress[9] .output_mode = "reg_only";
defparam \b2v_inst4|in_adress[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M7
flex10ke_lcell \b2v_inst4|Equal5~1 (
// Equation(s):
// \b2v_inst4|Equal5~1_combout  = \b2v_inst4|Equal34~0_combout  & \b2v_inst4|in_command [0] & \b2v_inst9|Equal2~0_combout  & !\b2v_inst4|in_adress [9]

	.dataa(\b2v_inst4|Equal34~0_combout ),
	.datab(\b2v_inst4|in_command [0]),
	.datac(\b2v_inst9|Equal2~0_combout ),
	.datad(\b2v_inst4|in_adress [9]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal5~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal5~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal5~1 .lut_mask = "0080";
defparam \b2v_inst4|Equal5~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal5~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal5~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P7
flex10ke_lcell \b2v_inst4|Equal5~4 (
// Equation(s):
// \b2v_inst4|Equal5~4_combout  = \b2v_inst4|Equal5~3_combout  & \b2v_inst4|Equal5~0_combout  & \b2v_inst4|Equal5~1_combout  & !\b2v_inst4|in_adress [5]

	.dataa(\b2v_inst4|Equal5~3_combout ),
	.datab(\b2v_inst4|Equal5~0_combout ),
	.datac(\b2v_inst4|Equal5~1_combout ),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal5~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal5~4 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal5~4 .lut_mask = "0080";
defparam \b2v_inst4|Equal5~4 .operation_mode = "normal";
defparam \b2v_inst4|Equal5~4 .output_mode = "comb_only";
defparam \b2v_inst4|Equal5~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P12
flex10ke_lcell \b2v_inst4|Equal8~0 (
// Equation(s):
// \b2v_inst4|Equal8~0_combout  = \b2v_inst4|in_adress [2] & \b2v_inst4|in_adress [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal8~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal8~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal8~0 .lut_mask = "f000";
defparam \b2v_inst4|Equal8~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal8~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal8~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P6
flex10ke_lcell \b2v_inst4|Equal8~1 (
// Equation(s):
// \b2v_inst4|Equal8~1_combout  = \b2v_inst4|Equal5~0_combout  & \b2v_inst4|Equal5~1_combout  & \b2v_inst4|Equal8~0_combout  & !\b2v_inst4|in_adress [5]

	.dataa(\b2v_inst4|Equal5~0_combout ),
	.datab(\b2v_inst4|Equal5~1_combout ),
	.datac(\b2v_inst4|Equal8~0_combout ),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal8~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal8~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal8~1 .lut_mask = "0080";
defparam \b2v_inst4|Equal8~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal8~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal8~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P33
flex10ke_lcell \b2v_inst4|Equal21~0 (
// Equation(s):
// \b2v_inst4|Equal21~0_combout  = \b2v_inst4|in_adress [8] & !\b2v_inst4|in_adress [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal21~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal21~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal21~0 .lut_mask = "00f0";
defparam \b2v_inst4|Equal21~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal21~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal21~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P6
flex10ke_lcell \b2v_inst4|Equal21~1 (
// Equation(s):
// \b2v_inst4|Equal21~1_combout  = \b2v_inst4|Equal5~3_combout  & \b2v_inst4|Equal21~0_combout  & \b2v_inst4|Equal5~1_combout  & !\b2v_inst4|in_adress [4]

	.dataa(\b2v_inst4|Equal5~3_combout ),
	.datab(\b2v_inst4|Equal21~0_combout ),
	.datac(\b2v_inst4|Equal5~1_combout ),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal21~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal21~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal21~1 .lut_mask = "0080";
defparam \b2v_inst4|Equal21~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal21~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal21~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P6
flex10ke_lcell \b2v_inst4|cs_state~290 (
// Equation(s):
// \b2v_inst4|cs_state~290_combout  = \b2v_inst4|cs_state~289_combout  & !\b2v_inst4|Equal5~4_combout  & !\b2v_inst4|Equal8~1_combout  & !\b2v_inst4|Equal21~1_combout 

	.dataa(\b2v_inst4|cs_state~289_combout ),
	.datab(\b2v_inst4|Equal5~4_combout ),
	.datac(\b2v_inst4|Equal8~1_combout ),
	.datad(\b2v_inst4|Equal21~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|cs_state~290_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state~290 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state~290 .lut_mask = "0002";
defparam \b2v_inst4|cs_state~290 .operation_mode = "normal";
defparam \b2v_inst4|cs_state~290 .output_mode = "comb_only";
defparam \b2v_inst4|cs_state~290 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_240
flex10ke_io \idsel~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\idsel~dataout ),
	.padio(idsel));
// synopsys translate_off
defparam \idsel~I .feedback_mode = "from_pin";
defparam \idsel~I .operation_mode = "input";
defparam \idsel~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC1_M19
flex10ke_lcell \b2v_inst4|is_config_space (
// Equation(s):
// \b2v_inst4|is_config_space~regout  = DFFEA(\idsel~dataout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|in_adress[2]~32_combout , , )

	.dataa(\b2v_inst4|in_adress[2]~32_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\idsel~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|is_config_space~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|is_config_space .clock_enable_mode = "true";
defparam \b2v_inst4|is_config_space .lut_mask = "ff00";
defparam \b2v_inst4|is_config_space .operation_mode = "normal";
defparam \b2v_inst4|is_config_space .output_mode = "reg_only";
defparam \b2v_inst4|is_config_space .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M7
flex10ke_lcell \b2v_inst4|Equal34~0 (
// Equation(s):
// \b2v_inst4|Equal34~0_combout  = \b2v_inst4|always4~2_combout  & \b2v_inst4|in_command [3] & \b2v_inst4|is_config_space~regout  & !\irdy~dataout 

	.dataa(\b2v_inst4|always4~2_combout ),
	.datab(\b2v_inst4|in_command [3]),
	.datac(\b2v_inst4|is_config_space~regout ),
	.datad(\irdy~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal34~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal34~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal34~0 .lut_mask = "0080";
defparam \b2v_inst4|Equal34~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal34~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal34~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M7
flex10ke_lcell \b2v_inst4|Equal34~1 (
// Equation(s):
// \b2v_inst4|Equal34~1_combout  = \b2v_inst4|Equal34~0_combout  & \b2v_inst4|in_command [0] & \b2v_inst9|Equal2~0_combout 

	.dataa(vcc),
	.datab(\b2v_inst4|Equal34~0_combout ),
	.datac(\b2v_inst4|in_command [0]),
	.datad(\b2v_inst9|Equal2~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal34~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal34~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal34~1 .lut_mask = "c000";
defparam \b2v_inst4|Equal34~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal34~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal34~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P9
flex10ke_lcell \b2v_inst4|Equal13~0 (
// Equation(s):
// \b2v_inst4|Equal13~0_combout  = \b2v_inst4|in_adress [5] & \b2v_inst4|Equal34~1_combout  & !\b2v_inst4|in_adress [9]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [5]),
	.datac(\b2v_inst4|Equal34~1_combout ),
	.datad(\b2v_inst4|in_adress [9]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal13~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal13~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal13~0 .lut_mask = "00c0";
defparam \b2v_inst4|Equal13~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal13~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal13~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P11
flex10ke_lcell \b2v_inst4|Equal14~0 (
// Equation(s):
// \b2v_inst4|Equal14~0_combout  = \b2v_inst4|in_adress [2] & \b2v_inst4|Equal13~0_combout  & \b2v_inst4|Equal5~0_combout  & !\b2v_inst4|in_adress [3]

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|Equal13~0_combout ),
	.datac(\b2v_inst4|Equal5~0_combout ),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal14~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal14~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal14~0 .lut_mask = "0080";
defparam \b2v_inst4|Equal14~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal14~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal14~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M27
flex10ke_lcell \b2v_inst4|Equal25~0 (
// Equation(s):
// \b2v_inst4|Equal25~0_combout  = \b2v_inst4|in_adress [4] & \b2v_inst4|in_adress [8] & !\b2v_inst4|in_adress [5]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal25~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal25~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal25~0 .lut_mask = "00c0";
defparam \b2v_inst4|Equal25~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal25~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal25~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P5
flex10ke_lcell \b2v_inst4|Equal25~1 (
// Equation(s):
// \b2v_inst4|Equal25~1_combout  = \b2v_inst4|Equal5~1_combout  & \b2v_inst4|Equal25~0_combout  & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [3]

	.dataa(\b2v_inst4|Equal5~1_combout ),
	.datab(\b2v_inst4|Equal25~0_combout ),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal25~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal25~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal25~1 .lut_mask = "0008";
defparam \b2v_inst4|Equal25~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal25~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal25~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P5
flex10ke_lcell \b2v_inst4|Equal27~0 (
// Equation(s):
// \b2v_inst4|Equal27~0_combout  = \b2v_inst4|Equal5~1_combout  & \b2v_inst4|Equal25~0_combout  & \b2v_inst4|in_adress [3] & !\b2v_inst4|in_adress [2]

	.dataa(\b2v_inst4|Equal5~1_combout ),
	.datab(\b2v_inst4|Equal25~0_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal27~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal27~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal27~0 .lut_mask = "0080";
defparam \b2v_inst4|Equal27~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal27~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal27~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M25
flex10ke_lcell \b2v_inst4|Selector1~0 (
// Equation(s):
// \b2v_inst4|Selector1~0_combout  = \b2v_inst4|in_adress [8] & \b2v_inst4|in_adress [5] & !\b2v_inst4|in_adress [4]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector1~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector1~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector1~0 .lut_mask = "00c0";
defparam \b2v_inst4|Selector1~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector1~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector1~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P5
flex10ke_lcell \b2v_inst4|Equal29~1 (
// Equation(s):
// \b2v_inst4|Equal29~1_combout  = \b2v_inst4|Equal5~1_combout  & \b2v_inst4|Selector1~0_combout  & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [3]

	.dataa(\b2v_inst4|Equal5~1_combout ),
	.datab(\b2v_inst4|Selector1~0_combout ),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal29~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal29~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal29~1 .lut_mask = "0008";
defparam \b2v_inst4|Equal29~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal29~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal29~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M22
flex10ke_lcell \b2v_inst4|Equal22~0 (
// Equation(s):
// \b2v_inst4|Equal22~0_combout  = \b2v_inst4|in_adress [8] & !\b2v_inst4|in_adress [3] & !\b2v_inst4|in_adress [5]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal22~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal22~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal22~0 .lut_mask = "000c";
defparam \b2v_inst4|Equal22~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal22~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal22~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P3
flex10ke_lcell \b2v_inst4|Equal22~1 (
// Equation(s):
// \b2v_inst4|Equal22~1_combout  = \b2v_inst4|Equal5~1_combout  & \b2v_inst4|in_adress [2] & \b2v_inst4|Equal22~0_combout  & !\b2v_inst4|in_adress [4]

	.dataa(\b2v_inst4|Equal5~1_combout ),
	.datab(\b2v_inst4|in_adress [2]),
	.datac(\b2v_inst4|Equal22~0_combout ),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal22~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal22~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal22~1 .lut_mask = "0080";
defparam \b2v_inst4|Equal22~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal22~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal22~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M24
flex10ke_lcell \b2v_inst4|Equal16~0 (
// Equation(s):
// \b2v_inst4|Equal16~0_combout  = \b2v_inst4|in_adress [5] & \b2v_inst4|in_adress [2] & \b2v_inst4|in_adress [3]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [5]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal16~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal16~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal16~0 .lut_mask = "c000";
defparam \b2v_inst4|Equal16~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal16~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal16~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P2
flex10ke_lcell \b2v_inst4|Equal16~1 (
// Equation(s):
// \b2v_inst4|Equal16~1_combout  = \b2v_inst4|Equal5~1_combout  & \b2v_inst4|Equal16~0_combout  & !\b2v_inst4|in_adress [4] & !\b2v_inst4|in_adress [8]

	.dataa(\b2v_inst4|Equal5~1_combout ),
	.datab(\b2v_inst4|Equal16~0_combout ),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal16~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal16~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal16~1 .lut_mask = "0008";
defparam \b2v_inst4|Equal16~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal16~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal16~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P5
flex10ke_lcell \b2v_inst4|cs_state~302 (
// Equation(s):
// \b2v_inst4|cs_state~317  = !\b2v_inst4|Equal30~0_combout  & !\b2v_inst4|Equal29~1_combout  & !\b2v_inst4|Equal22~1_combout  & !\b2v_inst4|Equal16~1_combout 

	.dataa(\b2v_inst4|Equal30~0_combout ),
	.datab(\b2v_inst4|Equal29~1_combout ),
	.datac(\b2v_inst4|Equal22~1_combout ),
	.datad(\b2v_inst4|Equal16~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|cs_state~302_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|cs_state~317 ));
// synopsys translate_off
defparam \b2v_inst4|cs_state~302 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state~302 .lut_mask = "0001";
defparam \b2v_inst4|cs_state~302 .operation_mode = "normal";
defparam \b2v_inst4|cs_state~302 .output_mode = "none";
defparam \b2v_inst4|cs_state~302 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P5
flex10ke_lcell \b2v_inst4|cs_state~305 (
// Equation(s):
// \b2v_inst4|cs_state~305_combout  = (!\b2v_inst4|Equal13~1_combout  & !\b2v_inst4|Equal14~0_combout  & !\b2v_inst4|Equal25~1_combout  & !\b2v_inst4|Equal27~0_combout ) & CASCADE(\b2v_inst4|cs_state~317 )

	.dataa(\b2v_inst4|Equal13~1_combout ),
	.datab(\b2v_inst4|Equal14~0_combout ),
	.datac(\b2v_inst4|Equal25~1_combout ),
	.datad(\b2v_inst4|Equal27~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|cs_state~317 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|cs_state~305_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state~305 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state~305 .lut_mask = "0001";
defparam \b2v_inst4|cs_state~305 .operation_mode = "normal";
defparam \b2v_inst4|cs_state~305 .output_mode = "comb_only";
defparam \b2v_inst4|cs_state~305 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M27
flex10ke_lcell \b2v_inst4|Equal5~3 (
// Equation(s):
// \b2v_inst4|Equal5~3_combout  = !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal5~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal5~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal5~3 .lut_mask = "000f";
defparam \b2v_inst4|Equal5~3 .operation_mode = "normal";
defparam \b2v_inst4|Equal5~3 .output_mode = "comb_only";
defparam \b2v_inst4|Equal5~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P3
flex10ke_lcell \b2v_inst4|Equal33~0 (
// Equation(s):
// \b2v_inst4|Equal33~0_combout  = \b2v_inst4|Equal13~0_combout  & \b2v_inst4|Equal5~3_combout  & \b2v_inst4|in_adress [4] & \b2v_inst4|in_adress [8]

	.dataa(\b2v_inst4|Equal13~0_combout ),
	.datab(\b2v_inst4|Equal5~3_combout ),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal33~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal33~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal33~0 .lut_mask = "8000";
defparam \b2v_inst4|Equal33~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal33~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal33~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P6
flex10ke_lcell \b2v_inst4|cs_state~292 (
// Equation(s):
// \b2v_inst4|cs_state~292_combout  = \b2v_inst4|cs_state~304_combout  & \b2v_inst4|cs_state~290_combout  & \b2v_inst4|cs_state~305_combout  & !\b2v_inst4|Equal33~0_combout 

	.dataa(\b2v_inst4|cs_state~304_combout ),
	.datab(\b2v_inst4|cs_state~290_combout ),
	.datac(\b2v_inst4|cs_state~305_combout ),
	.datad(\b2v_inst4|Equal33~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|cs_state~292_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state~292 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state~292 .lut_mask = "0080";
defparam \b2v_inst4|cs_state~292 .operation_mode = "normal";
defparam \b2v_inst4|cs_state~292 .output_mode = "comb_only";
defparam \b2v_inst4|cs_state~292 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P5
flex10ke_lcell \b2v_inst4|Equal31~0 (
// Equation(s):
// \b2v_inst4|Equal31~0_combout  = \b2v_inst4|Equal5~1_combout  & \b2v_inst4|Selector1~0_combout  & \b2v_inst4|in_adress [3] & !\b2v_inst4|in_adress [2]

	.dataa(\b2v_inst4|Equal5~1_combout ),
	.datab(\b2v_inst4|Selector1~0_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal31~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal31~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal31~0 .lut_mask = "0080";
defparam \b2v_inst4|Equal31~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal31~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal31~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P3
flex10ke_lcell \b2v_inst4|Equal10~0 (
// Equation(s):
// \b2v_inst4|Equal10~0_combout  = \b2v_inst4|Selector22~0_combout  & \b2v_inst4|Equal5~1_combout  & !\b2v_inst4|in_adress [8] & !\b2v_inst4|in_adress [5]

	.dataa(\b2v_inst4|Selector22~0_combout ),
	.datab(\b2v_inst4|Equal5~1_combout ),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal10~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal10~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal10~0 .lut_mask = "0008";
defparam \b2v_inst4|Equal10~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal10~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal10~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M2
flex10ke_lcell \b2v_inst4|Selector22~0 (
// Equation(s):
// \b2v_inst4|Selector22~0_combout  = \b2v_inst4|in_adress [2] & \b2v_inst4|in_adress [4] & !\b2v_inst4|in_adress [3]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [2]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector22~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector22~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector22~0 .lut_mask = "00c0";
defparam \b2v_inst4|Selector22~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector22~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector22~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P3
flex10ke_lcell \b2v_inst4|Equal18~0 (
// Equation(s):
// \b2v_inst4|Equal18~0_combout  = \b2v_inst4|Equal13~0_combout  & \b2v_inst4|Selector22~0_combout  & !\b2v_inst4|in_adress [8]

	.dataa(vcc),
	.datab(\b2v_inst4|Equal13~0_combout ),
	.datac(\b2v_inst4|Selector22~0_combout ),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal18~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal18~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal18~0 .lut_mask = "00c0";
defparam \b2v_inst4|Equal18~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal18~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal18~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P2
flex10ke_lcell \b2v_inst4|cs_state~294 (
// Equation(s):
// \b2v_inst4|cs_state~294_combout  = !\b2v_inst4|Equal31~0_combout  & !\b2v_inst4|Equal10~0_combout  & !\b2v_inst4|Equal18~0_combout 

	.dataa(vcc),
	.datab(\b2v_inst4|Equal31~0_combout ),
	.datac(\b2v_inst4|Equal10~0_combout ),
	.datad(\b2v_inst4|Equal18~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|cs_state~294_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state~294 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state~294 .lut_mask = "0003";
defparam \b2v_inst4|cs_state~294 .operation_mode = "normal";
defparam \b2v_inst4|cs_state~294 .output_mode = "comb_only";
defparam \b2v_inst4|cs_state~294 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P2
flex10ke_lcell \b2v_inst4|Equal20~0 (
// Equation(s):
// \b2v_inst4|Equal20~0_combout  = \b2v_inst4|in_adress [4] & \b2v_inst4|Equal5~1_combout  & \b2v_inst4|Equal16~0_combout  & !\b2v_inst4|in_adress [8]

	.dataa(\b2v_inst4|in_adress [4]),
	.datab(\b2v_inst4|Equal5~1_combout ),
	.datac(\b2v_inst4|Equal16~0_combout ),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal20~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal20~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal20~0 .lut_mask = "0080";
defparam \b2v_inst4|Equal20~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal20~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal20~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P2
flex10ke_lcell \b2v_inst4|Equal36~0 (
// Equation(s):
// \b2v_inst4|Equal36~0_combout  = \b2v_inst4|Equal5~1_combout  & \b2v_inst4|Equal16~0_combout  & \b2v_inst4|in_adress [4] & \b2v_inst4|in_adress [8]

	.dataa(\b2v_inst4|Equal5~1_combout ),
	.datab(\b2v_inst4|Equal16~0_combout ),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal36~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal36~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal36~0 .lut_mask = "8000";
defparam \b2v_inst4|Equal36~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal36~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal36~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P2
flex10ke_lcell \b2v_inst4|cs_state~295 (
// Equation(s):
// \b2v_inst4|cs_state~295_combout  = \b2v_inst4|cs_state~294_combout  & !\b2v_inst4|Equal20~0_combout  & !\b2v_inst4|Equal36~0_combout 

	.dataa(vcc),
	.datab(\b2v_inst4|cs_state~294_combout ),
	.datac(\b2v_inst4|Equal20~0_combout ),
	.datad(\b2v_inst4|Equal36~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|cs_state~295_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state~295 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state~295 .lut_mask = "000c";
defparam \b2v_inst4|cs_state~295 .operation_mode = "normal";
defparam \b2v_inst4|cs_state~295 .output_mode = "comb_only";
defparam \b2v_inst4|cs_state~295 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P3
flex10ke_lcell \b2v_inst4|Equal26~0 (
// Equation(s):
// \b2v_inst4|Equal26~0_combout  = \b2v_inst4|Equal5~1_combout  & \b2v_inst4|Equal22~0_combout  & \b2v_inst4|in_adress [2] & \b2v_inst4|in_adress [4]

	.dataa(\b2v_inst4|Equal5~1_combout ),
	.datab(\b2v_inst4|Equal22~0_combout ),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal26~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal26~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal26~0 .lut_mask = "8000";
defparam \b2v_inst4|Equal26~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal26~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal26~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P11
flex10ke_lcell \b2v_inst4|Equal10~2 (
// Equation(s):
// \b2v_inst4|Equal10~2_combout  = \b2v_inst4|in_adress [2] & \b2v_inst4|in_adress [4] & !\b2v_inst4|in_adress [8] & !\b2v_inst4|in_adress [3]

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal10~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal10~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal10~2 .lut_mask = "0008";
defparam \b2v_inst4|Equal10~2 .operation_mode = "normal";
defparam \b2v_inst4|Equal10~2 .output_mode = "comb_only";
defparam \b2v_inst4|Equal10~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P4
flex10ke_lcell \b2v_inst4|Equal34~2 (
// Equation(s):
// \b2v_inst4|Equal34~2_combout  = \b2v_inst4|Equal34~1_combout  & \b2v_inst4|Equal10~2_combout  & \b2v_inst4|in_adress [5] & \b2v_inst4|in_adress [9]

	.dataa(\b2v_inst4|Equal34~1_combout ),
	.datab(\b2v_inst4|Equal10~2_combout ),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|in_adress [9]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal34~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal34~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal34~2 .lut_mask = "8000";
defparam \b2v_inst4|Equal34~2 .operation_mode = "normal";
defparam \b2v_inst4|Equal34~2 .output_mode = "comb_only";
defparam \b2v_inst4|Equal34~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P4
flex10ke_lcell \b2v_inst4|cs_state~296 (
// Equation(s):
// \b2v_inst4|cs_state~296_combout  = !\b2v_inst4|Equal28~0_combout  & !\b2v_inst4|Equal26~0_combout  & !\b2v_inst4|Equal4~0_combout  & !\b2v_inst4|Equal34~2_combout 

	.dataa(\b2v_inst4|Equal28~0_combout ),
	.datab(\b2v_inst4|Equal26~0_combout ),
	.datac(\b2v_inst4|Equal4~0_combout ),
	.datad(\b2v_inst4|Equal34~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|cs_state~296_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state~296 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state~296 .lut_mask = "0001";
defparam \b2v_inst4|cs_state~296 .operation_mode = "normal";
defparam \b2v_inst4|cs_state~296 .output_mode = "comb_only";
defparam \b2v_inst4|cs_state~296 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P7
flex10ke_lcell \b2v_inst4|Equal5~2 (
// Equation(s):
// \b2v_inst4|Equal5~2_combout  = \b2v_inst4|Equal5~1_combout  & !\b2v_inst4|in_adress [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|Equal5~1_combout ),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal5~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal5~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal5~2 .lut_mask = "00f0";
defparam \b2v_inst4|Equal5~2 .operation_mode = "normal";
defparam \b2v_inst4|Equal5~2 .output_mode = "comb_only";
defparam \b2v_inst4|Equal5~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P7
flex10ke_lcell \b2v_inst4|Equal11~0 (
// Equation(s):
// \b2v_inst4|Equal11~0_combout  = \b2v_inst4|Equal7~0_combout  & \b2v_inst4|in_adress [4] & \b2v_inst4|Equal5~2_combout  & !\b2v_inst4|in_adress [8]

	.dataa(\b2v_inst4|Equal7~0_combout ),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|Equal5~2_combout ),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal11~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal11~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal11~0 .lut_mask = "0080";
defparam \b2v_inst4|Equal11~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal11~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal11~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P2
flex10ke_lcell \b2v_inst4|cs_state~297 (
// Equation(s):
// \b2v_inst4|cs_state~297_combout  = \b2v_inst4|cs_state~295_combout  & \b2v_inst4|cs_state~296_combout  & !\b2v_inst4|Equal11~0_combout 

	.dataa(vcc),
	.datab(\b2v_inst4|cs_state~295_combout ),
	.datac(\b2v_inst4|cs_state~296_combout ),
	.datad(\b2v_inst4|Equal11~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|cs_state~297_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state~297 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state~297 .lut_mask = "00c0";
defparam \b2v_inst4|cs_state~297 .operation_mode = "normal";
defparam \b2v_inst4|cs_state~297 .output_mode = "comb_only";
defparam \b2v_inst4|cs_state~297 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P2
flex10ke_lcell \b2v_inst4|Equal32~0 (
// Equation(s):
// \b2v_inst4|Equal32~0_combout  = \b2v_inst4|Equal5~1_combout  & \b2v_inst4|in_adress [8] & \b2v_inst4|Equal16~0_combout  & !\b2v_inst4|in_adress [4]

	.dataa(\b2v_inst4|Equal5~1_combout ),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|Equal16~0_combout ),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal32~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal32~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal32~0 .lut_mask = "0080";
defparam \b2v_inst4|Equal32~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal32~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal32~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P16
flex10ke_lcell \b2v_inst4|Equal10~1 (
// Equation(s):
// \b2v_inst4|Equal10~1_combout  = \b2v_inst4|in_adress [2] & \b2v_inst4|in_adress [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal10~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal10~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal10~1 .lut_mask = "f000";
defparam \b2v_inst4|Equal10~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal10~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal10~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P7
flex10ke_lcell \b2v_inst4|Equal12~0 (
// Equation(s):
// \b2v_inst4|Equal12~0_combout  = \b2v_inst4|Equal5~2_combout  & \b2v_inst4|in_adress [3] & \b2v_inst4|Equal10~1_combout  & !\b2v_inst4|in_adress [8]

	.dataa(\b2v_inst4|Equal5~2_combout ),
	.datab(\b2v_inst4|in_adress [3]),
	.datac(\b2v_inst4|Equal10~1_combout ),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal12~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal12~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal12~0 .lut_mask = "0080";
defparam \b2v_inst4|Equal12~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal12~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal12~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P2
flex10ke_lcell \b2v_inst4|cs_state~298 (
// Equation(s):
// \b2v_inst4|cs_state~298_combout  = \b2v_inst4|cs_state~293_combout  & \b2v_inst4|cs_state~297_combout  & !\b2v_inst4|Equal32~0_combout  & !\b2v_inst4|Equal12~0_combout 

	.dataa(\b2v_inst4|cs_state~293_combout ),
	.datab(\b2v_inst4|cs_state~297_combout ),
	.datac(\b2v_inst4|Equal32~0_combout ),
	.datad(\b2v_inst4|Equal12~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|cs_state~298_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state~298 .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state~298 .lut_mask = "0008";
defparam \b2v_inst4|cs_state~298 .operation_mode = "normal";
defparam \b2v_inst4|cs_state~298 .output_mode = "comb_only";
defparam \b2v_inst4|cs_state~298 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P1
flex10ke_lcell \b2v_inst4|cs_state.CS_IDLE (
// Equation(s):
// \b2v_inst4|cs_state.CS_IDLE~regout  = DFFEA(\b2v_inst4|Selector64~8_combout  & (\b2v_inst4|cs_state~292_combout  & \b2v_inst4|cs_state~298_combout  # !\b2v_inst4|cs_state.CS_IDLE~regout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst4|Selector64~8_combout ),
	.datab(\b2v_inst4|cs_state~292_combout ),
	.datac(\b2v_inst4|cs_state~298_combout ),
	.datad(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|cs_state.CS_IDLE .clock_enable_mode = "false";
defparam \b2v_inst4|cs_state.CS_IDLE .lut_mask = "80aa";
defparam \b2v_inst4|cs_state.CS_IDLE .operation_mode = "normal";
defparam \b2v_inst4|cs_state.CS_IDLE .output_mode = "reg_only";
defparam \b2v_inst4|cs_state.CS_IDLE .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I22
flex10ke_lcell \b2v_inst9|com_state.COMF_RESET (
// Equation(s):
// \b2v_inst9|com_state.COMF_RESET~regout  = DFFEA(VCC, GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|com_state.COMF_RESET~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|com_state.COMF_RESET .clock_enable_mode = "false";
defparam \b2v_inst9|com_state.COMF_RESET .lut_mask = "ffff";
defparam \b2v_inst9|com_state.COMF_RESET .operation_mode = "normal";
defparam \b2v_inst9|com_state.COMF_RESET .output_mode = "reg_only";
defparam \b2v_inst9|com_state.COMF_RESET .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I22
flex10ke_lcell \data_ready[0] (
// Equation(s):
// data_ready[0] = DFFEA(\b2v_inst9|com_state.COMF_RESET~regout  & (!\b2v_inst4|cs_state.CS_IDLE~regout  # !\b2v_inst1|lpt_state.LPTF_IDLE~regout  # !\b2v_inst9|com_state.COMF_IDLE~regout ), GLOBAL(\clk~dataout ), !\irdy~dataout , , , , )

	.dataa(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datab(\b2v_inst1|lpt_state.LPTF_IDLE~regout ),
	.datac(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datad(\b2v_inst9|com_state.COMF_RESET~regout ),
	.aclr(\irdy~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(data_ready[0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \data_ready[0] .clock_enable_mode = "false";
defparam \data_ready[0] .lut_mask = "7f00";
defparam \data_ready[0] .operation_mode = "normal";
defparam \data_ready[0] .output_mode = "reg_only";
defparam \data_ready[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I22
flex10ke_lcell \data_ready[1] (
// Equation(s):
// data_ready[1] = DFFEA(data_ready[0], GLOBAL(\clk~dataout ), !\irdy~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data_ready[0]),
	.aclr(\irdy~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(data_ready[1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \data_ready[1] .clock_enable_mode = "false";
defparam \data_ready[1] .lut_mask = "ff00";
defparam \data_ready[1] .operation_mode = "normal";
defparam \data_ready[1] .output_mode = "reg_only";
defparam \data_ready[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I22
flex10ke_lcell \devsel_condition~1 (
// Equation(s):
// \devsel_condition~1_combout  = \b2v_inst9|com_state.COMF_IDLE~regout  & \b2v_inst1|lpt_state.LPTF_IDLE~regout  & \b2v_inst4|cs_state.CS_IDLE~regout  # !\b2v_inst9|com_state.COMF_RESET~regout 

	.dataa(\b2v_inst9|com_state.COMF_IDLE~regout ),
	.datab(\b2v_inst1|lpt_state.LPTF_IDLE~regout ),
	.datac(\b2v_inst4|cs_state.CS_IDLE~regout ),
	.datad(\b2v_inst9|com_state.COMF_RESET~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\devsel_condition~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \devsel_condition~1 .clock_enable_mode = "false";
defparam \devsel_condition~1 .lut_mask = "80ff";
defparam \devsel_condition~1 .operation_mode = "normal";
defparam \devsel_condition~1 .output_mode = "comb_only";
defparam \devsel_condition~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I22
flex10ke_lcell \devsel~0 (
// Equation(s):
// \devsel~0_combout  = \irdy~dataout  # \devsel_condition~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\irdy~dataout ),
	.datad(\devsel_condition~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\devsel~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \devsel~0 .clock_enable_mode = "false";
defparam \devsel~0 .lut_mask = "fff0";
defparam \devsel~0 .operation_mode = "normal";
defparam \devsel~0 .output_mode = "comb_only";
defparam \devsel~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M33
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[26] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [26] = DFFEA(\ad[26]~5  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[26]~5 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [26]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[26] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[26] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[26] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[26] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[26] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M44
flex10ke_lcell \b2v_inst4|Equal44~27 (
// Equation(s):
// \b2v_inst4|Equal44~27_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [26] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[26]~5 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[26]~5 ),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [26]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~27_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~27 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~27 .lut_mask = "03fc";
defparam \b2v_inst4|Equal44~27 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~27 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~27 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M44
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[29] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [29] = DFFEA(\ad[29]~2  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[29]~2 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [29]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[29] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[29] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[29] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[29] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[29] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M44
flex10ke_lcell \b2v_inst4|Equal44~25 (
// Equation(s):
// \b2v_inst4|Equal44~25_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [29] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[29]~2 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[29]~2 ),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [29]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~25_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~25 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~25 .lut_mask = "03fc";
defparam \b2v_inst4|Equal44~25 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~25 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~25 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M44
flex10ke_lcell \b2v_inst4|Equal44~26 (
// Equation(s):
// \b2v_inst4|Equal44~64  = !\b2v_inst4|Equal44~25_combout  & (\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [21] $ (!\ad[21]~10  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [21]),
	.datab(\ad[21]~10 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal44~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~26_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Equal44~64 ));
// synopsys translate_off
defparam \b2v_inst4|Equal44~26 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~26 .lut_mask = "00a9";
defparam \b2v_inst4|Equal44~26 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~26 .output_mode = "none";
defparam \b2v_inst4|Equal44~26 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M44
flex10ke_lcell \b2v_inst4|Equal44~49 (
// Equation(s):
// \b2v_inst4|Equal44~49_combout  = (!\b2v_inst4|Equal44~27_combout  & (\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [28] $ (!\ad[28]~3  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))) & CASCADE(\b2v_inst4|Equal44~64 )

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [28]),
	.datab(\ad[28]~3 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal44~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Equal44~64 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~49_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~49 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~49 .lut_mask = "00a9";
defparam \b2v_inst4|Equal44~49 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~49 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~49 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M40
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[11] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [11] = DFFEA(\ad[11]~20  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[11]~20 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [11]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[11] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[11] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[11] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[11] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M40
flex10ke_lcell \b2v_inst4|Equal44~31 (
// Equation(s):
// \b2v_inst4|Equal44~31_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [11] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[11]~20 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[11]~20 ),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [11]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~31_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~31 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~31 .lut_mask = "03fc";
defparam \b2v_inst4|Equal44~31 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~31 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~31 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M47
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[27] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [27] = DFFEA(\ad[27]~4  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[27]~4 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [27]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[27] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[27] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[27] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[27] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[27] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M47
flex10ke_lcell \b2v_inst4|Equal44~29 (
// Equation(s):
// \b2v_inst4|Equal44~29_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [27] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[27]~4 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[27]~4 ),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [27]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~29_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~29 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~29 .lut_mask = "03fc";
defparam \b2v_inst4|Equal44~29 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~29 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~29 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M47
flex10ke_lcell \b2v_inst4|Equal44~30 (
// Equation(s):
// \b2v_inst4|Equal44~69  = !\b2v_inst4|Equal44~29_combout  & (\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [13] $ (!\ad[13]~18  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [13]),
	.datab(\ad[13]~18 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal44~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~30_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Equal44~69 ));
// synopsys translate_off
defparam \b2v_inst4|Equal44~30 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~30 .lut_mask = "00a9";
defparam \b2v_inst4|Equal44~30 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~30 .output_mode = "none";
defparam \b2v_inst4|Equal44~30 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M47
flex10ke_lcell \b2v_inst4|Equal44~50 (
// Equation(s):
// \b2v_inst4|Equal44~50_combout  = (!\b2v_inst4|Equal44~31_combout  & (\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [31] $ (!\ad[31]~0  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))) & CASCADE(\b2v_inst4|Equal44~69 )

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [31]),
	.datab(\ad[31]~0 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal44~31_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Equal44~69 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~50_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~50 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~50 .lut_mask = "00a9";
defparam \b2v_inst4|Equal44~50 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~50 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~50 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M41
flex10ke_lcell \b2v_inst4|Equal44~39 (
// Equation(s):
// \b2v_inst4|Equal44~39_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [14] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[14]~17 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[14]~17 ),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [14]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~39_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~39 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~39 .lut_mask = "03fc";
defparam \b2v_inst4|Equal44~39 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~39 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~39 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M40
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[9] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [9] = DFFEA(\ad[9]~22  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[9]~22 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [9]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[9] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[9] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[9] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[9] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M41
flex10ke_lcell \b2v_inst4|Equal44~37 (
// Equation(s):
// \b2v_inst4|Equal44~37_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [9] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[9]~22 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[9]~22 ),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [9]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~37_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~37 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~37 .lut_mask = "03fc";
defparam \b2v_inst4|Equal44~37 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~37 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~37 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M41
flex10ke_lcell \b2v_inst4|Equal44~38 (
// Equation(s):
// \b2v_inst4|Equal44~79  = !\b2v_inst4|Equal44~37_combout  & (\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [19] $ (!\ad[19]~12  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [19]),
	.datab(\ad[19]~12 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal44~37_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~38_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Equal44~79 ));
// synopsys translate_off
defparam \b2v_inst4|Equal44~38 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~38 .lut_mask = "00a9";
defparam \b2v_inst4|Equal44~38 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~38 .output_mode = "none";
defparam \b2v_inst4|Equal44~38 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M41
flex10ke_lcell \b2v_inst4|Equal44~52 (
// Equation(s):
// \b2v_inst4|Equal44~52_combout  = (!\b2v_inst4|Equal44~39_combout  & (\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [22] $ (!\ad[22]~9  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))) & CASCADE(\b2v_inst4|Equal44~79 )

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [22]),
	.datab(\ad[22]~9 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal44~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Equal44~79 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~52_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~52 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~52 .lut_mask = "00a9";
defparam \b2v_inst4|Equal44~52 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~52 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~52 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I38
flex10ke_lcell \b2v_inst4|Equal44~43 (
// Equation(s):
// \b2v_inst4|Equal44~43_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [15] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[15]~16 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[15]~16 ),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [15]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~43_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~43 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~43 .lut_mask = "03fc";
defparam \b2v_inst4|Equal44~43 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~43 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~43 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M33
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[18] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [18] = DFFEA(\ad[18]~13  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[18]~13 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [18]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[18] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[18] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[18] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[18] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[18] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M33
flex10ke_lcell \b2v_inst4|Equal44~41 (
// Equation(s):
// \b2v_inst4|Equal44~41_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [18] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[18]~13 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[18]~13 ),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [18]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~41_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~41 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~41 .lut_mask = "03fc";
defparam \b2v_inst4|Equal44~41 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~41 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~41 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M49
flex10ke_lcell \b2v_inst4|Equal44~42 (
// Equation(s):
// \b2v_inst4|Equal44~84  = !\b2v_inst4|Equal44~41_combout  & (\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [30] $ (!\ad[30]~1  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [30]),
	.datab(\ad[30]~1 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal44~41_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~42_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Equal44~84 ));
// synopsys translate_off
defparam \b2v_inst4|Equal44~42 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~42 .lut_mask = "00a9";
defparam \b2v_inst4|Equal44~42 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~42 .output_mode = "none";
defparam \b2v_inst4|Equal44~42 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M49
flex10ke_lcell \b2v_inst4|Equal44~53 (
// Equation(s):
// \b2v_inst4|Equal44~53_combout  = (!\b2v_inst4|Equal44~43_combout  & (\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [25] $ (!\ad[25]~6  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))) & CASCADE(\b2v_inst4|Equal44~84 )

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [25]),
	.datab(\ad[25]~6 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal44~43_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Equal44~84 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~53_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~53 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~53 .lut_mask = "00a9";
defparam \b2v_inst4|Equal44~53 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~53 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~53 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M23
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[23] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [23] = DFFEA(\ad[23]~8  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[23]~8 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [23]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[23] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[23] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[23] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[23] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[23] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M23
flex10ke_lcell \b2v_inst4|Equal44~47 (
// Equation(s):
// \b2v_inst4|Equal44~47_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [23] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[23]~8 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[23]~8 ),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [23]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~47_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~47 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~47 .lut_mask = "03fc";
defparam \b2v_inst4|Equal44~47 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~47 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~47 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M36
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[8] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [8] = DFFEA(\ad[8]~23  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[8]~23 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [8]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[8] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[8] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[8] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[8] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M36
flex10ke_lcell \b2v_inst4|Equal44~45 (
// Equation(s):
// \b2v_inst4|Equal44~45_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [8] $ (\b2v_inst4|addr_data_buf_in[1]~0_combout  # \ad[8]~23 )

	.dataa(vcc),
	.datab(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datac(\ad[8]~23 ),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~45_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~45 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~45 .lut_mask = "03fc";
defparam \b2v_inst4|Equal44~45 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~45 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~45 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M40
flex10ke_lcell \b2v_inst4|Equal44~46 (
// Equation(s):
// \b2v_inst4|Equal44~89  = !\b2v_inst4|Equal44~45_combout  & (\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [10] $ (!\ad[10]~21  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [10]),
	.datab(\ad[10]~21 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal44~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~46_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Equal44~89 ));
// synopsys translate_off
defparam \b2v_inst4|Equal44~46 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~46 .lut_mask = "00a9";
defparam \b2v_inst4|Equal44~46 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~46 .output_mode = "none";
defparam \b2v_inst4|Equal44~46 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M40
flex10ke_lcell \b2v_inst4|Equal44~54 (
// Equation(s):
// \b2v_inst4|Equal44~54_combout  = (!\b2v_inst4|Equal44~47_combout  & (\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [12] $ (!\ad[12]~19  & !\b2v_inst4|addr_data_buf_in[1]~0_combout ))) & CASCADE(\b2v_inst4|Equal44~89 )

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [12]),
	.datab(\ad[12]~19 ),
	.datac(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.datad(\b2v_inst4|Equal44~47_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Equal44~89 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~54_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~54 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~54 .lut_mask = "00a9";
defparam \b2v_inst4|Equal44~54 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~54 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~54 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M49
flex10ke_lcell \b2v_inst4|Equal44~6 (
// Equation(s):
// \b2v_inst4|Equal44~6_combout  = \b2v_inst4|Equal44~51_combout  & \b2v_inst4|Equal44~52_combout  & \b2v_inst4|Equal44~53_combout  & \b2v_inst4|Equal44~54_combout 

	.dataa(\b2v_inst4|Equal44~51_combout ),
	.datab(\b2v_inst4|Equal44~52_combout ),
	.datac(\b2v_inst4|Equal44~53_combout ),
	.datad(\b2v_inst4|Equal44~54_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal44~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal44~6 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal44~6 .lut_mask = "8000";
defparam \b2v_inst4|Equal44~6 .operation_mode = "normal";
defparam \b2v_inst4|Equal44~6 .output_mode = "comb_only";
defparam \b2v_inst4|Equal44~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M44
flex10ke_lcell \b2v_inst4|is_BAR1_DEVICE1_address (
// Equation(s):
// \b2v_inst4|is_BAR1_DEVICE1_address~regout  = DFFEA(\b2v_inst4|Equal44~49_combout  & \b2v_inst4|Equal44~50_combout  & \b2v_inst4|Equal44~6_combout , GLOBAL(\clk~dataout ), , , \b2v_inst4|is_BAR0_DEVICE1_address~4_combout , , )

	.dataa(\b2v_inst4|is_BAR0_DEVICE1_address~4_combout ),
	.datab(\b2v_inst4|Equal44~49_combout ),
	.datac(\b2v_inst4|Equal44~50_combout ),
	.datad(\b2v_inst4|Equal44~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|is_BAR1_DEVICE1_address~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|is_BAR1_DEVICE1_address .clock_enable_mode = "true";
defparam \b2v_inst4|is_BAR1_DEVICE1_address .lut_mask = "c000";
defparam \b2v_inst4|is_BAR1_DEVICE1_address .operation_mode = "normal";
defparam \b2v_inst4|is_BAR1_DEVICE1_address .output_mode = "reg_only";
defparam \b2v_inst4|is_BAR1_DEVICE1_address .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I29
flex10ke_lcell \b2v_inst1|always4~0 (
// Equation(s):
// \b2v_inst1|always4~0_combout  = \b2v_inst4|is_BAR1_DEVICE1_address~regout  & \b2v_inst1|lpt_state.LPTF_PCR_WRITE~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|is_BAR1_DEVICE1_address~regout ),
	.datad(\b2v_inst1|lpt_state.LPTF_PCR_WRITE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|always4~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|always4~0 .clock_enable_mode = "false";
defparam \b2v_inst1|always4~0 .lut_mask = "f000";
defparam \b2v_inst1|always4~0 .operation_mode = "normal";
defparam \b2v_inst1|always4~0 .output_mode = "comb_only";
defparam \b2v_inst1|always4~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I29
flex10ke_lcell \b2v_inst1|PCR_LPT1[0] (
// Equation(s):
// \b2v_inst1|PCR_LPT1 [0] = DFFEA(\b2v_inst4|Mux7~9_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~0_combout , , )

	.dataa(\b2v_inst1|always4~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux7~9_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PCR_LPT1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PCR_LPT1[0] .clock_enable_mode = "true";
defparam \b2v_inst1|PCR_LPT1[0] .lut_mask = "ff00";
defparam \b2v_inst1|PCR_LPT1[0] .operation_mode = "normal";
defparam \b2v_inst1|PCR_LPT1[0] .output_mode = "reg_only";
defparam \b2v_inst1|PCR_LPT1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I29
flex10ke_lcell \b2v_inst1|PCR_LPT1[3] (
// Equation(s):
// \b2v_inst1|PCR_LPT1 [3] = DFFEA(\b2v_inst4|Mux4~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~0_combout , , )

	.dataa(\b2v_inst1|always4~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux4~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PCR_LPT1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PCR_LPT1[3] .clock_enable_mode = "true";
defparam \b2v_inst1|PCR_LPT1[3] .lut_mask = "ff00";
defparam \b2v_inst1|PCR_LPT1[3] .operation_mode = "normal";
defparam \b2v_inst1|PCR_LPT1[3] .output_mode = "reg_only";
defparam \b2v_inst1|PCR_LPT1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I29
flex10ke_lcell \b2v_inst1|PCR_LPT1[1] (
// Equation(s):
// \b2v_inst1|PCR_LPT1 [1] = DFFEA(\b2v_inst4|Mux6~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~0_combout , , )

	.dataa(\b2v_inst1|always4~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux6~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PCR_LPT1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PCR_LPT1[1] .clock_enable_mode = "true";
defparam \b2v_inst1|PCR_LPT1[1] .lut_mask = "ff00";
defparam \b2v_inst1|PCR_LPT1[1] .operation_mode = "normal";
defparam \b2v_inst1|PCR_LPT1[1] .output_mode = "reg_only";
defparam \b2v_inst1|PCR_LPT1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I29
flex10ke_lcell \b2v_inst1|PCR_LPT1[2] (
// Equation(s):
// \b2v_inst1|PCR_LPT1 [2] = DFFEA(\b2v_inst4|Mux5~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~0_combout , , )

	.dataa(\b2v_inst1|always4~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux5~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PCR_LPT1 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PCR_LPT1[2] .clock_enable_mode = "true";
defparam \b2v_inst1|PCR_LPT1[2] .lut_mask = "ff00";
defparam \b2v_inst1|PCR_LPT1[2] .operation_mode = "normal";
defparam \b2v_inst1|PCR_LPT1[2] .output_mode = "reg_only";
defparam \b2v_inst1|PCR_LPT1[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_J31
flex10ke_lcell \b2v_inst4|Selector31~1 (
// Equation(s):
// \b2v_inst4|Selector31~1_combout  = \b2v_inst4|in_adress [2] & \b2v_inst4|in_adress [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector31~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector31~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector31~1 .lut_mask = "f000";
defparam \b2v_inst4|Selector31~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector31~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector31~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_J27
flex10ke_lcell \b2v_inst4|COMMAND_STATUS_DEVICE0[0] (
// Equation(s):
// \b2v_inst4|COMMAND_STATUS_DEVICE0 [0] = DFFEA(\ad[0]~31  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[0]~31 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|COMMAND_STATUS_DEVICE0 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[0] .clock_enable_mode = "true";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[0] .lut_mask = "fff0";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[0] .operation_mode = "normal";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[0] .output_mode = "reg_only";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_J47
flex10ke_lcell \b2v_inst4|Selector31~2 (
// Equation(s):
// \b2v_inst4|Selector31~2_combout  = \b2v_inst4|in_adress [2] & (\b2v_inst4|COMMAND_STATUS_DEVICE0 [0] & !\b2v_inst4|in_adress [5]) # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [0] # !\b2v_inst4|in_adress [5])

	.dataa(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [0]),
	.datab(\b2v_inst4|COMMAND_STATUS_DEVICE0 [0]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector31~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector31~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector31~2 .lut_mask = "0acf";
defparam \b2v_inst4|Selector31~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector31~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector31~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_J47
flex10ke_lcell \b2v_inst4|Selector31~3 (
// Equation(s):
// \b2v_inst4|Selector31~3_combout  = \b2v_inst4|in_adress [8] & (\b2v_inst4|in_adress [3]) # !\b2v_inst4|in_adress [8] & (\b2v_inst4|in_adress [3] & \b2v_inst4|Selector31~1_combout  # !\b2v_inst4|in_adress [3] & (\b2v_inst4|Selector31~2_combout ))

	.dataa(\b2v_inst4|in_adress [8]),
	.datab(\b2v_inst4|Selector31~1_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|Selector31~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector31~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector31~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector31~3 .lut_mask = "e5e0";
defparam \b2v_inst4|Selector31~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector31~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector31~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M11
flex10ke_lcell \b2v_inst4|Selector25~0 (
// Equation(s):
// \b2v_inst4|Selector25~0_combout  = !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector25~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector25~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector25~0 .lut_mask = "000f";
defparam \b2v_inst4|Selector25~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector25~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector25~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_J47
flex10ke_lcell \b2v_inst4|Selector31~4 (
// Equation(s):
// \b2v_inst4|Selector31~4_combout  = \b2v_inst4|in_adress [8] & (\b2v_inst4|Selector31~3_combout  & (\b2v_inst4|Selector25~0_combout ) # !\b2v_inst4|Selector31~3_combout  & \b2v_inst4|Selector31~0_combout ) # !\b2v_inst4|in_adress [8] & 
// (\b2v_inst4|Selector31~3_combout )

	.dataa(\b2v_inst4|Selector31~0_combout ),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|Selector31~3_combout ),
	.datad(\b2v_inst4|Selector25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector31~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector31~4 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector31~4 .lut_mask = "f838";
defparam \b2v_inst4|Selector31~4 .operation_mode = "normal";
defparam \b2v_inst4|Selector31~4 .output_mode = "comb_only";
defparam \b2v_inst4|Selector31~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_J27
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[0] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [0] = DFFEA(\ad[0]~31  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[0]~31 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[0] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[0] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[0] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[0] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_J51
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[0] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [0] = DFFEA(\ad[0]~31  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[0]~31 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[0] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[0] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[0] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[0] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_J51
flex10ke_lcell \b2v_inst8|out_addr_data_reg~151 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~274  = \b2v_inst4|in_adress [8] & (!\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [0]) # !\b2v_inst4|in_adress [8] & !\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [0] # !\b2v_inst4|Equal16~0_combout 

	.dataa(\b2v_inst4|in_adress [8]),
	.datab(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [0]),
	.datac(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [0]),
	.datad(\b2v_inst4|Equal16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~151_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst8|out_addr_data_reg~274 ));
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~151 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~151 .lut_mask = "1bff";
defparam \b2v_inst8|out_addr_data_reg~151 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~151 .output_mode = "none";
defparam \b2v_inst8|out_addr_data_reg~151 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_J51
flex10ke_lcell \b2v_inst8|out_addr_data_reg~170 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~170_combout  = (\b2v_inst4|in_adress [2] & (!\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [0]) # !\b2v_inst4|in_adress [2] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [0] # !\b2v_inst4|Equal22~0_combout ) & 
// CASCADE(\b2v_inst8|out_addr_data_reg~274 )

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [0]),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [0]),
	.datad(\b2v_inst4|Equal22~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst8|out_addr_data_reg~274 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~170_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~170 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~170 .lut_mask = "1bff";
defparam \b2v_inst8|out_addr_data_reg~170 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~170 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~170 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_J51
flex10ke_lcell \b2v_inst8|out_addr_data_reg~36 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~36_combout  = \b2v_inst8|out_addr_data_reg~34_combout  & (\b2v_inst4|in_adress [4] & (!\b2v_inst8|out_addr_data_reg~170_combout ) # !\b2v_inst4|in_adress [4] & \b2v_inst4|Selector31~4_combout )

	.dataa(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datab(\b2v_inst4|Selector31~4_combout ),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst8|out_addr_data_reg~170_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~36_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~36 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~36 .lut_mask = "08a8";
defparam \b2v_inst8|out_addr_data_reg~36 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~36 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~36 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K45
flex10ke_lcell \b2v_inst8|out_addr_data_reg~43 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~43_combout  = \b2v_inst8|out_addr_data_reg~42_combout  & (\b2v_inst1|PCR_LPT1 [0] & !\b2v_inst4|in_adress [0] # !\b2v_inst4|in_adress [1])

	.dataa(\b2v_inst8|out_addr_data_reg~42_combout ),
	.datab(\b2v_inst1|PCR_LPT1 [0]),
	.datac(\b2v_inst4|in_adress [0]),
	.datad(\b2v_inst4|in_adress [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~43_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~43 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~43 .lut_mask = "08aa";
defparam \b2v_inst8|out_addr_data_reg~43 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~43 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~43 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M6
flex10ke_lcell \b2v_inst8|out_addr_data_reg~37 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~37_combout  = \b2v_inst4|is_BAR0_DEVICE1_address~regout  & (\b2v_inst9|com_state.COMF_RX_READ~regout  # !\b2v_inst9|COMF_READ_STATE~13_combout )

	.dataa(vcc),
	.datab(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datac(\b2v_inst9|com_state.COMF_RX_READ~regout ),
	.datad(\b2v_inst9|COMF_READ_STATE~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~37_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~37 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~37 .lut_mask = "c0cc";
defparam \b2v_inst8|out_addr_data_reg~37 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~37 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~37 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K43
flex10ke_lcell \b2v_inst9|DLM_COM1[0] (
// Equation(s):
// \b2v_inst9|DLM_COM1 [0] = DFFEA(\b2v_inst4|Mux7~9_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~1_combout , , )

	.dataa(\b2v_inst9|always36~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux7~9_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLM_COM1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLM_COM1[0] .clock_enable_mode = "true";
defparam \b2v_inst9|DLM_COM1[0] .lut_mask = "ff00";
defparam \b2v_inst9|DLM_COM1[0] .operation_mode = "normal";
defparam \b2v_inst9|DLM_COM1[0] .output_mode = "reg_only";
defparam \b2v_inst9|DLM_COM1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K19
flex10ke_lcell \b2v_inst8|out_addr_data_reg~44 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~44_combout  = \b2v_inst9|Selector26~0_combout  & (\b2v_inst4|in_adress [0] & \b2v_inst9|DLM_COM1 [0] # !\b2v_inst4|in_adress [0] & (\b2v_inst9|DLL_COM1 [0]))

	.dataa(\b2v_inst9|Selector26~0_combout ),
	.datab(\b2v_inst9|DLM_COM1 [0]),
	.datac(\b2v_inst9|DLL_COM1 [0]),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~44_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~44 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~44 .lut_mask = "88a0";
defparam \b2v_inst8|out_addr_data_reg~44 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~44 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~44 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K45
flex10ke_lcell \b2v_inst8|out_addr_data_reg~45 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~45_combout  = \b2v_inst8|out_addr_data_reg~40_combout  # \b2v_inst8|out_addr_data_reg~43_combout  # \b2v_inst8|out_addr_data_reg~37_combout  & \b2v_inst8|out_addr_data_reg~44_combout 

	.dataa(\b2v_inst8|out_addr_data_reg~40_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~43_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~37_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~44_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~45_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~45 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~45 .lut_mask = "feee";
defparam \b2v_inst8|out_addr_data_reg~45 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~45 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~45 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M21
flex10ke_lcell \b2v_inst8|out_addr_data_reg~46 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~46_combout  = \b2v_inst8|out_addr_data_reg~32_combout  & !\b2v_inst4|is_config_space~regout  & (\b2v_inst4|is_BAR0_DEVICE1_address~regout  $ \b2v_inst4|is_BAR1_DEVICE1_address~regout )

	.dataa(\b2v_inst8|out_addr_data_reg~32_combout ),
	.datab(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datac(\b2v_inst4|is_BAR1_DEVICE1_address~regout ),
	.datad(\b2v_inst4|is_config_space~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~46_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~46 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~46 .lut_mask = "0028";
defparam \b2v_inst8|out_addr_data_reg~46 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~46 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~46 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_J51
flex10ke_lcell \b2v_inst8|out_addr_data_reg[0] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [0] = DFFEA(\b2v_inst8|out_addr_data_reg~36_combout  # \b2v_inst8|out_addr_data_reg~45_combout  & \b2v_inst8|out_addr_data_reg~46_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~36_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~45_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[0] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[0] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[0] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[0] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K45
flex10ke_lcell \b2v_inst8|out_addr_data_reg~48 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~48_combout  = \b2v_inst8|out_addr_data_reg~42_combout  & (\b2v_inst1|PCR_LPT1 [1] & !\b2v_inst4|in_adress [0] # !\b2v_inst4|in_adress [1])

	.dataa(\b2v_inst8|out_addr_data_reg~42_combout ),
	.datab(\b2v_inst1|PCR_LPT1 [1]),
	.datac(\b2v_inst4|in_adress [0]),
	.datad(\b2v_inst4|in_adress [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~48_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~48 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~48 .lut_mask = "08aa";
defparam \b2v_inst8|out_addr_data_reg~48 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~48 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~48 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M19
flex10ke_lcell \b2v_inst9|Selector25~0 (
// Equation(s):
// \b2v_inst9|Selector25~0_combout  = \b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [7] & !\b2v_inst9|LCR_COM1 [7]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [2]),
	.datac(\b2v_inst4|in_adress [7]),
	.datad(\b2v_inst9|LCR_COM1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector25~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector25~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector25~0 .lut_mask = "000c";
defparam \b2v_inst9|Selector25~0 .operation_mode = "normal";
defparam \b2v_inst9|Selector25~0 .output_mode = "comb_only";
defparam \b2v_inst9|Selector25~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K45
flex10ke_lcell \b2v_inst8|out_addr_data_reg~51 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~51_combout  = \b2v_inst8|out_addr_data_reg~50_combout  # \b2v_inst9|MCR_COM1 [1] & \b2v_inst9|Selector25~0_combout  & !\b2v_inst4|in_adress [0]

	.dataa(\b2v_inst8|out_addr_data_reg~50_combout ),
	.datab(\b2v_inst9|MCR_COM1 [1]),
	.datac(\b2v_inst9|Selector25~0_combout ),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~51_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~51 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~51 .lut_mask = "aaea";
defparam \b2v_inst8|out_addr_data_reg~51 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~51 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~51 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K45
flex10ke_lcell \b2v_inst8|out_addr_data_reg~52 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~52_combout  = \b2v_inst4|is_BAR0_DEVICE1_address~regout  & !\b2v_inst4|in_adress [1] & (\b2v_inst9|com_state.COMF_RX_READ~regout  # !\b2v_inst9|COMF_READ_STATE~13_combout )

	.dataa(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datab(\b2v_inst9|com_state.COMF_RX_READ~regout ),
	.datac(\b2v_inst9|COMF_READ_STATE~13_combout ),
	.datad(\b2v_inst4|in_adress [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~52_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~52 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~52 .lut_mask = "008a";
defparam \b2v_inst8|out_addr_data_reg~52 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~52 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~52 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K45
flex10ke_lcell \b2v_inst8|out_addr_data_reg~53 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~53_combout  = \b2v_inst8|out_addr_data_reg~48_combout  # \b2v_inst8|out_addr_data_reg~51_combout  & \b2v_inst8|out_addr_data_reg~52_combout 

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~48_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~51_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~52_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~53_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~53 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~53 .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg~53 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~53 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~53 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M6
flex10ke_lcell \b2v_inst8|out_addr_data_reg~39 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~39_combout  = \b2v_inst9|Selector25~1_combout  & \b2v_inst4|is_BAR0_DEVICE1_address~regout  & (\b2v_inst9|com_state.COMF_RX_READ~regout  # !\b2v_inst9|COMF_READ_STATE~13_combout )

	.dataa(\b2v_inst9|Selector25~1_combout ),
	.datab(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datac(\b2v_inst9|com_state.COMF_RX_READ~regout ),
	.datad(\b2v_inst9|COMF_READ_STATE~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~39_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~39 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~39 .lut_mask = "8088";
defparam \b2v_inst8|out_addr_data_reg~39 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~39 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~39 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P29
flex10ke_lcell \b2v_inst9|IER_COM1[1] (
// Equation(s):
// \b2v_inst9|IER_COM1 [1] = DFFEA(\b2v_inst4|Mux6~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~2_combout , , )

	.dataa(\b2v_inst9|always36~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux6~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|IER_COM1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IER_COM1[1] .clock_enable_mode = "true";
defparam \b2v_inst9|IER_COM1[1] .lut_mask = "ff00";
defparam \b2v_inst9|IER_COM1[1] .operation_mode = "normal";
defparam \b2v_inst9|IER_COM1[1] .output_mode = "reg_only";
defparam \b2v_inst9|IER_COM1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S47
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[0] (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] = DFFEA((\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0_combout  $ \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]) & VCC, GLOBAL(\clk~dataout ), 
// \reset~dataout , , , , )
// \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[0]~COUT  = CARRY(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0])

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.cout(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[0]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[0] .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[0] .lut_mask = "66aa";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[0] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[0] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S47
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[1] (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] = DFFEA((\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] $ (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0_combout  & 
// \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[0]~COUT )) & VCC, GLOBAL(\clk~dataout ), \reset~dataout , , , , )
// \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[1]~COUT  = CARRY(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[0]~COUT ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[0]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.cout(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[1]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[1] .cin_used = "true";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[1] .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[1] .lut_mask = "6ca0";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[1] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[1] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S47
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[2] (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] = DFFEA((\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] $ (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0_combout  & 
// \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[1]~COUT )) & VCC, GLOBAL(\clk~dataout ), \reset~dataout , , , , )
// \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[2]~COUT  = CARRY(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[1]~COUT ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[1]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.cout(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[2]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[2] .cin_used = "true";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[2] .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[2] .lut_mask = "6ca0";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[2] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[2] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S47
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3] (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] = DFFEA((\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] $ (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0_combout  & 
// \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[2]~COUT )) & VCC, GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[2]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3] .cin_used = "true";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3] .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3] .lut_mask = "6c6c";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S28
flex10ke_lcell \b2v_inst9|Equal15~13_wirecell (
// Equation(s):
// \b2v_inst9|Equal15~13_wirecell_combout  = !\b2v_inst9|Equal15~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|Equal15~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal15~13_wirecell_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal15~13_wirecell .clock_enable_mode = "false";
defparam \b2v_inst9|Equal15~13_wirecell .lut_mask = "00ff";
defparam \b2v_inst9|Equal15~13_wirecell .operation_mode = "normal";
defparam \b2v_inst9|Equal15~13_wirecell .output_mode = "comb_only";
defparam \b2v_inst9|Equal15~13_wirecell .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S28
flex10ke_lcell \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[0] (
// Equation(s):
// \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [0] = DFFEA((\b2v_inst9|RSR_enable~regout  $ \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [0]) & \b2v_inst9|Equal15~13_wirecell_combout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , 
// , , )
// \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[0]~COUT  = CARRY(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [0])

	.dataa(\b2v_inst9|RSR_enable~regout ),
	.datab(\b2v_inst9|Equal15~13_wirecell_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [0]),
	.cout(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[0]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[0] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[0] .lut_mask = "66aa";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[0] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[0] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S28
flex10ke_lcell \b2v_inst9|Equal15~11 (
// Equation(s):
// \b2v_inst9|Equal15~20  = \b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [2] $ (\b2v_inst9|LCR_COM1 [1] # \b2v_inst9|LCR_COM1 [0] & \b2v_inst9|LCR_COM1 [3])

	.dataa(\b2v_inst9|LCR_COM1 [0]),
	.datab(\b2v_inst9|LCR_COM1 [3]),
	.datac(\b2v_inst9|LCR_COM1 [1]),
	.datad(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal15~11_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Equal15~20 ));
// synopsys translate_off
defparam \b2v_inst9|Equal15~11 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal15~11 .lut_mask = "07f8";
defparam \b2v_inst9|Equal15~11 .operation_mode = "normal";
defparam \b2v_inst9|Equal15~11 .output_mode = "none";
defparam \b2v_inst9|Equal15~11 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S28
flex10ke_lcell \b2v_inst9|Equal15~14 (
// Equation(s):
// \b2v_inst9|Equal15~22  = (\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [3] $ (!\b2v_inst9|LCR_COM1 [1] & (!\b2v_inst9|LCR_COM1 [3] # !\b2v_inst9|LCR_COM1 [0]))) & CASCADE(\b2v_inst9|Equal15~20 )

	.dataa(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|LCR_COM1 [1]),
	.datac(\b2v_inst9|LCR_COM1 [0]),
	.datad(\b2v_inst9|LCR_COM1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Equal15~20 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal15~14_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst9|Equal15~22 ));
// synopsys translate_off
defparam \b2v_inst9|Equal15~14 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal15~14 .lut_mask = "a999";
defparam \b2v_inst9|Equal15~14 .operation_mode = "normal";
defparam \b2v_inst9|Equal15~14 .output_mode = "none";
defparam \b2v_inst9|Equal15~14 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S28
flex10ke_lcell \b2v_inst9|Equal15~13 (
// Equation(s):
// \b2v_inst9|Equal15~13_combout  = (\b2v_inst9|Equal15~6_combout  & (\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [0] & (\b2v_inst9|LCR_COM1 [3] $ \b2v_inst9|LCR_COM1 [0]) # !\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [0] & 
// !\b2v_inst9|LCR_COM1 [3] & !\b2v_inst9|LCR_COM1 [0]) # !\b2v_inst9|Equal15~6_combout  & !\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [0] & \b2v_inst9|LCR_COM1 [3] & \b2v_inst9|LCR_COM1 [0]) & CASCADE(\b2v_inst9|Equal15~22 )

	.dataa(\b2v_inst9|Equal15~6_combout ),
	.datab(\b2v_inst9|RSR_COM1_counter_rtl_4|wysi_counter|counter_cell [0]),
	.datac(\b2v_inst9|LCR_COM1 [3]),
	.datad(\b2v_inst9|LCR_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst9|Equal15~22 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Equal15~13_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Equal15~13 .clock_enable_mode = "false";
defparam \b2v_inst9|Equal15~13 .lut_mask = "1882";
defparam \b2v_inst9|Equal15~13 .operation_mode = "normal";
defparam \b2v_inst9|Equal15~13 .output_mode = "comb_only";
defparam \b2v_inst9|Equal15~13 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S35
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[1] (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] = DFFEA((\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] $ (\b2v_inst9|Equal15~13_combout  & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[0]~COUT )) & 
// VCC, GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , \b2v_inst9|Equal15~13_combout , , )
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[1]~COUT  = CARRY(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[0]~COUT ))

	.dataa(\b2v_inst9|Equal15~13_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[0]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.cout(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[1]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[1] .cin_used = "true";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[1] .clock_enable_mode = "true";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[1] .lut_mask = "6ca0";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[1] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[1] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S35
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[2] (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] = DFFEA((\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] $ (\b2v_inst9|Equal15~13_combout  & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[1]~COUT )) & 
// VCC, GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , \b2v_inst9|Equal15~13_combout , , )
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[2]~COUT  = CARRY(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[1]~COUT ))

	.dataa(\b2v_inst9|Equal15~13_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[1]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.cout(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[2]~COUT ),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[2] .cin_used = "true";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[2] .clock_enable_mode = "true";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[2] .lut_mask = "6ca0";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[2] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[2] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S35
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[3] (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3] = DFFEA((\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3] $ (\b2v_inst9|Equal15~13_combout  & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[2]~COUT )) & 
// VCC, GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , \b2v_inst9|Equal15~13_combout , , )

	.dataa(\b2v_inst9|Equal15~13_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[2]~COUT ),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[3] .cin_used = "true";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[3] .clock_enable_mode = "true";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[3] .lut_mask = "6c6c";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[3] .operation_mode = "clrb_cntr";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[3] .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S17
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~206 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~206_combout  = \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~206_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~206 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~206 .lut_mask = "0020";
defparam \b2v_inst9|FIFO_RX_COM1~206 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~206 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~206 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S25
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~41 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~41_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~206_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~206_combout  & (\b2v_inst9|FIFO_RX_COM1~41_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~41_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~41_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~206_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~41_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~41 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~41 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~41 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~41 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~41 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S36
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~216 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~216_combout  = \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~216_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~216 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~216 .lut_mask = "0002";
defparam \b2v_inst9|FIFO_RX_COM1~216 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~216 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~216 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S37
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~9 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~9_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~216_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~216_combout  & (\b2v_inst9|FIFO_RX_COM1~9_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~9_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~9_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~216_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~9_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~9 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~9 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~9 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~9 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S42
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~140 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~140_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & \b2v_inst9|FIFO_RX_COM1~41_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~9_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~41_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1~9_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~140_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~140 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~140 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~140 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~140 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~140 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S36
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~222 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~222_combout  = \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~222_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~222 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~222 .lut_mask = "2000";
defparam \b2v_inst9|FIFO_RX_COM1~222 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~222 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~222 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S43
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~105 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~105_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~222_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~222_combout  & (\b2v_inst9|FIFO_RX_COM1~105_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~105_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~105_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~222_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~105_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~105 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~105 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~105 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~105 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~105 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S42
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~141 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~141_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~140_combout  & (\b2v_inst9|FIFO_RX_COM1~105_regout ) # !\b2v_inst9|FIFO_RX_COM1~140_combout  & 
// \b2v_inst9|FIFO_RX_COM1~73_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~140_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~73_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datac(\b2v_inst9|FIFO_RX_COM1~140_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~105_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~141_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~141 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~141 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~141 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~141 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~141 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S36
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~202 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~202_combout  = !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~202_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~202 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~202 .lut_mask = "0100";
defparam \b2v_inst9|FIFO_RX_COM1~202 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~202 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~202 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S48
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~65 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~65_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~202_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~202_combout  & (\b2v_inst9|FIFO_RX_COM1~65_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~65_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~65_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~202_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~65_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~65 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~65 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~65 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~65 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~65 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S17
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~218 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~218_combout  = !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~218_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~218 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~218 .lut_mask = "0001";
defparam \b2v_inst9|FIFO_RX_COM1~218 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~218 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~218 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S31
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~1 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~1_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~218_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~218_combout  & (\b2v_inst9|FIFO_RX_COM1~1_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~1_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~1_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~218_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~1_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~1 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~1 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~1 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~1 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S45
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~142 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~142_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & \b2v_inst9|FIFO_RX_COM1~65_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~1_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~65_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datad(\b2v_inst9|FIFO_RX_COM1~1_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~142_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~142 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~142 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~142 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~142 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~142 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S17
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~226 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~226_combout  = !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~226_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~226 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~226 .lut_mask = "1000";
defparam \b2v_inst9|FIFO_RX_COM1~226 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~226 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~226 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S13
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~97 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~97_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~226_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~226_combout  & (\b2v_inst9|FIFO_RX_COM1~97_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~97_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~97_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~226_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~97_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~97 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~97 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~97 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~97 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~97 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S45
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~143 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~143_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~142_combout  & (\b2v_inst9|FIFO_RX_COM1~97_regout ) # !\b2v_inst9|FIFO_RX_COM1~142_combout  & 
// \b2v_inst9|FIFO_RX_COM1~33_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~142_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~33_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datac(\b2v_inst9|FIFO_RX_COM1~142_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~97_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~143_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~143 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~143 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~143 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~143 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~143 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S42
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~144 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~144_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1~141_combout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~143_combout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~141_combout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datad(\b2v_inst9|FIFO_RX_COM1~143_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~144_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~144 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~144 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~144 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~144 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~144 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S27
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~212 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~212_combout  = \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~212_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~212 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~212 .lut_mask = "0080";
defparam \b2v_inst9|FIFO_RX_COM1~212 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~212 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~212 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S3
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~57 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~57_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~212_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~212_combout  & (\b2v_inst9|FIFO_RX_COM1~57_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~57_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~57_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~212_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~57_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~57 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~57 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~57 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~57 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~57 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S17
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~220 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~220_combout  = \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~220_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~220 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~220 .lut_mask = "0008";
defparam \b2v_inst9|FIFO_RX_COM1~220 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~220 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~220 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S41
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~25 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~25_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~220_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~220_combout  & (\b2v_inst9|FIFO_RX_COM1~25_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~25_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~25_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~220_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~25_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~25 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~25 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~25 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~25 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~25 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S42
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~145 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~145_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & \b2v_inst9|FIFO_RX_COM1~57_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~25_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~57_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1~25_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~145_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~145 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~145 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~145 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~145 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~145 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S36
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~228 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~228_combout  = \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~228_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~228 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~228 .lut_mask = "8000";
defparam \b2v_inst9|FIFO_RX_COM1~228 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~228 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~228 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S16
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~121 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~121_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~228_combout  & \b2v_inst9|RSR_COM1 [2] # !\b2v_inst9|FIFO_RX_COM1~228_combout  & (\b2v_inst9|FIFO_RX_COM1~121_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~121_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~121_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~228_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~121_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~121 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~121 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~121 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~121 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~121 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S42
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~146 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~146_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~145_combout  & (\b2v_inst9|FIFO_RX_COM1~121_regout ) # !\b2v_inst9|FIFO_RX_COM1~145_combout  & 
// \b2v_inst9|FIFO_RX_COM1~89_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~145_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~89_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datac(\b2v_inst9|FIFO_RX_COM1~145_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~121_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~146_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~146 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~146 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~146 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~146 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~146 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S42
flex10ke_lcell \b2v_inst9|RBR_COM1[1] (
// Equation(s):
// \b2v_inst9|RBR_COM1 [1] = DFFEA(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~144_combout  & (!\b2v_inst9|FIFO_RX_COM1~146_combout ) # !\b2v_inst9|FIFO_RX_COM1~144_combout  & 
// !\b2v_inst9|FIFO_RX_COM1~139_combout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (!\b2v_inst9|FIFO_RX_COM1~144_combout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|FIFO_RX_COM1~139_combout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1~144_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~146_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RBR_COM1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RBR_COM1[1] .clock_enable_mode = "false";
defparam \b2v_inst9|RBR_COM1[1] .lut_mask = "07c7";
defparam \b2v_inst9|RBR_COM1[1] .operation_mode = "normal";
defparam \b2v_inst9|RBR_COM1[1] .output_mode = "reg_only";
defparam \b2v_inst9|RBR_COM1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P42
flex10ke_lcell \b2v_inst9|Selector30~0 (
// Equation(s):
// \b2v_inst9|Selector30~0_combout  = \b2v_inst4|in_adress [1] & (\b2v_inst4|in_adress [0]) # !\b2v_inst4|in_adress [1] & (\b2v_inst4|in_adress [0] & \b2v_inst9|IER_COM1 [1] # !\b2v_inst4|in_adress [0] & (!\b2v_inst9|RBR_COM1 [1]))

	.dataa(\b2v_inst4|in_adress [1]),
	.datab(\b2v_inst9|IER_COM1 [1]),
	.datac(\b2v_inst4|in_adress [0]),
	.datad(\b2v_inst9|RBR_COM1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector30~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector30~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector30~0 .lut_mask = "e0e5";
defparam \b2v_inst9|Selector30~0 .operation_mode = "normal";
defparam \b2v_inst9|Selector30~0 .output_mode = "comb_only";
defparam \b2v_inst9|Selector30~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P42
flex10ke_lcell \b2v_inst9|Selector30~1 (
// Equation(s):
// \b2v_inst9|Selector30~1_combout  = \b2v_inst4|in_adress [1] & (\b2v_inst9|Selector30~0_combout  & (\b2v_inst9|LCR_COM1 [1]) # !\b2v_inst9|Selector30~0_combout  & \b2v_inst9|IIR_COM1 [1]) # !\b2v_inst4|in_adress [1] & (\b2v_inst9|Selector30~0_combout )

	.dataa(\b2v_inst9|IIR_COM1 [1]),
	.datab(\b2v_inst4|in_adress [1]),
	.datac(\b2v_inst9|Selector30~0_combout ),
	.datad(\b2v_inst9|LCR_COM1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector30~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector30~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector30~1 .lut_mask = "f838";
defparam \b2v_inst9|Selector30~1 .operation_mode = "normal";
defparam \b2v_inst9|Selector30~1 .output_mode = "comb_only";
defparam \b2v_inst9|Selector30~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M50
flex10ke_lcell \b2v_inst8|out_addr_data_reg~54 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~54_combout  = \b2v_inst8|out_addr_data_reg~46_combout  & (\b2v_inst8|out_addr_data_reg~53_combout  # \b2v_inst8|out_addr_data_reg~39_combout  & \b2v_inst9|Selector30~1_combout )

	.dataa(\b2v_inst8|out_addr_data_reg~46_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~53_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~39_combout ),
	.datad(\b2v_inst9|Selector30~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~54_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~54 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~54 .lut_mask = "a888";
defparam \b2v_inst8|out_addr_data_reg~54 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~54 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~54 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M38
flex10ke_lcell \b2v_inst8|out_addr_data_reg~34 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~34_combout  = \b2v_inst8|out_addr_data_reg~33_combout  & \b2v_inst4|cs_state.CS_READ~regout  & \b2v_inst4|is_config_space~regout  & !\b2v_inst4|in_adress [9]

	.dataa(\b2v_inst8|out_addr_data_reg~33_combout ),
	.datab(\b2v_inst4|cs_state.CS_READ~regout ),
	.datac(\b2v_inst4|is_config_space~regout ),
	.datad(\b2v_inst4|in_adress [9]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~34_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~34 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~34 .lut_mask = "0080";
defparam \b2v_inst8|out_addr_data_reg~34 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~34 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~34 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_J27
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[1] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [1] = DFFEA(\ad[1]~30  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[1]~30 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[1] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[1] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[1] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[1] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_J27
flex10ke_lcell \b2v_inst4|COMMAND_STATUS_DEVICE0[1] (
// Equation(s):
// \b2v_inst4|COMMAND_STATUS_DEVICE0 [1] = DFFEA(\ad[1]~30  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[1]~30 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|COMMAND_STATUS_DEVICE0 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[1] .clock_enable_mode = "true";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[1] .lut_mask = "fff0";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[1] .operation_mode = "normal";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[1] .output_mode = "reg_only";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_J27
flex10ke_lcell \b2v_inst4|Selector30~0 (
// Equation(s):
// \b2v_inst4|Selector30~0_combout  = \b2v_inst4|in_adress [8] & (\b2v_inst4|in_adress [5]) # !\b2v_inst4|in_adress [8] & (\b2v_inst4|in_adress [5] & \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [1] # !\b2v_inst4|in_adress [5] & (\b2v_inst4|COMMAND_STATUS_DEVICE0 
// [1]))

	.dataa(\b2v_inst4|in_adress [8]),
	.datab(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [1]),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|COMMAND_STATUS_DEVICE0 [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector30~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector30~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector30~0 .lut_mask = "e5e0";
defparam \b2v_inst4|Selector30~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector30~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector30~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M20
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [1] = DFFEA(\ad[1]~30  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[1]~30 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M20
flex10ke_lcell \b2v_inst4|Selector30~1 (
// Equation(s):
// \b2v_inst4|Selector30~1_combout  = \b2v_inst4|in_adress [8] & (\b2v_inst4|Selector30~0_combout  & (\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [1]) # !\b2v_inst4|Selector30~0_combout  & \b2v_inst4|COMMAND_STATUS_DEVICE1 [1]) # !\b2v_inst4|in_adress [8] & 
// (\b2v_inst4|Selector30~0_combout )

	.dataa(\b2v_inst4|COMMAND_STATUS_DEVICE1 [1]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|Selector30~0_combout ),
	.datad(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector30~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector30~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector30~1 .lut_mask = "f838";
defparam \b2v_inst4|Selector30~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector30~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector30~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M27
flex10ke_lcell \b2v_inst4|Selector30~2 (
// Equation(s):
// \b2v_inst4|Selector30~2_combout  = \b2v_inst4|in_adress [4] # \b2v_inst4|in_adress [5] # \b2v_inst4|in_adress [8] $ \b2v_inst4|in_adress [3]

	.dataa(\b2v_inst4|in_adress [8]),
	.datab(\b2v_inst4|in_adress [3]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector30~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector30~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector30~2 .lut_mask = "fff6";
defparam \b2v_inst4|Selector30~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector30~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector30~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M27
flex10ke_lcell \b2v_inst8|out_addr_data_reg~56 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~56_combout  = \b2v_inst8|out_addr_data_reg~55_combout  & (\b2v_inst4|Selector30~1_combout  # !\b2v_inst4|in_adress [2] & !\b2v_inst4|Selector30~2_combout ) # !\b2v_inst8|out_addr_data_reg~55_combout  & (!\b2v_inst4|in_adress 
// [2] & !\b2v_inst4|Selector30~2_combout )

	.dataa(\b2v_inst8|out_addr_data_reg~55_combout ),
	.datab(\b2v_inst4|Selector30~1_combout ),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|Selector30~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~56_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~56 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~56 .lut_mask = "888f";
defparam \b2v_inst8|out_addr_data_reg~56 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~56 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~56 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M50
flex10ke_lcell \b2v_inst8|out_addr_data_reg[1] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [1] = DFFEA(\b2v_inst8|out_addr_data_reg~54_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst8|out_addr_data_reg~56_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~54_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~56_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[1] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[1] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[1] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[1] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K49
flex10ke_lcell \b2v_inst8|out_addr_data_reg~58 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~58_combout  = \b2v_inst8|out_addr_data_reg~42_combout  & (\b2v_inst1|PCR_LPT1 [2] & !\b2v_inst4|in_adress [0] # !\b2v_inst4|in_adress [1])

	.dataa(\b2v_inst8|out_addr_data_reg~42_combout ),
	.datab(\b2v_inst1|PCR_LPT1 [2]),
	.datac(\b2v_inst4|in_adress [0]),
	.datad(\b2v_inst4|in_adress [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~58_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~58 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~58 .lut_mask = "08aa";
defparam \b2v_inst8|out_addr_data_reg~58 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~58 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~58 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K48
flex10ke_lcell \b2v_inst9|IIR_COM1[2] (
// Equation(s):
// \b2v_inst9|IIR_COM1 [2] = DFFEA(!\b2v_inst9|interrupt_condition~10_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|IIR_COM1[1]~26_combout , , )

	.dataa(\b2v_inst9|IIR_COM1[1]~26_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|interrupt_condition~10_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|IIR_COM1 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IIR_COM1[2] .clock_enable_mode = "true";
defparam \b2v_inst9|IIR_COM1[2] .lut_mask = "00ff";
defparam \b2v_inst9|IIR_COM1[2] .operation_mode = "normal";
defparam \b2v_inst9|IIR_COM1[2] .output_mode = "reg_only";
defparam \b2v_inst9|IIR_COM1[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S17
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~198 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~198_combout  = !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~198_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~198 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~198 .lut_mask = "0400";
defparam \b2v_inst9|FIFO_RX_COM1~198 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~198 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~198 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S30
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~82 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~82_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~198_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~198_combout  & (\b2v_inst9|FIFO_RX_COM1~82_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~82_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~82_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~198_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~82_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~82 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~82 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~82 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~82 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~82 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S48
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~66 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~66_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~202_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~202_combout  & (\b2v_inst9|FIFO_RX_COM1~66_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~66_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~66_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~202_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~66_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~66 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~66 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~66 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~66 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~66 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S26
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~150 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~150_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1~82_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~66_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1~82_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datad(\b2v_inst9|FIFO_RX_COM1~66_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~150_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~150 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~150 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~150 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~150 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~150 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S36
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~204 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~204_combout  = \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~204_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~204 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~204 .lut_mask = "0800";
defparam \b2v_inst9|FIFO_RX_COM1~204 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~204 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~204 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S49
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~90 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~90_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~204_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~204_combout  & (\b2v_inst9|FIFO_RX_COM1~90_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~90_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~90_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~204_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~90_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~90 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~90 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~90 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~90 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~90 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S26
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~151 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~151_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~150_combout  & (\b2v_inst9|FIFO_RX_COM1~90_regout ) # !\b2v_inst9|FIFO_RX_COM1~150_combout  & 
// \b2v_inst9|FIFO_RX_COM1~74_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~150_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~74_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datac(\b2v_inst9|FIFO_RX_COM1~150_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~90_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~151_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~151 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~151 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~151 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~151 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~151 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S17
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~214 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~214_combout  = !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~214_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~214 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~214 .lut_mask = "0004";
defparam \b2v_inst9|FIFO_RX_COM1~214 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~214 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~214 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S32
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~18 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~18_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~214_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~214_combout  & (\b2v_inst9|FIFO_RX_COM1~18_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~18_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~18_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~214_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~18_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~18 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~18 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~18 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~18 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~18 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S31
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~2 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~2_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~218_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~218_combout  & (\b2v_inst9|FIFO_RX_COM1~2_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~2_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~2_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~218_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~2_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~2 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~2 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~2 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~2 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S38
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~152 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~152_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1~18_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~2_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1~18_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datad(\b2v_inst9|FIFO_RX_COM1~2_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~152_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~152 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~152 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~152 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~152 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~152 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S41
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~26 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~26_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~220_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~220_combout  & (\b2v_inst9|FIFO_RX_COM1~26_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~26_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~26_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~220_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~26_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~26 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~26 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~26 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~26 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~26 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S38
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~153 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~153_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~152_combout  & (\b2v_inst9|FIFO_RX_COM1~26_regout ) # !\b2v_inst9|FIFO_RX_COM1~152_combout  & 
// \b2v_inst9|FIFO_RX_COM1~10_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~152_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~10_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datac(\b2v_inst9|FIFO_RX_COM1~152_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~26_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~153_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~153 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~153 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~153 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~153 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~153 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S26
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~154 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~154_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & \b2v_inst9|FIFO_RX_COM1~151_combout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~153_combout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~151_combout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datad(\b2v_inst9|FIFO_RX_COM1~153_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~154_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~154 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~154 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~154 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~154 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~154 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S43
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~106 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~106_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~222_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~222_combout  & (\b2v_inst9|FIFO_RX_COM1~106_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~106_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~106_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~222_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~106_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~106 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~106 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~106 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~106 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~106 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S13
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~98 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~98_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~226_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~226_combout  & (\b2v_inst9|FIFO_RX_COM1~98_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~98_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~98_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~226_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~98_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~98 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~98 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~98 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~98 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~98 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S26
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~155 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~155_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1~106_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~98_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~106_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datad(\b2v_inst9|FIFO_RX_COM1~98_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~155_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~155 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~155 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~155 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~155 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~155 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S16
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~122 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~122_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~228_combout  & \b2v_inst9|RSR_COM1 [3] # !\b2v_inst9|FIFO_RX_COM1~228_combout  & (\b2v_inst9|FIFO_RX_COM1~122_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~122_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~122_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~228_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~122_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~122 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~122 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~122 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~122 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~122 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S26
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~156 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~156_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~155_combout  & (\b2v_inst9|FIFO_RX_COM1~122_regout ) # !\b2v_inst9|FIFO_RX_COM1~155_combout  & 
// \b2v_inst9|FIFO_RX_COM1~114_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~155_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~114_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1~155_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~122_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~156_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~156 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~156 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~156 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~156 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~156 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S26
flex10ke_lcell \b2v_inst9|RBR_COM1[2] (
// Equation(s):
// \b2v_inst9|RBR_COM1 [2] = DFFEA(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~154_combout  & (!\b2v_inst9|FIFO_RX_COM1~156_combout ) # !\b2v_inst9|FIFO_RX_COM1~154_combout  & 
// !\b2v_inst9|FIFO_RX_COM1~149_combout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (!\b2v_inst9|FIFO_RX_COM1~154_combout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|FIFO_RX_COM1~149_combout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datac(\b2v_inst9|FIFO_RX_COM1~154_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~156_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RBR_COM1 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RBR_COM1[2] .clock_enable_mode = "false";
defparam \b2v_inst9|RBR_COM1[2] .lut_mask = "07c7";
defparam \b2v_inst9|RBR_COM1[2] .operation_mode = "normal";
defparam \b2v_inst9|RBR_COM1[2] .output_mode = "reg_only";
defparam \b2v_inst9|RBR_COM1[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K49
flex10ke_lcell \b2v_inst9|Selector29~0 (
// Equation(s):
// \b2v_inst9|Selector29~0_combout  = \b2v_inst4|in_adress [0] & (\b2v_inst4|in_adress [1]) # !\b2v_inst4|in_adress [0] & (\b2v_inst4|in_adress [1] & \b2v_inst9|IIR_COM1 [2] # !\b2v_inst4|in_adress [1] & (!\b2v_inst9|RBR_COM1 [2]))

	.dataa(\b2v_inst4|in_adress [0]),
	.datab(\b2v_inst9|IIR_COM1 [2]),
	.datac(\b2v_inst4|in_adress [1]),
	.datad(\b2v_inst9|RBR_COM1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector29~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector29~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector29~0 .lut_mask = "e0e5";
defparam \b2v_inst9|Selector29~0 .operation_mode = "normal";
defparam \b2v_inst9|Selector29~0 .output_mode = "comb_only";
defparam \b2v_inst9|Selector29~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K49
flex10ke_lcell \b2v_inst9|Selector29~1 (
// Equation(s):
// \b2v_inst9|Selector29~1_combout  = \b2v_inst4|in_adress [0] & (\b2v_inst9|Selector29~0_combout  & (\b2v_inst9|LCR_COM1 [2]) # !\b2v_inst9|Selector29~0_combout  & \b2v_inst9|IER_COM1 [2]) # !\b2v_inst4|in_adress [0] & (\b2v_inst9|Selector29~0_combout )

	.dataa(\b2v_inst9|IER_COM1 [2]),
	.datab(\b2v_inst4|in_adress [0]),
	.datac(\b2v_inst9|Selector29~0_combout ),
	.datad(\b2v_inst9|LCR_COM1 [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector29~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector29~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector29~1 .lut_mask = "f838";
defparam \b2v_inst9|Selector29~1 .operation_mode = "normal";
defparam \b2v_inst9|Selector29~1 .output_mode = "comb_only";
defparam \b2v_inst9|Selector29~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K49
flex10ke_lcell \b2v_inst8|out_addr_data_reg~59 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~59_combout  = \b2v_inst8|out_addr_data_reg~58_combout  # \b2v_inst8|out_addr_data_reg~39_combout  & \b2v_inst9|Selector29~1_combout 

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~58_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~39_combout ),
	.datad(\b2v_inst9|Selector29~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~59_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~59 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~59 .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg~59 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~59 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~59 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K15
flex10ke_lcell \b2v_inst9|DLL_COM1[2] (
// Equation(s):
// \b2v_inst9|DLL_COM1 [2] = DFFEA(\b2v_inst4|Mux5~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~0_combout , , )

	.dataa(\b2v_inst9|always36~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux5~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLL_COM1 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLL_COM1[2] .clock_enable_mode = "true";
defparam \b2v_inst9|DLL_COM1[2] .lut_mask = "ff00";
defparam \b2v_inst9|DLL_COM1[2] .operation_mode = "normal";
defparam \b2v_inst9|DLL_COM1[2] .output_mode = "reg_only";
defparam \b2v_inst9|DLL_COM1[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M19
flex10ke_lcell \b2v_inst8|out_addr_data_reg~49 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~49_combout  = !\b2v_inst4|in_adress [2] & (\b2v_inst4|in_adress [7] # \b2v_inst9|LCR_COM1 [7])

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [7]),
	.datac(\b2v_inst9|LCR_COM1 [7]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~49_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~49 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~49 .lut_mask = "00fc";
defparam \b2v_inst8|out_addr_data_reg~49 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~49 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~49 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K15
flex10ke_lcell \b2v_inst9|MCR_COM1[2] (
// Equation(s):
// \b2v_inst9|MCR_COM1 [2] = DFFEA(\b2v_inst4|Mux5~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~4_combout , , )

	.dataa(\b2v_inst9|always36~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux5~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|MCR_COM1 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|MCR_COM1[2] .clock_enable_mode = "true";
defparam \b2v_inst9|MCR_COM1[2] .lut_mask = "ff00";
defparam \b2v_inst9|MCR_COM1[2] .operation_mode = "normal";
defparam \b2v_inst9|MCR_COM1[2] .output_mode = "reg_only";
defparam \b2v_inst9|MCR_COM1[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I49
flex10ke_lcell \b2v_inst9|Mux2~0 (
// Equation(s):
// \b2v_inst9|Mux2~0_combout  = \b2v_inst9|RSR_COM1 [8] & (\b2v_inst9|LCR_COM1 [1] # \b2v_inst9|LCR_COM1 [3] & \b2v_inst9|LCR_COM1 [0])

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|LCR_COM1 [1]),
	.datac(\b2v_inst9|LCR_COM1 [3]),
	.datad(\b2v_inst9|LCR_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux2~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux2~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux2~0 .lut_mask = "a888";
defparam \b2v_inst9|Mux2~0 .operation_mode = "normal";
defparam \b2v_inst9|Mux2~0 .output_mode = "comb_only";
defparam \b2v_inst9|Mux2~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I49
flex10ke_lcell \b2v_inst9|Mux0~0 (
// Equation(s):
// \b2v_inst9|Mux0~0_combout  = \b2v_inst9|RX_input [0] & (\b2v_inst9|LCR_COM1 [0] $ \b2v_inst9|LCR_COM1 [3])

	.dataa(vcc),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|LCR_COM1 [0]),
	.datad(\b2v_inst9|LCR_COM1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux0~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux0~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux0~0 .lut_mask = "0cc0";
defparam \b2v_inst9|Mux0~0 .operation_mode = "normal";
defparam \b2v_inst9|Mux0~0 .output_mode = "comb_only";
defparam \b2v_inst9|Mux0~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I49
flex10ke_lcell \b2v_inst9|RSR_COM1[7] (
// Equation(s):
// \b2v_inst9|RSR_COM1 [7] = DFFEA(\b2v_inst9|RSR_enable~regout  & (\b2v_inst9|Mux2~0_combout  # \b2v_inst9|Mux0~0_combout  & !\b2v_inst9|LCR_COM1 [1]), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_enable~regout ),
	.datab(\b2v_inst9|Mux2~0_combout ),
	.datac(\b2v_inst9|Mux0~0_combout ),
	.datad(\b2v_inst9|LCR_COM1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1[7] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1[7] .lut_mask = "88a8";
defparam \b2v_inst9|RSR_COM1[7] .operation_mode = "normal";
defparam \b2v_inst9|RSR_COM1[7] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I49
flex10ke_lcell \b2v_inst9|RSR_COM1~14 (
// Equation(s):
// \b2v_inst9|RSR_COM1~14_combout  = !\b2v_inst9|LCR_COM1 [3] & !\b2v_inst9|LCR_COM1 [0] & !\b2v_inst9|LCR_COM1 [1]

	.dataa(vcc),
	.datab(\b2v_inst9|LCR_COM1 [3]),
	.datac(\b2v_inst9|LCR_COM1 [0]),
	.datad(\b2v_inst9|LCR_COM1 [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|RSR_COM1~14_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1~14 .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1~14 .lut_mask = "0003";
defparam \b2v_inst9|RSR_COM1~14 .operation_mode = "normal";
defparam \b2v_inst9|RSR_COM1~14 .output_mode = "comb_only";
defparam \b2v_inst9|RSR_COM1~14 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I50
flex10ke_lcell \b2v_inst9|RSR_COM1[6] (
// Equation(s):
// \b2v_inst9|RSR_COM1 [6] = DFFEA(\b2v_inst9|RSR_enable~regout  & (\b2v_inst9|RSR_COM1~14_combout  & \b2v_inst9|RX_input [0] # !\b2v_inst9|RSR_COM1~14_combout  & (\b2v_inst9|RSR_COM1 [7])), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_enable~regout ),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|RSR_COM1 [7]),
	.datad(\b2v_inst9|RSR_COM1~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1[6] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1[6] .lut_mask = "88a0";
defparam \b2v_inst9|RSR_COM1[6] .operation_mode = "normal";
defparam \b2v_inst9|RSR_COM1[6] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I49
flex10ke_lcell \b2v_inst9|RSR_enable (
// Equation(s):
// \b2v_inst9|RSR_enable~regout  = DFFEA(\b2v_inst9|RSR_enable~regout  & !\b2v_inst9|Equal15~13_combout  # !\b2v_inst9|RX_input [0], GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|RSR_enable~regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|RX_input [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_enable~regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_enable .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_enable .lut_mask = "0cff";
defparam \b2v_inst9|RSR_enable .operation_mode = "normal";
defparam \b2v_inst9|RSR_enable .output_mode = "reg_only";
defparam \b2v_inst9|RSR_enable .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I50
flex10ke_lcell \b2v_inst9|RSR_COM1[5] (
// Equation(s):
// \b2v_inst9|RSR_COM1 [5] = DFFEA(\b2v_inst9|RSR_COM1 [6] & \b2v_inst9|RSR_enable~regout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|RSR_COM1 [6]),
	.datad(\b2v_inst9|RSR_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1[5] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1[5] .lut_mask = "f000";
defparam \b2v_inst9|RSR_COM1[5] .operation_mode = "normal";
defparam \b2v_inst9|RSR_COM1[5] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I50
flex10ke_lcell \b2v_inst9|RSR_COM1[4] (
// Equation(s):
// \b2v_inst9|RSR_COM1 [4] = DFFEA(\b2v_inst9|RSR_COM1 [5] & \b2v_inst9|RSR_enable~regout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|RSR_COM1 [5]),
	.datad(\b2v_inst9|RSR_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1[4] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1[4] .lut_mask = "f000";
defparam \b2v_inst9|RSR_COM1[4] .operation_mode = "normal";
defparam \b2v_inst9|RSR_COM1[4] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I50
flex10ke_lcell \b2v_inst9|RSR_COM1[3] (
// Equation(s):
// \b2v_inst9|RSR_COM1 [3] = DFFEA(\b2v_inst9|RSR_COM1 [4] & \b2v_inst9|RSR_enable~regout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|RSR_COM1 [4]),
	.datad(\b2v_inst9|RSR_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1[3] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1[3] .lut_mask = "f000";
defparam \b2v_inst9|RSR_COM1[3] .operation_mode = "normal";
defparam \b2v_inst9|RSR_COM1[3] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I50
flex10ke_lcell \b2v_inst9|RSR_COM1[2] (
// Equation(s):
// \b2v_inst9|RSR_COM1 [2] = DFFEA(\b2v_inst9|RSR_COM1 [3] & \b2v_inst9|RSR_enable~regout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|RSR_COM1 [3]),
	.datad(\b2v_inst9|RSR_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1[2] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1[2] .lut_mask = "f000";
defparam \b2v_inst9|RSR_COM1[2] .operation_mode = "normal";
defparam \b2v_inst9|RSR_COM1[2] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I50
flex10ke_lcell \b2v_inst9|RSR_COM1[1] (
// Equation(s):
// \b2v_inst9|RSR_COM1 [1] = DFFEA(\b2v_inst9|RSR_COM1 [2] & \b2v_inst9|RSR_enable~regout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|RSR_COM1 [2]),
	.datad(\b2v_inst9|RSR_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1[1] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1[1] .lut_mask = "f000";
defparam \b2v_inst9|RSR_COM1[1] .operation_mode = "normal";
defparam \b2v_inst9|RSR_COM1[1] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I50
flex10ke_lcell \b2v_inst9|parity_error~8 (
// Equation(s):
// \b2v_inst9|parity_error~8_combout  = \b2v_inst9|RSR_COM1 [6] $ \b2v_inst9|RSR_COM1 [1] $ \b2v_inst9|RSR_COM1 [2] $ \b2v_inst9|RSR_COM1 [3]

	.dataa(\b2v_inst9|RSR_COM1 [6]),
	.datab(\b2v_inst9|RSR_COM1 [1]),
	.datac(\b2v_inst9|RSR_COM1 [2]),
	.datad(\b2v_inst9|RSR_COM1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|parity_error~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|parity_error~8 .clock_enable_mode = "false";
defparam \b2v_inst9|parity_error~8 .lut_mask = "6996";
defparam \b2v_inst9|parity_error~8 .operation_mode = "normal";
defparam \b2v_inst9|parity_error~8 .output_mode = "comb_only";
defparam \b2v_inst9|parity_error~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I52
flex10ke_lcell \b2v_inst9|parity_error~9 (
// Equation(s):
// \b2v_inst9|parity_error~9_combout  = \b2v_inst9|RSR_COM1 [7] $ \b2v_inst9|parity_error~8_combout  $ \b2v_inst9|RSR_COM1 [4] $ \b2v_inst9|RSR_COM1 [5]

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|parity_error~8_combout ),
	.datac(\b2v_inst9|RSR_COM1 [4]),
	.datad(\b2v_inst9|RSR_COM1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|parity_error~9_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|parity_error~9 .clock_enable_mode = "false";
defparam \b2v_inst9|parity_error~9 .lut_mask = "6996";
defparam \b2v_inst9|parity_error~9 .operation_mode = "normal";
defparam \b2v_inst9|parity_error~9 .output_mode = "comb_only";
defparam \b2v_inst9|parity_error~9 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I52
flex10ke_lcell \b2v_inst9|Mux4~3 (
// Equation(s):
// \b2v_inst9|Mux4~3_combout  = \b2v_inst9|LCR_COM1 [4] $ (\b2v_inst9|LCR_COM1 [5] & !\b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|LCR_COM1 [5] & (!\b2v_inst9|parity_error~9_combout ))

	.dataa(\b2v_inst9|LCR_COM1 [4]),
	.datab(\b2v_inst9|RSR_COM1 [7]),
	.datac(\b2v_inst9|parity_error~9_combout ),
	.datad(\b2v_inst9|LCR_COM1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux4~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux4~3 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux4~3 .lut_mask = "99a5";
defparam \b2v_inst9|Mux4~3 .operation_mode = "normal";
defparam \b2v_inst9|Mux4~3 .output_mode = "comb_only";
defparam \b2v_inst9|Mux4~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I50
flex10ke_lcell \b2v_inst9|parity_error~10 (
// Equation(s):
// \b2v_inst9|parity_error~10_combout  = \b2v_inst9|parity_error~8_combout  $ \b2v_inst9|RSR_COM1 [4] $ \b2v_inst9|RSR_COM1 [5]

	.dataa(vcc),
	.datab(\b2v_inst9|parity_error~8_combout ),
	.datac(\b2v_inst9|RSR_COM1 [4]),
	.datad(\b2v_inst9|RSR_COM1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|parity_error~10_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|parity_error~10 .clock_enable_mode = "false";
defparam \b2v_inst9|parity_error~10 .lut_mask = "c33c";
defparam \b2v_inst9|parity_error~10 .operation_mode = "normal";
defparam \b2v_inst9|parity_error~10 .output_mode = "comb_only";
defparam \b2v_inst9|parity_error~10 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I52
flex10ke_lcell \b2v_inst9|Mux4~4 (
// Equation(s):
// \b2v_inst9|Mux4~4_combout  = \b2v_inst9|LCR_COM1 [4] $ (\b2v_inst9|LCR_COM1 [5] & !\b2v_inst9|RSR_COM1 [6] # !\b2v_inst9|LCR_COM1 [5] & (!\b2v_inst9|parity_error~10_combout ))

	.dataa(\b2v_inst9|LCR_COM1 [4]),
	.datab(\b2v_inst9|RSR_COM1 [6]),
	.datac(\b2v_inst9|parity_error~10_combout ),
	.datad(\b2v_inst9|LCR_COM1 [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux4~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux4~4 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux4~4 .lut_mask = "99a5";
defparam \b2v_inst9|Mux4~4 .operation_mode = "normal";
defparam \b2v_inst9|Mux4~4 .output_mode = "comb_only";
defparam \b2v_inst9|Mux4~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I52
flex10ke_lcell \b2v_inst9|Mux4~5 (
// Equation(s):
// \b2v_inst9|Mux4~5_combout  = \b2v_inst9|LCR_COM1 [1] & (\b2v_inst9|LCR_COM1 [0]) # !\b2v_inst9|LCR_COM1 [1] & (\b2v_inst9|LCR_COM1 [0] & \b2v_inst9|Mux4~3_combout  # !\b2v_inst9|LCR_COM1 [0] & (\b2v_inst9|Mux4~4_combout ))

	.dataa(\b2v_inst9|LCR_COM1 [1]),
	.datab(\b2v_inst9|Mux4~3_combout ),
	.datac(\b2v_inst9|LCR_COM1 [0]),
	.datad(\b2v_inst9|Mux4~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux4~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux4~5 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux4~5 .lut_mask = "e5e0";
defparam \b2v_inst9|Mux4~5 .operation_mode = "normal";
defparam \b2v_inst9|Mux4~5 .output_mode = "comb_only";
defparam \b2v_inst9|Mux4~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I34
flex10ke_lcell \b2v_inst9|Mux0~1 (
// Equation(s):
// \b2v_inst9|Mux0~1_combout  = \b2v_inst9|LCR_COM1 [3] & (\b2v_inst9|LCR_COM1 [0] & \b2v_inst9|RSR_COM1 [10] # !\b2v_inst9|LCR_COM1 [0] & (\b2v_inst9|RX_input [0])) # !\b2v_inst9|LCR_COM1 [3] & (\b2v_inst9|RX_input [0] & \b2v_inst9|LCR_COM1 [0])

	.dataa(\b2v_inst9|RSR_COM1 [10]),
	.datab(\b2v_inst9|RX_input [0]),
	.datac(\b2v_inst9|LCR_COM1 [3]),
	.datad(\b2v_inst9|LCR_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux0~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux0~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux0~1 .lut_mask = "acc0";
defparam \b2v_inst9|Mux0~1 .operation_mode = "normal";
defparam \b2v_inst9|Mux0~1 .output_mode = "comb_only";
defparam \b2v_inst9|Mux0~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I34
flex10ke_lcell \b2v_inst9|RSR_COM1[9] (
// Equation(s):
// \b2v_inst9|RSR_COM1 [9] = DFFEA(\b2v_inst9|Mux0~1_combout  & \b2v_inst9|LCR_COM1 [1] & \b2v_inst9|RSR_enable~regout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst9|Mux0~1_combout ),
	.datac(\b2v_inst9|LCR_COM1 [1]),
	.datad(\b2v_inst9|RSR_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1 [9]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1[9] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1[9] .lut_mask = "c000";
defparam \b2v_inst9|RSR_COM1[9] .operation_mode = "normal";
defparam \b2v_inst9|RSR_COM1[9] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I34
flex10ke_lcell \b2v_inst9|Mux1~0 (
// Equation(s):
// \b2v_inst9|Mux1~0_combout  = \b2v_inst9|RSR_COM1 [9] & \b2v_inst9|LCR_COM1 [1] & (\b2v_inst9|LCR_COM1 [0] # \b2v_inst9|LCR_COM1 [3])

	.dataa(\b2v_inst9|RSR_COM1 [9]),
	.datab(\b2v_inst9|LCR_COM1 [1]),
	.datac(\b2v_inst9|LCR_COM1 [0]),
	.datad(\b2v_inst9|LCR_COM1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux1~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux1~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux1~0 .lut_mask = "8880";
defparam \b2v_inst9|Mux1~0 .operation_mode = "normal";
defparam \b2v_inst9|Mux1~0 .output_mode = "comb_only";
defparam \b2v_inst9|Mux1~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I34
flex10ke_lcell \b2v_inst9|Mux1~1 (
// Equation(s):
// \b2v_inst9|Mux1~1_combout  = \b2v_inst9|LCR_COM1 [1] & (\b2v_inst9|LCR_COM1 [0] # \b2v_inst9|LCR_COM1 [3]) # !\b2v_inst9|LCR_COM1 [1] & (!\b2v_inst9|LCR_COM1 [3] # !\b2v_inst9|LCR_COM1 [0])

	.dataa(vcc),
	.datab(\b2v_inst9|LCR_COM1 [1]),
	.datac(\b2v_inst9|LCR_COM1 [0]),
	.datad(\b2v_inst9|LCR_COM1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux1~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux1~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux1~1 .lut_mask = "cff3";
defparam \b2v_inst9|Mux1~1 .operation_mode = "normal";
defparam \b2v_inst9|Mux1~1 .output_mode = "comb_only";
defparam \b2v_inst9|Mux1~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I34
flex10ke_lcell \b2v_inst9|RSR_COM1[8] (
// Equation(s):
// \b2v_inst9|RSR_COM1 [8] = DFFEA(\b2v_inst9|RSR_enable~regout  & (\b2v_inst9|Mux1~0_combout  # \b2v_inst9|RX_input [0] & !\b2v_inst9|Mux1~1_combout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_enable~regout ),
	.datab(\b2v_inst9|Mux1~0_combout ),
	.datac(\b2v_inst9|RX_input [0]),
	.datad(\b2v_inst9|Mux1~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1 [8]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1[8] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1[8] .lut_mask = "88a8";
defparam \b2v_inst9|RSR_COM1[8] .operation_mode = "normal";
defparam \b2v_inst9|RSR_COM1[8] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I52
flex10ke_lcell \b2v_inst9|parity_error~11 (
// Equation(s):
// \b2v_inst9|parity_error~11_combout  = \b2v_inst9|RSR_COM1 [8] $ \b2v_inst9|parity_error~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|RSR_COM1 [8]),
	.datad(\b2v_inst9|parity_error~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|parity_error~11_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|parity_error~11 .clock_enable_mode = "false";
defparam \b2v_inst9|parity_error~11 .lut_mask = "0ff0";
defparam \b2v_inst9|parity_error~11 .operation_mode = "normal";
defparam \b2v_inst9|parity_error~11 .output_mode = "comb_only";
defparam \b2v_inst9|parity_error~11 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I52
flex10ke_lcell \b2v_inst9|Mux4~6 (
// Equation(s):
// \b2v_inst9|Mux4~6_combout  = \b2v_inst9|LCR_COM1 [4] $ \b2v_inst9|RSR_COM1 [9] $ (\b2v_inst9|LCR_COM1 [5] # !\b2v_inst9|parity_error~11_combout )

	.dataa(\b2v_inst9|LCR_COM1 [4]),
	.datab(\b2v_inst9|RSR_COM1 [9]),
	.datac(\b2v_inst9|LCR_COM1 [5]),
	.datad(\b2v_inst9|parity_error~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux4~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux4~6 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux4~6 .lut_mask = "9699";
defparam \b2v_inst9|Mux4~6 .operation_mode = "normal";
defparam \b2v_inst9|Mux4~6 .output_mode = "comb_only";
defparam \b2v_inst9|Mux4~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I52
flex10ke_lcell \b2v_inst9|Mux4~7 (
// Equation(s):
// \b2v_inst9|Mux4~7_combout  = \b2v_inst9|LCR_COM1 [1] & (\b2v_inst9|Mux4~5_combout  & (\b2v_inst9|Mux4~6_combout ) # !\b2v_inst9|Mux4~5_combout  & \b2v_inst9|Mux4~2_combout ) # !\b2v_inst9|LCR_COM1 [1] & (\b2v_inst9|Mux4~5_combout )

	.dataa(\b2v_inst9|Mux4~2_combout ),
	.datab(\b2v_inst9|LCR_COM1 [1]),
	.datac(\b2v_inst9|Mux4~5_combout ),
	.datad(\b2v_inst9|Mux4~6_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux4~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux4~7 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux4~7 .lut_mask = "f838";
defparam \b2v_inst9|Mux4~7 .operation_mode = "normal";
defparam \b2v_inst9|Mux4~7 .output_mode = "comb_only";
defparam \b2v_inst9|Mux4~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I52
flex10ke_lcell \b2v_inst9|parity_error[0] (
// Equation(s):
// \b2v_inst9|parity_error [0] = DFFEA(\b2v_inst9|Mux4~7_combout  & \b2v_inst9|LCR_COM1 [3], GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , \b2v_inst9|Equal15~13_combout , , )

	.dataa(\b2v_inst9|Equal15~13_combout ),
	.datab(vcc),
	.datac(\b2v_inst9|Mux4~7_combout ),
	.datad(\b2v_inst9|LCR_COM1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|parity_error [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|parity_error[0] .clock_enable_mode = "true";
defparam \b2v_inst9|parity_error[0] .lut_mask = "f000";
defparam \b2v_inst9|parity_error[0] .operation_mode = "normal";
defparam \b2v_inst9|parity_error[0] .output_mode = "reg_only";
defparam \b2v_inst9|parity_error[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K15
flex10ke_lcell \b2v_inst9|LSR_COM1[2] (
// Equation(s):
// \b2v_inst9|LSR_COM1 [2] = DFFEA(\b2v_inst9|parity_error [0], GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|parity_error [0]),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LSR_COM1 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LSR_COM1[2] .clock_enable_mode = "false";
defparam \b2v_inst9|LSR_COM1[2] .lut_mask = "ff00";
defparam \b2v_inst9|LSR_COM1[2] .operation_mode = "normal";
defparam \b2v_inst9|LSR_COM1[2] .output_mode = "reg_only";
defparam \b2v_inst9|LSR_COM1[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K15
flex10ke_lcell \b2v_inst8|out_addr_data_reg~153 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~277  = \b2v_inst4|in_adress [0] & (!\b2v_inst9|LSR_COM1 [2]) # !\b2v_inst4|in_adress [0] & !\b2v_inst9|MCR_COM1 [2] # !\b2v_inst9|Selector25~0_combout 

	.dataa(\b2v_inst4|in_adress [0]),
	.datab(\b2v_inst9|MCR_COM1 [2]),
	.datac(\b2v_inst9|LSR_COM1 [2]),
	.datad(\b2v_inst9|Selector25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~153_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst8|out_addr_data_reg~277 ));
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~153 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~153 .lut_mask = "1bff";
defparam \b2v_inst8|out_addr_data_reg~153 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~153 .output_mode = "none";
defparam \b2v_inst8|out_addr_data_reg~153 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K15
flex10ke_lcell \b2v_inst8|out_addr_data_reg~171 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~171_combout  = (\b2v_inst4|in_adress [0] & (!\b2v_inst9|DLM_COM1 [2]) # !\b2v_inst4|in_adress [0] & !\b2v_inst9|DLL_COM1 [2] # !\b2v_inst8|out_addr_data_reg~49_combout ) & CASCADE(\b2v_inst8|out_addr_data_reg~277 )

	.dataa(\b2v_inst4|in_adress [0]),
	.datab(\b2v_inst9|DLL_COM1 [2]),
	.datac(\b2v_inst9|DLM_COM1 [2]),
	.datad(\b2v_inst8|out_addr_data_reg~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst8|out_addr_data_reg~277 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~171_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~171 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~171 .lut_mask = "1bff";
defparam \b2v_inst8|out_addr_data_reg~171 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~171 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~171 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K49
flex10ke_lcell \b2v_inst8|out_addr_data_reg~61 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~61_combout  = \b2v_inst8|out_addr_data_reg~46_combout  & (\b2v_inst8|out_addr_data_reg~59_combout  # \b2v_inst8|out_addr_data_reg~52_combout  & !\b2v_inst8|out_addr_data_reg~171_combout )

	.dataa(\b2v_inst8|out_addr_data_reg~46_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~59_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~52_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~171_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~61_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~61 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~61 .lut_mask = "88a8";
defparam \b2v_inst8|out_addr_data_reg~61 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~61 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~61 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M22
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[2] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [2] = DFFEA(\ad[2]~29  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[2]~29 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[2] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[2] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[2] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[2] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M22
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[2] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [2] = DFFEA(\ad[2]~29  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[2]~29 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[2] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[2] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[2] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[2] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M22
flex10ke_lcell \b2v_inst4|Selector29~1 (
// Equation(s):
// \b2v_inst4|Selector29~1_combout  = \b2v_inst4|Selector29~0_combout  & (\b2v_inst4|in_adress [8] & \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [2] # !\b2v_inst4|in_adress [8] & (\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [2]))

	.dataa(\b2v_inst4|Selector29~0_combout ),
	.datab(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [2]),
	.datac(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [2]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector29~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector29~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector29~1 .lut_mask = "88a0";
defparam \b2v_inst4|Selector29~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector29~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector29~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P8
flex10ke_lcell \b2v_inst4|Selector29~2 (
// Equation(s):
// \b2v_inst4|Selector29~2_combout  = \b2v_inst4|in_adress [2] & (\b2v_inst4|in_adress [8] # !\b2v_inst4|in_adress [5] # !\b2v_inst4|in_adress [3]) # !\b2v_inst4|in_adress [2] & (\b2v_inst4|in_adress [5] # \b2v_inst4|in_adress [3] $ \b2v_inst4|in_adress [8])

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|in_adress [3]),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector29~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector29~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector29~2 .lut_mask = "f7be";
defparam \b2v_inst4|Selector29~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector29~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector29~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M22
flex10ke_lcell \b2v_inst4|Selector29~3 (
// Equation(s):
// \b2v_inst4|Selector29~3_combout  = \b2v_inst4|Selector29~1_combout  # !\b2v_inst4|in_adress [4] & !\b2v_inst4|Selector29~2_combout 

	.dataa(vcc),
	.datab(\b2v_inst4|Selector29~1_combout ),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|Selector29~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector29~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector29~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector29~3 .lut_mask = "cccf";
defparam \b2v_inst4|Selector29~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector29~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector29~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M22
flex10ke_lcell \b2v_inst8|out_addr_data_reg[2] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [2] = DFFEA(\b2v_inst8|out_addr_data_reg~61_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector29~3_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~61_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst4|Selector29~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[2] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[2] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[2] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[2] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M8
flex10ke_lcell \b2v_inst8|out_addr_data_reg~42 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~42_combout  = \b2v_inst8|out_addr_data_reg~41_combout  & !\b2v_inst4|in_adress [2] & (\b2v_inst4|in_adress [6] # \b2v_inst4|is_BAR1_DEVICE1_address~regout )

	.dataa(\b2v_inst8|out_addr_data_reg~41_combout ),
	.datab(\b2v_inst4|in_adress [6]),
	.datac(\b2v_inst4|is_BAR1_DEVICE1_address~regout ),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~42_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~42 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~42 .lut_mask = "00a8";
defparam \b2v_inst8|out_addr_data_reg~42 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~42 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~42 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_90
flex10ke_io \ERR~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ERR~dataout ),
	.padio(ERR));
// synopsys translate_off
defparam \ERR~I .feedback_mode = "from_pin";
defparam \ERR~I .operation_mode = "input";
defparam \ERR~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC1_K38
flex10ke_lcell \b2v_inst1|PSR_LPT1[3] (
// Equation(s):
// \b2v_inst1|PSR_LPT1 [3] = DFFEA(!\ERR~dataout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ERR~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PSR_LPT1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PSR_LPT1[3] .clock_enable_mode = "false";
defparam \b2v_inst1|PSR_LPT1[3] .lut_mask = "00ff";
defparam \b2v_inst1|PSR_LPT1[3] .operation_mode = "normal";
defparam \b2v_inst1|PSR_LPT1[3] .output_mode = "reg_only";
defparam \b2v_inst1|PSR_LPT1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K38
flex10ke_lcell \b2v_inst8|out_addr_data_reg~63 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~63_combout  = \b2v_inst4|in_adress [1] & \b2v_inst1|PCR_LPT1 [3] & (!\b2v_inst4|in_adress [0]) # !\b2v_inst4|in_adress [1] & (!\b2v_inst4|in_adress [0] # !\b2v_inst1|PSR_LPT1 [3])

	.dataa(\b2v_inst1|PCR_LPT1 [3]),
	.datab(\b2v_inst1|PSR_LPT1 [3]),
	.datac(\b2v_inst4|in_adress [1]),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~63_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~63 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~63 .lut_mask = "03af";
defparam \b2v_inst8|out_addr_data_reg~63 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~63 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~63 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S17
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~208 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~208_combout  = !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~208_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~208 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~208 .lut_mask = "0040";
defparam \b2v_inst9|FIFO_RX_COM1~208 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~208 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~208 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S18
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~51 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~51_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~208_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~208_combout  & (\b2v_inst9|FIFO_RX_COM1~51_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~51_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~51_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~208_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~51_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~51 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~51 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~51 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~51 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~51 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S32
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~19 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~19_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~214_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~214_combout  & (\b2v_inst9|FIFO_RX_COM1~19_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~19_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~19_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~214_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~19_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~19 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~19 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~19 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~19 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~19 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S51
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~160 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~160_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & \b2v_inst9|FIFO_RX_COM1~51_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~19_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~51_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1~19_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~160_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~160 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~160 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~160 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~160 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~160 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S36
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~224 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~224_combout  = !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~224_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~224 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~224 .lut_mask = "4000";
defparam \b2v_inst9|FIFO_RX_COM1~224 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~224 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~224 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S34
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~115 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~115_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~224_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~224_combout  & (\b2v_inst9|FIFO_RX_COM1~115_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~115_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~115_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~224_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~115_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~115 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~115 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~115 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~115 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~115 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S51
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~161 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~161_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~160_combout  & (\b2v_inst9|FIFO_RX_COM1~115_regout ) # !\b2v_inst9|FIFO_RX_COM1~160_combout  & 
// \b2v_inst9|FIFO_RX_COM1~83_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~160_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~83_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datac(\b2v_inst9|FIFO_RX_COM1~160_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~115_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~161_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~161 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~161 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~161 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~161 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~161 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S17
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~210 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~210_combout  = !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0] & !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2] & 
// !\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]

	.dataa(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1_waddr_rtl_6|wysi_counter|counter_cell [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~210_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~210 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~210 .lut_mask = "0010";
defparam \b2v_inst9|FIFO_RX_COM1~210 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~210 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~210 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S21
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~35 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~35_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~210_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~210_combout  & (\b2v_inst9|FIFO_RX_COM1~35_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~35_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~35_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~210_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~35_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~35 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~35 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~35 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~35 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~35 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S31
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~3 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~3_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~218_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~218_combout  & (\b2v_inst9|FIFO_RX_COM1~3_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~3_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~3_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~218_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~3_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~3 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~3 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~3 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~3 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S45
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~162 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~162_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & \b2v_inst9|FIFO_RX_COM1~35_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~3_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~35_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1~3_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~162_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~162 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~162 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~162 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~162 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~162 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S13
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~99 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~99_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~226_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~226_combout  & (\b2v_inst9|FIFO_RX_COM1~99_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~99_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~99_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~226_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~99_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~99 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~99 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~99 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~99 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~99 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S45
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~163 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~163_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~162_combout  & (\b2v_inst9|FIFO_RX_COM1~99_regout ) # !\b2v_inst9|FIFO_RX_COM1~162_combout  & 
// \b2v_inst9|FIFO_RX_COM1~67_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~162_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~67_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datac(\b2v_inst9|FIFO_RX_COM1~162_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~99_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~163_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~163 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~163 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~163 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~163 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~163 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S51
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~164 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~164_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1~161_combout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~163_combout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1~161_combout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datad(\b2v_inst9|FIFO_RX_COM1~163_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~164_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~164 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~164 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~164 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~164 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~164 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S49
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~91 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~91_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~204_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~204_combout  & (\b2v_inst9|FIFO_RX_COM1~91_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~91_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~91_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~204_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~91_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~91 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~91 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~91 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~91 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~91 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S41
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~27 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~27_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~220_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~220_combout  & (\b2v_inst9|FIFO_RX_COM1~27_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~27_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~27_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~220_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~27_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~27 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~27 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~27 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~27 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~27 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S51
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~165 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~165_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & \b2v_inst9|FIFO_RX_COM1~91_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~27_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~91_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datad(\b2v_inst9|FIFO_RX_COM1~27_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~165_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~165 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~165 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~165 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~165 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~165 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S16
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~123 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~123_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~228_combout  & \b2v_inst9|RSR_COM1 [4] # !\b2v_inst9|FIFO_RX_COM1~228_combout  & (\b2v_inst9|FIFO_RX_COM1~123_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~123_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [4]),
	.datab(\b2v_inst9|FIFO_RX_COM1~123_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~228_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~123_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~123 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~123 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~123 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~123 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~123 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S51
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~166 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~166_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~165_combout  & (\b2v_inst9|FIFO_RX_COM1~123_regout ) # !\b2v_inst9|FIFO_RX_COM1~165_combout  & 
// \b2v_inst9|FIFO_RX_COM1~59_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~165_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~59_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datac(\b2v_inst9|FIFO_RX_COM1~165_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~123_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~166_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~166 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~166 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~166 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~166 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~166 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S51
flex10ke_lcell \b2v_inst9|RBR_COM1[3] (
// Equation(s):
// \b2v_inst9|RBR_COM1 [3] = DFFEA(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~164_combout  & (!\b2v_inst9|FIFO_RX_COM1~166_combout ) # !\b2v_inst9|FIFO_RX_COM1~164_combout  & 
// !\b2v_inst9|FIFO_RX_COM1~159_combout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (!\b2v_inst9|FIFO_RX_COM1~164_combout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|FIFO_RX_COM1~159_combout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datac(\b2v_inst9|FIFO_RX_COM1~164_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~166_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RBR_COM1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RBR_COM1[3] .clock_enable_mode = "false";
defparam \b2v_inst9|RBR_COM1[3] .lut_mask = "07c7";
defparam \b2v_inst9|RBR_COM1[3] .operation_mode = "normal";
defparam \b2v_inst9|RBR_COM1[3] .output_mode = "reg_only";
defparam \b2v_inst9|RBR_COM1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K47
flex10ke_lcell \b2v_inst9|Selector28~0 (
// Equation(s):
// \b2v_inst9|Selector28~0_combout  = \b2v_inst4|in_adress [1] & (\b2v_inst4|in_adress [0]) # !\b2v_inst4|in_adress [1] & (\b2v_inst4|in_adress [0] & \b2v_inst9|IER_COM1 [3] # !\b2v_inst4|in_adress [0] & (!\b2v_inst9|RBR_COM1 [3]))

	.dataa(\b2v_inst4|in_adress [1]),
	.datab(\b2v_inst9|IER_COM1 [3]),
	.datac(\b2v_inst4|in_adress [0]),
	.datad(\b2v_inst9|RBR_COM1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector28~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector28~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector28~0 .lut_mask = "e0e5";
defparam \b2v_inst9|Selector28~0 .operation_mode = "normal";
defparam \b2v_inst9|Selector28~0 .output_mode = "comb_only";
defparam \b2v_inst9|Selector28~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_K38
flex10ke_lcell \b2v_inst9|Selector28~1 (
// Equation(s):
// \b2v_inst9|Selector28~1_combout  = \b2v_inst4|in_adress [1] & (\b2v_inst9|Selector28~0_combout  & (\b2v_inst9|LCR_COM1 [3]) # !\b2v_inst9|Selector28~0_combout  & \b2v_inst9|IIR_COM1 [3]) # !\b2v_inst4|in_adress [1] & (\b2v_inst9|Selector28~0_combout )

	.dataa(\b2v_inst9|IIR_COM1 [3]),
	.datab(\b2v_inst4|in_adress [1]),
	.datac(\b2v_inst9|Selector28~0_combout ),
	.datad(\b2v_inst9|LCR_COM1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector28~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector28~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector28~1 .lut_mask = "f838";
defparam \b2v_inst9|Selector28~1 .operation_mode = "normal";
defparam \b2v_inst9|Selector28~1 .output_mode = "comb_only";
defparam \b2v_inst9|Selector28~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K38
flex10ke_lcell \b2v_inst8|out_addr_data_reg~64 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~64_combout  = \b2v_inst8|out_addr_data_reg~39_combout  & (\b2v_inst9|Selector28~1_combout  # \b2v_inst8|out_addr_data_reg~42_combout  & \b2v_inst8|out_addr_data_reg~63_combout ) # !\b2v_inst8|out_addr_data_reg~39_combout  & 
// \b2v_inst8|out_addr_data_reg~42_combout  & \b2v_inst8|out_addr_data_reg~63_combout 

	.dataa(\b2v_inst8|out_addr_data_reg~39_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~42_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~63_combout ),
	.datad(\b2v_inst9|Selector28~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~64_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~64 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~64 .lut_mask = "eac0";
defparam \b2v_inst8|out_addr_data_reg~64 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~64 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~64 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K39
flex10ke_lcell \b2v_inst9|DLL_COM1[3] (
// Equation(s):
// \b2v_inst9|DLL_COM1 [3] = DFFEA(\b2v_inst4|Mux4~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~0_combout , , )

	.dataa(\b2v_inst9|always36~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux4~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLL_COM1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLL_COM1[3] .clock_enable_mode = "true";
defparam \b2v_inst9|DLL_COM1[3] .lut_mask = "ff00";
defparam \b2v_inst9|DLL_COM1[3] .operation_mode = "normal";
defparam \b2v_inst9|DLL_COM1[3] .output_mode = "reg_only";
defparam \b2v_inst9|DLL_COM1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K39
flex10ke_lcell \b2v_inst9|DLM_COM1[3] (
// Equation(s):
// \b2v_inst9|DLM_COM1 [3] = DFFEA(\b2v_inst4|Mux4~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~1_combout , , )

	.dataa(\b2v_inst9|always36~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux4~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLM_COM1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLM_COM1[3] .clock_enable_mode = "true";
defparam \b2v_inst9|DLM_COM1[3] .lut_mask = "ff00";
defparam \b2v_inst9|DLM_COM1[3] .operation_mode = "normal";
defparam \b2v_inst9|DLM_COM1[3] .output_mode = "reg_only";
defparam \b2v_inst9|DLM_COM1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I51
flex10ke_lcell \b2v_inst9|Mux3~5 (
// Equation(s):
// \b2v_inst9|Mux3~5_combout  = !\b2v_inst9|LCR_COM1 [3] & (\b2v_inst9|LCR_COM1 [4] # \b2v_inst9|LCR_COM1 [5])

	.dataa(vcc),
	.datab(\b2v_inst9|LCR_COM1 [4]),
	.datac(\b2v_inst9|LCR_COM1 [5]),
	.datad(\b2v_inst9|LCR_COM1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux3~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux3~5 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux3~5 .lut_mask = "00fc";
defparam \b2v_inst9|Mux3~5 .operation_mode = "normal";
defparam \b2v_inst9|Mux3~5 .output_mode = "comb_only";
defparam \b2v_inst9|Mux3~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I49
flex10ke_lcell \b2v_inst9|RSR_COM1[0] (
// Equation(s):
// \b2v_inst9|RSR_COM1 [0] = DFFEA(\b2v_inst9|RSR_COM1 [1] & \b2v_inst9|RSR_enable~regout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|RSR_COM1 [1]),
	.datad(\b2v_inst9|RSR_enable~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RSR_COM1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RSR_COM1[0] .clock_enable_mode = "false";
defparam \b2v_inst9|RSR_COM1[0] .lut_mask = "f000";
defparam \b2v_inst9|RSR_COM1[0] .operation_mode = "normal";
defparam \b2v_inst9|RSR_COM1[0] .output_mode = "reg_only";
defparam \b2v_inst9|RSR_COM1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I47
flex10ke_lcell \b2v_inst9|framing_error~2 (
// Equation(s):
// \b2v_inst9|framing_error~2_combout  = \b2v_inst9|RSR_COM1 [8] & !\b2v_inst9|RSR_COM1 [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|RSR_COM1 [8]),
	.datad(\b2v_inst9|RSR_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|framing_error~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|framing_error~2 .clock_enable_mode = "false";
defparam \b2v_inst9|framing_error~2 .lut_mask = "00f0";
defparam \b2v_inst9|framing_error~2 .operation_mode = "normal";
defparam \b2v_inst9|framing_error~2 .output_mode = "comb_only";
defparam \b2v_inst9|framing_error~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I49
flex10ke_lcell \b2v_inst9|framing_error~0 (
// Equation(s):
// \b2v_inst9|framing_error~0_combout  = \b2v_inst9|RSR_COM1 [6] & !\b2v_inst9|RSR_COM1 [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|RSR_COM1 [6]),
	.datad(\b2v_inst9|RSR_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|framing_error~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|framing_error~0 .clock_enable_mode = "false";
defparam \b2v_inst9|framing_error~0 .lut_mask = "00f0";
defparam \b2v_inst9|framing_error~0 .operation_mode = "normal";
defparam \b2v_inst9|framing_error~0 .output_mode = "comb_only";
defparam \b2v_inst9|framing_error~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I47
flex10ke_lcell \b2v_inst9|Mux3~2 (
// Equation(s):
// \b2v_inst9|Mux3~2_combout  = \b2v_inst9|LCR_COM1 [0] & (\b2v_inst9|LCR_COM1 [1]) # !\b2v_inst9|LCR_COM1 [0] & (\b2v_inst9|LCR_COM1 [1] & !\b2v_inst9|framing_error~2_combout  # !\b2v_inst9|LCR_COM1 [1] & (!\b2v_inst9|framing_error~0_combout ))

	.dataa(\b2v_inst9|LCR_COM1 [0]),
	.datab(\b2v_inst9|framing_error~2_combout ),
	.datac(\b2v_inst9|LCR_COM1 [1]),
	.datad(\b2v_inst9|framing_error~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux3~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux3~2 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux3~2 .lut_mask = "b0b5";
defparam \b2v_inst9|Mux3~2 .operation_mode = "normal";
defparam \b2v_inst9|Mux3~2 .output_mode = "comb_only";
defparam \b2v_inst9|Mux3~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I47
flex10ke_lcell \b2v_inst9|framing_error~3 (
// Equation(s):
// \b2v_inst9|framing_error~3_combout  = \b2v_inst9|RSR_COM1 [9] & !\b2v_inst9|RSR_COM1 [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|RSR_COM1 [9]),
	.datad(\b2v_inst9|RSR_COM1 [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|framing_error~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|framing_error~3 .clock_enable_mode = "false";
defparam \b2v_inst9|framing_error~3 .lut_mask = "00f0";
defparam \b2v_inst9|framing_error~3 .operation_mode = "normal";
defparam \b2v_inst9|framing_error~3 .output_mode = "comb_only";
defparam \b2v_inst9|framing_error~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I47
flex10ke_lcell \b2v_inst9|Mux3~3 (
// Equation(s):
// \b2v_inst9|Mux3~3_combout  = \b2v_inst9|LCR_COM1 [0] & (\b2v_inst9|Mux3~2_combout  & (!\b2v_inst9|framing_error~3_combout ) # !\b2v_inst9|Mux3~2_combout  & !\b2v_inst9|framing_error~1_combout ) # !\b2v_inst9|LCR_COM1 [0] & (\b2v_inst9|Mux3~2_combout )

	.dataa(\b2v_inst9|framing_error~1_combout ),
	.datab(\b2v_inst9|LCR_COM1 [0]),
	.datac(\b2v_inst9|Mux3~2_combout ),
	.datad(\b2v_inst9|framing_error~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux3~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux3~3 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux3~3 .lut_mask = "34f4";
defparam \b2v_inst9|Mux3~3 .operation_mode = "normal";
defparam \b2v_inst9|Mux3~3 .output_mode = "comb_only";
defparam \b2v_inst9|Mux3~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_I47
flex10ke_lcell \b2v_inst9|Mux3~4 (
// Equation(s):
// \b2v_inst9|Mux3~4_combout  = \b2v_inst9|LCR_COM1 [3] & \b2v_inst9|Mux3~1_combout  # !\b2v_inst9|LCR_COM1 [3] & (\b2v_inst9|Mux5~1_combout  & \b2v_inst9|Mux3~3_combout )

	.dataa(\b2v_inst9|Mux3~1_combout ),
	.datab(\b2v_inst9|Mux5~1_combout ),
	.datac(\b2v_inst9|Mux3~3_combout ),
	.datad(\b2v_inst9|LCR_COM1 [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Mux3~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Mux3~4 .clock_enable_mode = "false";
defparam \b2v_inst9|Mux3~4 .lut_mask = "aac0";
defparam \b2v_inst9|Mux3~4 .operation_mode = "normal";
defparam \b2v_inst9|Mux3~4 .output_mode = "comb_only";
defparam \b2v_inst9|Mux3~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_I47
flex10ke_lcell \b2v_inst9|framing_error[0] (
// Equation(s):
// \b2v_inst9|framing_error [0] = DFFEA(\b2v_inst9|Mux3~4_combout  # \b2v_inst9|Mux3~5_combout  & !\b2v_inst9|framing_error~3_combout , GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , \b2v_inst9|Equal15~13_combout , , )

	.dataa(\b2v_inst9|Equal15~13_combout ),
	.datab(\b2v_inst9|Mux3~5_combout ),
	.datac(\b2v_inst9|Mux3~4_combout ),
	.datad(\b2v_inst9|framing_error~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|framing_error [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|framing_error[0] .clock_enable_mode = "true";
defparam \b2v_inst9|framing_error[0] .lut_mask = "f0fc";
defparam \b2v_inst9|framing_error[0] .operation_mode = "normal";
defparam \b2v_inst9|framing_error[0] .output_mode = "reg_only";
defparam \b2v_inst9|framing_error[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K38
flex10ke_lcell \b2v_inst9|LSR_COM1[3] (
// Equation(s):
// \b2v_inst9|LSR_COM1 [3] = DFFEA(\b2v_inst9|framing_error [0], GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst9|framing_error [0]),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LSR_COM1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LSR_COM1[3] .clock_enable_mode = "false";
defparam \b2v_inst9|LSR_COM1[3] .lut_mask = "ff00";
defparam \b2v_inst9|LSR_COM1[3] .operation_mode = "normal";
defparam \b2v_inst9|LSR_COM1[3] .output_mode = "reg_only";
defparam \b2v_inst9|LSR_COM1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K38
flex10ke_lcell \b2v_inst8|out_addr_data_reg~155 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~280  = \b2v_inst4|in_adress [0] & (!\b2v_inst9|LSR_COM1 [3]) # !\b2v_inst4|in_adress [0] & !\b2v_inst9|MCR_COM1 [3] # !\b2v_inst9|Selector25~0_combout 

	.dataa(\b2v_inst4|in_adress [0]),
	.datab(\b2v_inst9|MCR_COM1 [3]),
	.datac(\b2v_inst9|LSR_COM1 [3]),
	.datad(\b2v_inst9|Selector25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~155_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst8|out_addr_data_reg~280 ));
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~155 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~155 .lut_mask = "1bff";
defparam \b2v_inst8|out_addr_data_reg~155 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~155 .output_mode = "none";
defparam \b2v_inst8|out_addr_data_reg~155 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K38
flex10ke_lcell \b2v_inst8|out_addr_data_reg~172 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~172_combout  = (\b2v_inst4|in_adress [0] & (!\b2v_inst9|DLM_COM1 [3]) # !\b2v_inst4|in_adress [0] & !\b2v_inst9|DLL_COM1 [3] # !\b2v_inst8|out_addr_data_reg~49_combout ) & CASCADE(\b2v_inst8|out_addr_data_reg~280 )

	.dataa(\b2v_inst4|in_adress [0]),
	.datab(\b2v_inst9|DLL_COM1 [3]),
	.datac(\b2v_inst9|DLM_COM1 [3]),
	.datad(\b2v_inst8|out_addr_data_reg~49_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst8|out_addr_data_reg~280 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~172_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~172 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~172 .lut_mask = "1bff";
defparam \b2v_inst8|out_addr_data_reg~172 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~172 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~172 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K38
flex10ke_lcell \b2v_inst8|out_addr_data_reg~66 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~66_combout  = \b2v_inst8|out_addr_data_reg~46_combout  & (\b2v_inst8|out_addr_data_reg~64_combout  # \b2v_inst8|out_addr_data_reg~52_combout  & !\b2v_inst8|out_addr_data_reg~172_combout )

	.dataa(\b2v_inst8|out_addr_data_reg~46_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~64_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~52_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~172_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~66_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~66 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~66 .lut_mask = "88a8";
defparam \b2v_inst8|out_addr_data_reg~66 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~66 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~66 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M22
flex10ke_lcell \b2v_inst4|Selector28~0 (
// Equation(s):
// \b2v_inst4|Selector28~0_combout  = \b2v_inst4|Equal22~0_combout  & (\b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [3] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [3]))

	.dataa(\b2v_inst4|Equal22~0_combout ),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [3]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [3]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector28~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector28~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector28~0 .lut_mask = "88a0";
defparam \b2v_inst4|Selector28~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector28~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector28~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M21
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[3] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [3] = DFFEA(\ad[3]~28  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[3]~28 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[3] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[3] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[3] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[3] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M38
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[3] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [3] = DFFEA(\ad[3]~28  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[3]~28 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[3] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[3] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[3] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[3] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M48
flex10ke_lcell \b2v_inst4|Selector28~1 (
// Equation(s):
// \b2v_inst4|Selector28~1_combout  = \b2v_inst4|Equal16~0_combout  & (\b2v_inst4|in_adress [8] & \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [3] # !\b2v_inst4|in_adress [8] & (\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [3]))

	.dataa(\b2v_inst4|Equal16~0_combout ),
	.datab(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [3]),
	.datac(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [3]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector28~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector28~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector28~1 .lut_mask = "88a0";
defparam \b2v_inst4|Selector28~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector28~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector28~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M48
flex10ke_lcell \b2v_inst4|Selector28~2 (
// Equation(s):
// \b2v_inst4|Selector28~2_combout  = \b2v_inst4|in_adress [2] & (\b2v_inst4|in_adress [8] $ \b2v_inst4|in_adress [5] # !\b2v_inst4|in_adress [3]) # !\b2v_inst4|in_adress [2] & (\b2v_inst4|in_adress [5] # \b2v_inst4|in_adress [3] & !\b2v_inst4|in_adress [8])

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|in_adress [3]),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector28~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector28~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector28~2 .lut_mask = "7fa6";
defparam \b2v_inst4|Selector28~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector28~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector28~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M48
flex10ke_lcell \b2v_inst4|Selector28~3 (
// Equation(s):
// \b2v_inst4|Selector28~3_combout  = \b2v_inst4|in_adress [4] & (\b2v_inst4|Selector28~0_combout  # \b2v_inst4|Selector28~1_combout ) # !\b2v_inst4|in_adress [4] & (!\b2v_inst4|Selector28~2_combout )

	.dataa(\b2v_inst4|in_adress [4]),
	.datab(\b2v_inst4|Selector28~0_combout ),
	.datac(\b2v_inst4|Selector28~1_combout ),
	.datad(\b2v_inst4|Selector28~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector28~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector28~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector28~3 .lut_mask = "a8fd";
defparam \b2v_inst4|Selector28~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector28~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector28~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M48
flex10ke_lcell \b2v_inst8|out_addr_data_reg[3] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [3] = DFFEA(\b2v_inst8|out_addr_data_reg~66_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector28~3_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~66_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst4|Selector28~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[3] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[3] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[3] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[3] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K39
flex10ke_lcell \b2v_inst9|DLM_COM1[4] (
// Equation(s):
// \b2v_inst9|DLM_COM1 [4] = DFFEA(\b2v_inst4|Mux3~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~1_combout , , )

	.dataa(\b2v_inst9|always36~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux3~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLM_COM1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLM_COM1[4] .clock_enable_mode = "true";
defparam \b2v_inst9|DLM_COM1[4] .lut_mask = "ff00";
defparam \b2v_inst9|DLM_COM1[4] .operation_mode = "normal";
defparam \b2v_inst9|DLM_COM1[4] .output_mode = "reg_only";
defparam \b2v_inst9|DLM_COM1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K39
flex10ke_lcell \b2v_inst9|DLL_COM1[4] (
// Equation(s):
// \b2v_inst9|DLL_COM1 [4] = DFFEA(\b2v_inst4|Mux3~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~0_combout , , )

	.dataa(\b2v_inst9|always36~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux3~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLL_COM1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLL_COM1[4] .clock_enable_mode = "true";
defparam \b2v_inst9|DLL_COM1[4] .lut_mask = "ff00";
defparam \b2v_inst9|DLL_COM1[4] .operation_mode = "normal";
defparam \b2v_inst9|DLL_COM1[4] .output_mode = "reg_only";
defparam \b2v_inst9|DLL_COM1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K51
flex10ke_lcell \b2v_inst8|out_addr_data_reg~69 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~69_combout  = \b2v_inst9|always7~0_combout  & (\b2v_inst4|in_adress [0] & \b2v_inst9|DLM_COM1 [4] # !\b2v_inst4|in_adress [0] & (\b2v_inst9|DLL_COM1 [4]))

	.dataa(\b2v_inst9|always7~0_combout ),
	.datab(\b2v_inst9|DLM_COM1 [4]),
	.datac(\b2v_inst9|DLL_COM1 [4]),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~69_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~69 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~69 .lut_mask = "88a0";
defparam \b2v_inst8|out_addr_data_reg~69 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~69 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~69 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K51
flex10ke_lcell \b2v_inst8|out_addr_data_reg~70 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~70_combout  = !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [1] & (\b2v_inst8|out_addr_data_reg~68_combout  # \b2v_inst8|out_addr_data_reg~69_combout )

	.dataa(\b2v_inst8|out_addr_data_reg~68_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~69_combout ),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~70_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~70 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~70 .lut_mask = "000e";
defparam \b2v_inst8|out_addr_data_reg~70 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~70 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~70 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M21
flex10ke_lcell \b2v_inst9|always7~0 (
// Equation(s):
// \b2v_inst9|always7~0_combout  = \b2v_inst4|in_adress [7] # \b2v_inst9|LCR_COM1 [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|in_adress [7]),
	.datad(\b2v_inst9|LCR_COM1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|always7~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|always7~0 .clock_enable_mode = "false";
defparam \b2v_inst9|always7~0 .lut_mask = "fff0";
defparam \b2v_inst9|always7~0 .operation_mode = "normal";
defparam \b2v_inst9|always7~0 .output_mode = "comb_only";
defparam \b2v_inst9|always7~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K34
flex10ke_lcell \b2v_inst9|MCR_COM1[4] (
// Equation(s):
// \b2v_inst9|MCR_COM1 [4] = DFFEA(\b2v_inst4|Mux3~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~4_combout , , )

	.dataa(\b2v_inst9|always36~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux3~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|MCR_COM1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|MCR_COM1[4] .clock_enable_mode = "true";
defparam \b2v_inst9|MCR_COM1[4] .lut_mask = "ff00";
defparam \b2v_inst9|MCR_COM1[4] .operation_mode = "normal";
defparam \b2v_inst9|MCR_COM1[4] .output_mode = "reg_only";
defparam \b2v_inst9|MCR_COM1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_210
flex10ke_io \CTS~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\CTS~dataout ),
	.padio(CTS));
// synopsys translate_off
defparam \CTS~I .feedback_mode = "from_pin";
defparam \CTS~I .operation_mode = "input";
defparam \CTS~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC1_K24
flex10ke_lcell \b2v_inst9|MSR_COM1[4] (
// Equation(s):
// \b2v_inst9|MSR_COM1 [4] = DFFEA(!\CTS~dataout , GLOBAL(\baudclk_221184kHz~dataout ), , , \b2v_inst9|MSR_COM1[4]~1_combout , , )

	.dataa(\b2v_inst9|MSR_COM1[4]~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\CTS~dataout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\baudclk_221184kHz~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|MSR_COM1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|MSR_COM1[4] .clock_enable_mode = "true";
defparam \b2v_inst9|MSR_COM1[4] .lut_mask = "00ff";
defparam \b2v_inst9|MSR_COM1[4] .operation_mode = "normal";
defparam \b2v_inst9|MSR_COM1[4] .output_mode = "reg_only";
defparam \b2v_inst9|MSR_COM1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K51
flex10ke_lcell \b2v_inst8|out_addr_data_reg~157 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~283  = \b2v_inst4|in_adress [1] & (!\b2v_inst9|MSR_COM1 [4]) # !\b2v_inst4|in_adress [1] & !\b2v_inst9|MCR_COM1 [4] # !\b2v_inst9|Equal13~0_combout 

	.dataa(\b2v_inst4|in_adress [1]),
	.datab(\b2v_inst9|MCR_COM1 [4]),
	.datac(\b2v_inst9|MSR_COM1 [4]),
	.datad(\b2v_inst9|Equal13~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~157_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst8|out_addr_data_reg~283 ));
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~157 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~157 .lut_mask = "1bff";
defparam \b2v_inst8|out_addr_data_reg~157 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~157 .output_mode = "none";
defparam \b2v_inst8|out_addr_data_reg~157 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K51
flex10ke_lcell \b2v_inst8|out_addr_data_reg~173 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~173_combout  = (\b2v_inst4|in_adress [2] # !\b2v_inst4|in_adress [1] # !\b2v_inst9|LCR_COM1 [4] # !\b2v_inst4|in_adress [0]) & CASCADE(\b2v_inst8|out_addr_data_reg~283 )

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|in_adress [0]),
	.datac(\b2v_inst9|LCR_COM1 [4]),
	.datad(\b2v_inst4|in_adress [1]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst8|out_addr_data_reg~283 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~173_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~173 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~173 .lut_mask = "bfff";
defparam \b2v_inst8|out_addr_data_reg~173 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~173 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~173 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K51
flex10ke_lcell \b2v_inst8|out_addr_data_reg~72 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~72_combout  = \b2v_inst8|out_addr_data_reg~37_combout  & (\b2v_inst8|out_addr_data_reg~70_combout  # !\b2v_inst9|always7~0_combout  & !\b2v_inst8|out_addr_data_reg~173_combout )

	.dataa(\b2v_inst8|out_addr_data_reg~37_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~70_combout ),
	.datac(\b2v_inst9|always7~0_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~173_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~72_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~72 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~72 .lut_mask = "888a";
defparam \b2v_inst8|out_addr_data_reg~72 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~72 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~72 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_92
flex10ke_io \SELT~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\SELT~dataout ),
	.padio(SELT));
// synopsys translate_off
defparam \SELT~I .feedback_mode = "from_pin";
defparam \SELT~I .operation_mode = "input";
defparam \SELT~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC4_I38
flex10ke_lcell \b2v_inst1|PSR_LPT1[4] (
// Equation(s):
// \b2v_inst1|PSR_LPT1 [4] = DFFEA(!\SELT~dataout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\SELT~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PSR_LPT1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PSR_LPT1[4] .clock_enable_mode = "false";
defparam \b2v_inst1|PSR_LPT1[4] .lut_mask = "00ff";
defparam \b2v_inst1|PSR_LPT1[4] .operation_mode = "normal";
defparam \b2v_inst1|PSR_LPT1[4] .output_mode = "reg_only";
defparam \b2v_inst1|PSR_LPT1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_I38
flex10ke_lcell \b2v_inst8|out_addr_data_reg~73 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~73_combout  = \b2v_inst4|in_adress [1] & \b2v_inst1|PCR_LPT1 [4] & (!\b2v_inst4|in_adress [0]) # !\b2v_inst4|in_adress [1] & (!\b2v_inst4|in_adress [0] # !\b2v_inst1|PSR_LPT1 [4])

	.dataa(\b2v_inst1|PCR_LPT1 [4]),
	.datab(\b2v_inst1|PSR_LPT1 [4]),
	.datac(\b2v_inst4|in_adress [1]),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~73_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~73 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~73 .lut_mask = "03af";
defparam \b2v_inst8|out_addr_data_reg~73 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~73 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~73 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K51
flex10ke_lcell \b2v_inst8|out_addr_data_reg~74 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~74_combout  = \b2v_inst8|out_addr_data_reg~46_combout  & (\b2v_inst8|out_addr_data_reg~72_combout  # \b2v_inst8|out_addr_data_reg~42_combout  & \b2v_inst8|out_addr_data_reg~73_combout )

	.dataa(\b2v_inst8|out_addr_data_reg~46_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~72_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~42_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~73_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~74_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~74 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~74 .lut_mask = "a888";
defparam \b2v_inst8|out_addr_data_reg~74 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~74 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~74 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M42
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[4] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [4] = DFFEA(\ad[4]~27  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[4]~27 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[4] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[4] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[4] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[4] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M42
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[4] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [4] = DFFEA(\ad[4]~27  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[4]~27 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[4] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[4] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[4] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[4] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M42
flex10ke_lcell \b2v_inst4|Selector27~0 (
// Equation(s):
// \b2v_inst4|Selector27~0_combout  = \b2v_inst4|Selector29~0_combout  & (\b2v_inst4|in_adress [8] & \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [4] # !\b2v_inst4|in_adress [8] & (\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [4]))

	.dataa(\b2v_inst4|Selector29~0_combout ),
	.datab(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [4]),
	.datac(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [4]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector27~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector27~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector27~0 .lut_mask = "88a0";
defparam \b2v_inst4|Selector27~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector27~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector27~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M42
flex10ke_lcell \b2v_inst4|Equal33~1 (
// Equation(s):
// \b2v_inst4|Equal33~1_combout  = \b2v_inst4|in_adress [4] & \b2v_inst4|in_adress [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal33~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal33~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal33~1 .lut_mask = "f000";
defparam \b2v_inst4|Equal33~1 .operation_mode = "normal";
defparam \b2v_inst4|Equal33~1 .output_mode = "comb_only";
defparam \b2v_inst4|Equal33~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P34
flex10ke_lcell \b2v_inst4|Selector27~1 (
// Equation(s):
// \b2v_inst4|Selector27~1_combout  = !\b2v_inst4|in_adress [3] & (\b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [4] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [4]))

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [4]),
	.datab(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [4]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector27~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector27~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector27~1 .lut_mask = "00ac";
defparam \b2v_inst4|Selector27~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector27~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector27~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P48
flex10ke_lcell \b2v_inst4|Selector27~2 (
// Equation(s):
// \b2v_inst4|Selector27~2_combout  = !\b2v_inst4|in_adress [5] & (\b2v_inst4|Equal15~0_combout  # \b2v_inst4|Equal33~1_combout  & \b2v_inst4|Selector27~1_combout )

	.dataa(\b2v_inst4|Equal15~0_combout ),
	.datab(\b2v_inst4|Equal33~1_combout ),
	.datac(\b2v_inst4|Selector27~1_combout ),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector27~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector27~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector27~2 .lut_mask = "00ea";
defparam \b2v_inst4|Selector27~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector27~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector27~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P48
flex10ke_lcell \b2v_inst8|out_addr_data_reg[4] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [4] = DFFEA(\b2v_inst8|out_addr_data_reg~74_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & (\b2v_inst4|Selector27~0_combout  # \b2v_inst4|Selector27~2_combout ), GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~74_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst4|Selector27~0_combout ),
	.datad(\b2v_inst4|Selector27~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[4] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[4] .lut_mask = "eeea";
defparam \b2v_inst8|out_addr_data_reg[4] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[4] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[4] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_191
flex10ke_io \PE~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\PE~dataout ),
	.padio(PE));
// synopsys translate_off
defparam \PE~I .feedback_mode = "from_pin";
defparam \PE~I .operation_mode = "input";
defparam \PE~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC8_S47
flex10ke_lcell \b2v_inst1|PSR_LPT1[5] (
// Equation(s):
// \b2v_inst1|PSR_LPT1 [5] = DFFEA(!\PE~dataout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\PE~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PSR_LPT1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PSR_LPT1[5] .clock_enable_mode = "false";
defparam \b2v_inst1|PSR_LPT1[5] .lut_mask = "00ff";
defparam \b2v_inst1|PSR_LPT1[5] .operation_mode = "normal";
defparam \b2v_inst1|PSR_LPT1[5] .output_mode = "reg_only";
defparam \b2v_inst1|PSR_LPT1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P46
flex10ke_lcell \b2v_inst1|Selector26~0 (
// Equation(s):
// \b2v_inst1|Selector26~0_combout  = \b2v_inst4|in_adress [1] & \b2v_inst1|PCR_LPT1 [5] & (!\b2v_inst4|in_adress [0]) # !\b2v_inst4|in_adress [1] & (!\b2v_inst4|in_adress [0] # !\b2v_inst1|PSR_LPT1 [5])

	.dataa(\b2v_inst1|PCR_LPT1 [5]),
	.datab(\b2v_inst1|PSR_LPT1 [5]),
	.datac(\b2v_inst4|in_adress [1]),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|Selector26~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|Selector26~0 .clock_enable_mode = "false";
defparam \b2v_inst1|Selector26~0 .lut_mask = "03af";
defparam \b2v_inst1|Selector26~0 .operation_mode = "normal";
defparam \b2v_inst1|Selector26~0 .output_mode = "comb_only";
defparam \b2v_inst1|Selector26~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K51
flex10ke_lcell \b2v_inst8|out_addr_data_reg~76 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~76_combout  = \b2v_inst8|out_addr_data_reg~42_combout  & \b2v_inst8|out_addr_data_reg~46_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst8|out_addr_data_reg~42_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~76_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~76 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~76 .lut_mask = "f000";
defparam \b2v_inst8|out_addr_data_reg~76 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~76 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~76 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M21
flex10ke_lcell \b2v_inst8|out_addr_data_reg~77 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~77_combout  = \b2v_inst8|out_addr_data_reg~46_combout  & \b2v_inst4|is_BAR0_DEVICE1_address~regout  & (\b2v_inst9|com_state.COMF_RX_READ~regout  # !\b2v_inst9|COMF_READ_STATE~13_combout )

	.dataa(\b2v_inst8|out_addr_data_reg~46_combout ),
	.datab(\b2v_inst4|is_BAR0_DEVICE1_address~regout ),
	.datac(\b2v_inst9|com_state.COMF_RX_READ~regout ),
	.datad(\b2v_inst9|COMF_READ_STATE~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~77_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~77 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~77 .lut_mask = "8088";
defparam \b2v_inst8|out_addr_data_reg~77 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~77 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~77 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P46
flex10ke_lcell \b2v_inst8|out_addr_data_reg~78 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~78_combout  = \b2v_inst9|Selector26~6_combout  & (\b2v_inst8|out_addr_data_reg~77_combout  # \b2v_inst1|Selector26~0_combout  & \b2v_inst8|out_addr_data_reg~76_combout ) # !\b2v_inst9|Selector26~6_combout  & 
// \b2v_inst1|Selector26~0_combout  & \b2v_inst8|out_addr_data_reg~76_combout 

	.dataa(\b2v_inst9|Selector26~6_combout ),
	.datab(\b2v_inst1|Selector26~0_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~76_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~77_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~78_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~78 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~78 .lut_mask = "eac0";
defparam \b2v_inst8|out_addr_data_reg~78 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~78 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~78 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M42
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[5] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [5] = DFFEA(\ad[5]~26  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[5]~26 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[5] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[5] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[5] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[5] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M42
flex10ke_lcell \b2v_inst4|Selector26~0 (
// Equation(s):
// \b2v_inst4|Selector26~0_combout  = \b2v_inst4|in_adress [4] & (\b2v_inst4|in_adress [8] & \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [5] # !\b2v_inst4|in_adress [8] & (\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [5])) # !\b2v_inst4|in_adress [4] & 
// (!\b2v_inst4|in_adress [8])

	.dataa(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [5]),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [5]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector26~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector26~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector26~0 .lut_mask = "88f3";
defparam \b2v_inst4|Selector26~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector26~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector26~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_N27
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[5] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [5] = DFFEA(\ad[5]~26  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[5]~26 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[5] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[5] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[5] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[5] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P34
flex10ke_lcell \b2v_inst4|Selector26~6 (
// Equation(s):
// \b2v_inst4|Selector26~13  = \b2v_inst4|in_adress [2] & (!\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [5]) # !\b2v_inst4|in_adress [2] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [5] # !\b2v_inst4|Equal25~0_combout 

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [5]),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [5]),
	.datad(\b2v_inst4|Equal25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector26~6_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Selector26~13 ));
// synopsys translate_off
defparam \b2v_inst4|Selector26~6 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector26~6 .lut_mask = "1bff";
defparam \b2v_inst4|Selector26~6 .operation_mode = "normal";
defparam \b2v_inst4|Selector26~6 .output_mode = "none";
defparam \b2v_inst4|Selector26~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P34
flex10ke_lcell \b2v_inst4|Selector26~8 (
// Equation(s):
// \b2v_inst4|Selector26~8_combout  = (\b2v_inst4|in_adress [2] # \b2v_inst4|in_adress [5] & !\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [5] # !\b2v_inst4|Equal5~0_combout ) & CASCADE(\b2v_inst4|Selector26~13 )

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|in_adress [5]),
	.datac(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [5]),
	.datad(\b2v_inst4|Equal5~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Selector26~13 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector26~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector26~8 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector26~8 .lut_mask = "aeff";
defparam \b2v_inst4|Selector26~8 .operation_mode = "normal";
defparam \b2v_inst4|Selector26~8 .output_mode = "comb_only";
defparam \b2v_inst4|Selector26~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M46
flex10ke_lcell \b2v_inst4|Selector26~2 (
// Equation(s):
// \b2v_inst4|Selector26~2_combout  = \b2v_inst4|Equal16~0_combout  & (\b2v_inst4|Selector26~0_combout  # !\b2v_inst4|in_adress [3] & !\b2v_inst4|Selector26~8_combout ) # !\b2v_inst4|Equal16~0_combout  & (!\b2v_inst4|in_adress [3] & 
// !\b2v_inst4|Selector26~8_combout )

	.dataa(\b2v_inst4|Equal16~0_combout ),
	.datab(\b2v_inst4|Selector26~0_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|Selector26~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector26~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector26~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector26~2 .lut_mask = "888f";
defparam \b2v_inst4|Selector26~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector26~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector26~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M46
flex10ke_lcell \b2v_inst8|out_addr_data_reg[5] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [5] = DFFEA(\b2v_inst8|out_addr_data_reg~78_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector26~2_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~78_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst4|Selector26~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[5] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[5] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[5] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[5] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P33
flex10ke_lcell \b2v_inst4|Selector25~5 (
// Equation(s):
// \b2v_inst4|Selector25~5_combout  = !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [5] & (!\b2v_inst4|in_adress [8] # !\b2v_inst4|in_adress [3])

	.dataa(\b2v_inst4|in_adress [3]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector25~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector25~5 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector25~5 .lut_mask = "0007";
defparam \b2v_inst4|Selector25~5 .operation_mode = "normal";
defparam \b2v_inst4|Selector25~5 .output_mode = "comb_only";
defparam \b2v_inst4|Selector25~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P38
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[6] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [6] = DFFEA(\ad[6]~25  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[6]~25 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[6] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[6] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[6] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[6] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P12
flex10ke_lcell \b2v_inst4|Equal9~0 (
// Equation(s):
// \b2v_inst4|Equal9~0_combout  = !\b2v_inst4|in_adress [8] & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [3]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal9~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal9~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal9~0 .lut_mask = "0003";
defparam \b2v_inst4|Equal9~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal9~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal9~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P33
flex10ke_lcell \b2v_inst4|Selector25~6 (
// Equation(s):
// \b2v_inst4|Selector25~6_combout  = \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [6] & \b2v_inst4|in_adress [5] & \b2v_inst4|Equal9~0_combout 

	.dataa(vcc),
	.datab(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [6]),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|Equal9~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector25~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector25~6 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector25~6 .lut_mask = "c000";
defparam \b2v_inst4|Selector25~6 .operation_mode = "normal";
defparam \b2v_inst4|Selector25~6 .output_mode = "comb_only";
defparam \b2v_inst4|Selector25~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P33
flex10ke_lcell \b2v_inst4|Selector25~7 (
// Equation(s):
// \b2v_inst4|Selector25~7_combout  = \b2v_inst4|Selector25~4_combout  # !\b2v_inst4|in_adress [4] & (\b2v_inst4|Selector25~5_combout  # \b2v_inst4|Selector25~6_combout )

	.dataa(\b2v_inst4|Selector25~4_combout ),
	.datab(\b2v_inst4|Selector25~5_combout ),
	.datac(\b2v_inst4|Selector25~6_combout ),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector25~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector25~7 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector25~7 .lut_mask = "aafe";
defparam \b2v_inst4|Selector25~7 .operation_mode = "normal";
defparam \b2v_inst4|Selector25~7 .output_mode = "comb_only";
defparam \b2v_inst4|Selector25~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P29
flex10ke_lcell \b2v_inst9|IER_COM1[6] (
// Equation(s):
// \b2v_inst9|IER_COM1 [6] = DFFEA(\b2v_inst4|Mux1~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~2_combout , , )

	.dataa(\b2v_inst9|always36~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux1~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|IER_COM1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IER_COM1[6] .clock_enable_mode = "true";
defparam \b2v_inst9|IER_COM1[6] .lut_mask = "ff00";
defparam \b2v_inst9|IER_COM1[6] .operation_mode = "normal";
defparam \b2v_inst9|IER_COM1[6] .output_mode = "reg_only";
defparam \b2v_inst9|IER_COM1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S30
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~86 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~86_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~198_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~198_combout  & (\b2v_inst9|FIFO_RX_COM1~86_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~86_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~86_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~198_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~86_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~86 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~86 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~86 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~86 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~86 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S48
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~70 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~70_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~202_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~202_combout  & (\b2v_inst9|FIFO_RX_COM1~70_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~70_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~70_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~202_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~70_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~70 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~70 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~70 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~70 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~70 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S52
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~328 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~328_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1~86_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~70_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1~86_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datad(\b2v_inst9|FIFO_RX_COM1~70_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~328_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~328 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~328 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~328 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~328 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~328 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S49
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~94 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~94_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~204_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~204_combout  & (\b2v_inst9|FIFO_RX_COM1~94_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~94_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~94_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~204_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~94_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~94 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~94 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~94 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~94 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~94 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S29
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~329 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~329_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~328_combout  & (\b2v_inst9|FIFO_RX_COM1~94_regout ) # !\b2v_inst9|FIFO_RX_COM1~328_combout  & 
// \b2v_inst9|FIFO_RX_COM1~78_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~328_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~78_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datac(\b2v_inst9|FIFO_RX_COM1~328_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~94_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~329_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~329 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~329 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~329 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~329 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~329 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S32
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~22 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~22_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~214_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~214_combout  & (\b2v_inst9|FIFO_RX_COM1~22_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~22_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~22_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~214_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~22_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~22 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~22 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~22 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~22 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~22 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S31
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~6 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~6_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~218_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~218_combout  & (\b2v_inst9|FIFO_RX_COM1~6_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~6_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~6_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~218_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~6_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~6 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~6 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~6 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~6 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S29
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~330 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~330_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1~22_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~6_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1~22_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datad(\b2v_inst9|FIFO_RX_COM1~6_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~330_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~330 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~330 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~330 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~330 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~330 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S41
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~30 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~30_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~220_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~220_combout  & (\b2v_inst9|FIFO_RX_COM1~30_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~30_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~30_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~220_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~30_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~30 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~30 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~30 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~30 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~30 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S29
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~331 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~331_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~330_combout  & (\b2v_inst9|FIFO_RX_COM1~30_regout ) # !\b2v_inst9|FIFO_RX_COM1~330_combout  & 
// \b2v_inst9|FIFO_RX_COM1~14_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~330_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~14_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datac(\b2v_inst9|FIFO_RX_COM1~330_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~30_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~331_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~331 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~331 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~331 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~331 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~331 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S29
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~332 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~332_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & \b2v_inst9|FIFO_RX_COM1~329_combout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~331_combout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~329_combout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datad(\b2v_inst9|FIFO_RX_COM1~331_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~332_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~332 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~332 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~332 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~332 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~332 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S52
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~110 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~110_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~222_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~222_combout  & (\b2v_inst9|FIFO_RX_COM1~110_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~110_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~110_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~222_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~110_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~110 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~110 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~110 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~110 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~110 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S13
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~102 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~102_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~226_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~226_combout  & (\b2v_inst9|FIFO_RX_COM1~102_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~102_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~102_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~226_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~102_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~102 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~102 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~102 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~102 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~102 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S52
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~333 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~333_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & \b2v_inst9|FIFO_RX_COM1~110_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~102_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datab(\b2v_inst9|FIFO_RX_COM1~110_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datad(\b2v_inst9|FIFO_RX_COM1~102_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~333_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~333 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~333 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~333 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~333 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~333 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S16
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~126 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~126_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~228_combout  & \b2v_inst9|RSR_COM1 [7] # !\b2v_inst9|FIFO_RX_COM1~228_combout  & (\b2v_inst9|FIFO_RX_COM1~126_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~126_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [7]),
	.datab(\b2v_inst9|FIFO_RX_COM1~126_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~228_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~126_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~126 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~126 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~126 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~126 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~126 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S52
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~334 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~334_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~333_combout  & (\b2v_inst9|FIFO_RX_COM1~126_regout ) # !\b2v_inst9|FIFO_RX_COM1~333_combout  & 
// \b2v_inst9|FIFO_RX_COM1~118_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~333_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~118_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datac(\b2v_inst9|FIFO_RX_COM1~333_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~126_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~334_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~334 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~334 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~334 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~334 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~334 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S29
flex10ke_lcell \b2v_inst9|RBR_COM1[6] (
// Equation(s):
// \b2v_inst9|RBR_COM1 [6] = DFFEA(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~332_combout  & (!\b2v_inst9|FIFO_RX_COM1~334_combout ) # !\b2v_inst9|FIFO_RX_COM1~332_combout  & 
// !\b2v_inst9|FIFO_RX_COM1~327_combout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (!\b2v_inst9|FIFO_RX_COM1~332_combout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|FIFO_RX_COM1~327_combout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datac(\b2v_inst9|FIFO_RX_COM1~332_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~334_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RBR_COM1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RBR_COM1[6] .clock_enable_mode = "false";
defparam \b2v_inst9|RBR_COM1[6] .lut_mask = "07c7";
defparam \b2v_inst9|RBR_COM1[6] .operation_mode = "normal";
defparam \b2v_inst9|RBR_COM1[6] .output_mode = "reg_only";
defparam \b2v_inst9|RBR_COM1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S29
flex10ke_lcell \b2v_inst9|Selector25~2 (
// Equation(s):
// \b2v_inst9|Selector25~2_combout  = \b2v_inst4|in_adress [1] & (\b2v_inst4|in_adress [0]) # !\b2v_inst4|in_adress [1] & (\b2v_inst4|in_adress [0] & \b2v_inst9|IER_COM1 [6] # !\b2v_inst4|in_adress [0] & (!\b2v_inst9|RBR_COM1 [6]))

	.dataa(\b2v_inst4|in_adress [1]),
	.datab(\b2v_inst9|IER_COM1 [6]),
	.datac(\b2v_inst4|in_adress [0]),
	.datad(\b2v_inst9|RBR_COM1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector25~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector25~2 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector25~2 .lut_mask = "e0e5";
defparam \b2v_inst9|Selector25~2 .operation_mode = "normal";
defparam \b2v_inst9|Selector25~2 .output_mode = "comb_only";
defparam \b2v_inst9|Selector25~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_S29
flex10ke_lcell \b2v_inst9|LCR_COM1[6] (
// Equation(s):
// \b2v_inst9|LCR_COM1 [6] = DFFEA(\b2v_inst4|Mux1~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~3_combout , , )

	.dataa(\b2v_inst9|always36~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux1~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LCR_COM1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LCR_COM1[6] .clock_enable_mode = "true";
defparam \b2v_inst9|LCR_COM1[6] .lut_mask = "ff00";
defparam \b2v_inst9|LCR_COM1[6] .operation_mode = "normal";
defparam \b2v_inst9|LCR_COM1[6] .output_mode = "reg_only";
defparam \b2v_inst9|LCR_COM1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S29
flex10ke_lcell \b2v_inst9|Selector25~3 (
// Equation(s):
// \b2v_inst9|Selector25~3_combout  = \b2v_inst4|in_adress [1] & (\b2v_inst9|Selector25~2_combout  & (\b2v_inst9|LCR_COM1 [6]) # !\b2v_inst9|Selector25~2_combout  & \b2v_inst9|com_state.COMF_RESET~regout ) # !\b2v_inst4|in_adress [1] & 
// (\b2v_inst9|Selector25~2_combout )

	.dataa(\b2v_inst9|com_state.COMF_RESET~regout ),
	.datab(\b2v_inst4|in_adress [1]),
	.datac(\b2v_inst9|Selector25~2_combout ),
	.datad(\b2v_inst9|LCR_COM1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector25~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector25~3 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector25~3 .lut_mask = "f838";
defparam \b2v_inst9|Selector25~3 .operation_mode = "normal";
defparam \b2v_inst9|Selector25~3 .output_mode = "comb_only";
defparam \b2v_inst9|Selector25~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K43
flex10ke_lcell \b2v_inst9|DLM_COM1[6] (
// Equation(s):
// \b2v_inst9|DLM_COM1 [6] = DFFEA(\b2v_inst4|Mux1~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~1_combout , , )

	.dataa(\b2v_inst9|always36~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux1~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|DLM_COM1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|DLM_COM1[6] .clock_enable_mode = "true";
defparam \b2v_inst9|DLM_COM1[6] .lut_mask = "ff00";
defparam \b2v_inst9|DLM_COM1[6] .operation_mode = "normal";
defparam \b2v_inst9|DLM_COM1[6] .output_mode = "reg_only";
defparam \b2v_inst9|DLM_COM1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_K19
flex10ke_lcell \b2v_inst9|Selector25~4 (
// Equation(s):
// \b2v_inst9|Selector25~4_combout  = \b2v_inst9|Selector26~0_combout  & (\b2v_inst4|in_adress [0] & \b2v_inst9|DLM_COM1 [6] # !\b2v_inst4|in_adress [0] & (!\b2v_inst9|DLL_COM1 [6]))

	.dataa(\b2v_inst9|Selector26~0_combout ),
	.datab(\b2v_inst9|DLM_COM1 [6]),
	.datac(\b2v_inst4|in_adress [0]),
	.datad(\b2v_inst9|DLL_COM1 [6]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector25~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector25~4 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector25~4 .lut_mask = "808a";
defparam \b2v_inst9|Selector25~4 .operation_mode = "normal";
defparam \b2v_inst9|Selector25~4 .output_mode = "comb_only";
defparam \b2v_inst9|Selector25~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P37
flex10ke_lcell \b2v_inst9|LSR_COM1[6] (
// Equation(s):
// \b2v_inst9|LSR_COM1 [6] = DFFEA(!\b2v_inst9|FIFO_TX_COM1_empty~regout  # !\b2v_inst9|Equal14~7_combout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst9|Equal14~7_combout ),
	.datad(\b2v_inst9|FIFO_TX_COM1_empty~regout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|LSR_COM1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|LSR_COM1[6] .clock_enable_mode = "false";
defparam \b2v_inst9|LSR_COM1[6] .lut_mask = "0fff";
defparam \b2v_inst9|LSR_COM1[6] .operation_mode = "normal";
defparam \b2v_inst9|LSR_COM1[6] .output_mode = "reg_only";
defparam \b2v_inst9|LSR_COM1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K19
flex10ke_lcell \b2v_inst9|Selector25~5 (
// Equation(s):
// \b2v_inst9|Selector25~5_combout  = \b2v_inst4|in_adress [1] & (!\b2v_inst4|in_adress [0]) # !\b2v_inst4|in_adress [1] & (\b2v_inst4|in_adress [0] & (!\b2v_inst9|LSR_COM1 [6]) # !\b2v_inst4|in_adress [0] & \b2v_inst9|MCR_COM1 [6])

	.dataa(\b2v_inst9|MCR_COM1 [6]),
	.datab(\b2v_inst4|in_adress [1]),
	.datac(\b2v_inst9|LSR_COM1 [6]),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector25~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector25~5 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector25~5 .lut_mask = "03ee";
defparam \b2v_inst9|Selector25~5 .operation_mode = "normal";
defparam \b2v_inst9|Selector25~5 .output_mode = "comb_only";
defparam \b2v_inst9|Selector25~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K19
flex10ke_lcell \b2v_inst9|Selector25~6 (
// Equation(s):
// \b2v_inst9|Selector25~6_combout  = \b2v_inst9|Selector25~4_combout  # \b2v_inst9|Selector25~0_combout  & \b2v_inst9|Selector25~5_combout 

	.dataa(vcc),
	.datab(\b2v_inst9|Selector25~4_combout ),
	.datac(\b2v_inst9|Selector25~0_combout ),
	.datad(\b2v_inst9|Selector25~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector25~6_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector25~6 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector25~6 .lut_mask = "fccc";
defparam \b2v_inst9|Selector25~6 .operation_mode = "normal";
defparam \b2v_inst9|Selector25~6 .output_mode = "comb_only";
defparam \b2v_inst9|Selector25~6 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_64
flex10ke_io \ACK~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\ACK~dataout ),
	.padio(ACK));
// synopsys translate_off
defparam \ACK~I .feedback_mode = "from_pin";
defparam \ACK~I .operation_mode = "input";
defparam \ACK~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC2_P37
flex10ke_lcell \b2v_inst1|PSR_LPT1[6] (
// Equation(s):
// \b2v_inst1|PSR_LPT1 [6] = DFFEA(!\ACK~dataout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ACK~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PSR_LPT1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PSR_LPT1[6] .clock_enable_mode = "false";
defparam \b2v_inst1|PSR_LPT1[6] .lut_mask = "00ff";
defparam \b2v_inst1|PSR_LPT1[6] .operation_mode = "normal";
defparam \b2v_inst1|PSR_LPT1[6] .output_mode = "reg_only";
defparam \b2v_inst1|PSR_LPT1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P46
flex10ke_lcell \b2v_inst8|out_addr_data_reg~159 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~286  = \b2v_inst4|in_adress [0] & (\b2v_inst4|in_adress [1] # \b2v_inst1|PSR_LPT1 [6]) # !\b2v_inst8|out_addr_data_reg~76_combout 

	.dataa(\b2v_inst4|in_adress [0]),
	.datab(\b2v_inst4|in_adress [1]),
	.datac(\b2v_inst1|PSR_LPT1 [6]),
	.datad(\b2v_inst8|out_addr_data_reg~76_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~159_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst8|out_addr_data_reg~286 ));
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~159 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~159 .lut_mask = "a8ff";
defparam \b2v_inst8|out_addr_data_reg~159 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~159 .output_mode = "none";
defparam \b2v_inst8|out_addr_data_reg~159 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P46
flex10ke_lcell \b2v_inst8|out_addr_data_reg~174 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~174_combout  = (!\b2v_inst9|Selector25~6_combout  & (!\b2v_inst9|Selector25~3_combout  # !\b2v_inst9|Selector25~1_combout ) # !\b2v_inst8|out_addr_data_reg~77_combout ) & CASCADE(\b2v_inst8|out_addr_data_reg~286 )

	.dataa(\b2v_inst9|Selector25~1_combout ),
	.datab(\b2v_inst9|Selector25~3_combout ),
	.datac(\b2v_inst9|Selector25~6_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~77_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst8|out_addr_data_reg~286 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~174_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~174 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~174 .lut_mask = "07ff";
defparam \b2v_inst8|out_addr_data_reg~174 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~174 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~174 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P46
flex10ke_lcell \b2v_inst8|out_addr_data_reg[6] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [6] = DFFEA(\b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector25~7_combout  # !\b2v_inst8|out_addr_data_reg~174_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst4|Selector25~7_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~174_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[6] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[6] .lut_mask = "c0ff";
defparam \b2v_inst8|out_addr_data_reg[6] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[6] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M45
flex10ke_lcell \b2v_inst4|Selector22~1 (
// Equation(s):
// \b2v_inst4|Selector22~1_combout  = !\b2v_inst4|in_adress [4] & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [3]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector22~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector22~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector22~1 .lut_mask = "0003";
defparam \b2v_inst4|Selector22~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector22~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector22~1 .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_151
flex10ke_io \BUSY~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(\BUSY~dataout ),
	.padio(BUSY));
// synopsys translate_off
defparam \BUSY~I .feedback_mode = "from_pin";
defparam \BUSY~I .operation_mode = "input";
defparam \BUSY~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at LC5_M21
flex10ke_lcell \b2v_inst1|PSR_LPT1[7] (
// Equation(s):
// \b2v_inst1|PSR_LPT1 [7] = DFFEA(\BUSY~dataout , GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\BUSY~dataout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PSR_LPT1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PSR_LPT1[7] .clock_enable_mode = "false";
defparam \b2v_inst1|PSR_LPT1[7] .lut_mask = "ff00";
defparam \b2v_inst1|PSR_LPT1[7] .operation_mode = "normal";
defparam \b2v_inst1|PSR_LPT1[7] .output_mode = "reg_only";
defparam \b2v_inst1|PSR_LPT1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M21
flex10ke_lcell \b2v_inst8|out_addr_data_reg~82 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~82_combout  = !\b2v_inst4|is_config_space~regout  & (!\b2v_inst4|in_adress [1] & !\b2v_inst1|PSR_LPT1 [7] # !\b2v_inst4|in_adress [0])

	.dataa(\b2v_inst4|in_adress [1]),
	.datab(\b2v_inst1|PSR_LPT1 [7]),
	.datac(\b2v_inst4|in_adress [0]),
	.datad(\b2v_inst4|is_config_space~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~82_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~82 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~82 .lut_mask = "001f";
defparam \b2v_inst8|out_addr_data_reg~82 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~82 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~82 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M21
flex10ke_lcell \b2v_inst8|out_addr_data_reg~83 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~83_combout  = \b2v_inst8|out_addr_data_reg~41_combout  & \b2v_inst4|Selector22~1_combout  & \b2v_inst8|out_addr_data_reg~82_combout  & !\b2v_inst4|in_adress [5]

	.dataa(\b2v_inst8|out_addr_data_reg~41_combout ),
	.datab(\b2v_inst4|Selector22~1_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~82_combout ),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~83_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~83 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~83 .lut_mask = "0080";
defparam \b2v_inst8|out_addr_data_reg~83 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~83 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~83 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K19
flex10ke_lcell \b2v_inst9|Selector24~0 (
// Equation(s):
// \b2v_inst9|Selector24~0_combout  = \b2v_inst9|Selector26~0_combout  & (\b2v_inst4|in_adress [0] & (!\b2v_inst9|DLM_COM1 [7]) # !\b2v_inst4|in_adress [0] & \b2v_inst9|DLL_COM1 [7])

	.dataa(\b2v_inst9|Selector26~0_combout ),
	.datab(\b2v_inst9|DLL_COM1 [7]),
	.datac(\b2v_inst4|in_adress [0]),
	.datad(\b2v_inst9|DLM_COM1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector24~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector24~0 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector24~0 .lut_mask = "08a8";
defparam \b2v_inst9|Selector24~0 .operation_mode = "normal";
defparam \b2v_inst9|Selector24~0 .output_mode = "comb_only";
defparam \b2v_inst9|Selector24~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K15
flex10ke_lcell \b2v_inst9|MCR_COM1[7] (
// Equation(s):
// \b2v_inst9|MCR_COM1 [7] = DFFEA(\b2v_inst4|Mux0~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~4_combout , , )

	.dataa(\b2v_inst9|always36~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux0~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|MCR_COM1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|MCR_COM1[7] .clock_enable_mode = "true";
defparam \b2v_inst9|MCR_COM1[7] .lut_mask = "ff00";
defparam \b2v_inst9|MCR_COM1[7] .operation_mode = "normal";
defparam \b2v_inst9|MCR_COM1[7] .output_mode = "reg_only";
defparam \b2v_inst9|MCR_COM1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K15
flex10ke_lcell \b2v_inst9|Selector24~1 (
// Equation(s):
// \b2v_inst9|Selector24~1_combout  = \b2v_inst4|in_adress [1] & (!\b2v_inst4|in_adress [0]) # !\b2v_inst4|in_adress [1] & (\b2v_inst4|in_adress [0] & \b2v_inst9|LSR_COM1 [7] # !\b2v_inst4|in_adress [0] & (\b2v_inst9|MCR_COM1 [7]))

	.dataa(\b2v_inst9|LSR_COM1 [7]),
	.datab(\b2v_inst9|MCR_COM1 [7]),
	.datac(\b2v_inst4|in_adress [1]),
	.datad(\b2v_inst4|in_adress [0]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector24~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector24~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector24~1 .lut_mask = "0afc";
defparam \b2v_inst9|Selector24~1 .operation_mode = "normal";
defparam \b2v_inst9|Selector24~1 .output_mode = "comb_only";
defparam \b2v_inst9|Selector24~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K19
flex10ke_lcell \b2v_inst9|Selector24~2 (
// Equation(s):
// \b2v_inst9|Selector24~2_combout  = \b2v_inst9|Selector24~0_combout  # \b2v_inst9|Selector25~0_combout  & \b2v_inst9|Selector24~1_combout 

	.dataa(vcc),
	.datab(\b2v_inst9|Selector24~0_combout ),
	.datac(\b2v_inst9|Selector25~0_combout ),
	.datad(\b2v_inst9|Selector24~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector24~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector24~2 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector24~2 .lut_mask = "fccc";
defparam \b2v_inst9|Selector24~2 .operation_mode = "normal";
defparam \b2v_inst9|Selector24~2 .output_mode = "comb_only";
defparam \b2v_inst9|Selector24~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M19
flex10ke_lcell \b2v_inst9|Selector25~1 (
// Equation(s):
// \b2v_inst9|Selector25~1_combout  = !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [7] & !\b2v_inst9|LCR_COM1 [7]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [2]),
	.datac(\b2v_inst4|in_adress [7]),
	.datad(\b2v_inst9|LCR_COM1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector25~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector25~1 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector25~1 .lut_mask = "0003";
defparam \b2v_inst9|Selector25~1 .operation_mode = "normal";
defparam \b2v_inst9|Selector25~1 .output_mode = "comb_only";
defparam \b2v_inst9|Selector25~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P29
flex10ke_lcell \b2v_inst9|IER_COM1[7] (
// Equation(s):
// \b2v_inst9|IER_COM1 [7] = DFFEA(\b2v_inst4|Mux0~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst9|always36~2_combout , , )

	.dataa(\b2v_inst9|always36~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux0~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|IER_COM1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|IER_COM1[7] .clock_enable_mode = "true";
defparam \b2v_inst9|IER_COM1[7] .lut_mask = "ff00";
defparam \b2v_inst9|IER_COM1[7] .operation_mode = "normal";
defparam \b2v_inst9|IER_COM1[7] .output_mode = "reg_only";
defparam \b2v_inst9|IER_COM1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S18
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~55 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~55_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~208_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~208_combout  & (\b2v_inst9|FIFO_RX_COM1~55_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~55_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~55_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~208_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~55_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~55 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~55 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~55 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~55 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~55 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S32
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~23 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~23_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~214_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~214_combout  & (\b2v_inst9|FIFO_RX_COM1~23_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~23_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~23_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~214_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~23_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~23 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~23 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~23 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~23 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~23 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S12
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~190 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~190_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & \b2v_inst9|FIFO_RX_COM1~55_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~23_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~55_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1~23_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~190_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~190 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~190 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~190 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~190 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~190 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S34
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~119 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~119_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~224_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~224_combout  & (\b2v_inst9|FIFO_RX_COM1~119_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~119_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~119_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~224_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~119_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~119 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~119 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~119 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~119 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~119 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S12
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~191 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~191_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~190_combout  & (\b2v_inst9|FIFO_RX_COM1~119_regout ) # !\b2v_inst9|FIFO_RX_COM1~190_combout  & 
// \b2v_inst9|FIFO_RX_COM1~87_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~190_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~87_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datac(\b2v_inst9|FIFO_RX_COM1~190_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~119_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~191_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~191 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~191 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~191 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~191 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~191 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S21
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~39 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~39_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~210_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~210_combout  & (\b2v_inst9|FIFO_RX_COM1~39_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~39_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~39_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~210_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~39_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~39 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~39 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~39 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~39 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~39 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S31
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~7 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~7_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~218_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~218_combout  & (\b2v_inst9|FIFO_RX_COM1~7_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~7_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~7_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~218_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~7_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~7 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~7 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~7 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~7 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S31
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~192 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~192_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & \b2v_inst9|FIFO_RX_COM1~39_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~7_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datab(\b2v_inst9|FIFO_RX_COM1~39_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datad(\b2v_inst9|FIFO_RX_COM1~7_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~192_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~192 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~192 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~192 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~192 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~192 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S13
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~103 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~103_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~226_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~226_combout  & (\b2v_inst9|FIFO_RX_COM1~103_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~103_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~103_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~226_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~103_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~103 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~103 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~103 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~103 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~103 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S20
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~193 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~193_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~192_combout  & (\b2v_inst9|FIFO_RX_COM1~103_regout ) # !\b2v_inst9|FIFO_RX_COM1~192_combout  & 
// \b2v_inst9|FIFO_RX_COM1~71_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~192_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~71_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datac(\b2v_inst9|FIFO_RX_COM1~192_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~103_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~193_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~193 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~193 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~193 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~193 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~193 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S20
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~194 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~194_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & \b2v_inst9|FIFO_RX_COM1~191_combout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1] & (\b2v_inst9|FIFO_RX_COM1~193_combout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datab(\b2v_inst9|FIFO_RX_COM1~191_combout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [1]),
	.datad(\b2v_inst9|FIFO_RX_COM1~193_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~194_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~194 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~194 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~194 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~194 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~194 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S49
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~95 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~95_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~204_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~204_combout  & (\b2v_inst9|FIFO_RX_COM1~95_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~95_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~95_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~204_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~95_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~95 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~95 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~95 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~95 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~95 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S10
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~31 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~31_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~220_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~220_combout  & (\b2v_inst9|FIFO_RX_COM1~31_regout )) # !\b2v_inst9|Equal15~13_combout  & 
// (\b2v_inst9|FIFO_RX_COM1~31_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~31_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~220_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~31_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~31 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~31 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~31 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~31 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~31 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_S20
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~195 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~195_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & 
// (\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & \b2v_inst9|FIFO_RX_COM1~95_regout  # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3] & (\b2v_inst9|FIFO_RX_COM1~31_regout ))

	.dataa(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datab(\b2v_inst9|FIFO_RX_COM1~95_regout ),
	.datac(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [3]),
	.datad(\b2v_inst9|FIFO_RX_COM1~31_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~195_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~195 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~195 .lut_mask = "e5e0";
defparam \b2v_inst9|FIFO_RX_COM1~195 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~195 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~195 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_S16
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~127 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~127_regout  = DFFEA(\b2v_inst9|Equal15~13_combout  & (\b2v_inst9|FIFO_RX_COM1~228_combout  & \b2v_inst9|RSR_COM1 [8] # !\b2v_inst9|FIFO_RX_COM1~228_combout  & (\b2v_inst9|FIFO_RX_COM1~127_regout )) # !\b2v_inst9|Equal15~13_combout  
// & (\b2v_inst9|FIFO_RX_COM1~127_regout ), GLOBAL(\b2v_inst9|baudclk_RX~regout ), , , , , )

	.dataa(\b2v_inst9|RSR_COM1 [8]),
	.datab(\b2v_inst9|FIFO_RX_COM1~127_regout ),
	.datac(\b2v_inst9|Equal15~13_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~228_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\b2v_inst9|baudclk_RX~regout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|FIFO_RX_COM1~127_regout ),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~127 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~127 .lut_mask = "accc";
defparam \b2v_inst9|FIFO_RX_COM1~127 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~127 .output_mode = "reg_only";
defparam \b2v_inst9|FIFO_RX_COM1~127 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_S20
flex10ke_lcell \b2v_inst9|FIFO_RX_COM1~196 (
// Equation(s):
// \b2v_inst9|FIFO_RX_COM1~196_combout  = \b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~195_combout  & (\b2v_inst9|FIFO_RX_COM1~127_regout ) # !\b2v_inst9|FIFO_RX_COM1~195_combout  & 
// \b2v_inst9|FIFO_RX_COM1~63_regout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2] & (\b2v_inst9|FIFO_RX_COM1~195_combout )

	.dataa(\b2v_inst9|FIFO_RX_COM1~63_regout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [2]),
	.datac(\b2v_inst9|FIFO_RX_COM1~195_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~127_regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|FIFO_RX_COM1~196_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|FIFO_RX_COM1~196 .clock_enable_mode = "false";
defparam \b2v_inst9|FIFO_RX_COM1~196 .lut_mask = "f838";
defparam \b2v_inst9|FIFO_RX_COM1~196 .operation_mode = "normal";
defparam \b2v_inst9|FIFO_RX_COM1~196 .output_mode = "comb_only";
defparam \b2v_inst9|FIFO_RX_COM1~196 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_S20
flex10ke_lcell \b2v_inst9|RBR_COM1[7] (
// Equation(s):
// \b2v_inst9|RBR_COM1 [7] = DFFEA(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (\b2v_inst9|FIFO_RX_COM1~194_combout  & (!\b2v_inst9|FIFO_RX_COM1~196_combout ) # !\b2v_inst9|FIFO_RX_COM1~194_combout  & 
// !\b2v_inst9|FIFO_RX_COM1~189_combout ) # !\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0] & (!\b2v_inst9|FIFO_RX_COM1~194_combout ), GLOBAL(\clk~dataout ), \reset~dataout , , , , )

	.dataa(\b2v_inst9|FIFO_RX_COM1~189_combout ),
	.datab(\b2v_inst9|FIFO_RX_COM1_raddr_rtl_5|wysi_counter|counter_cell [0]),
	.datac(\b2v_inst9|FIFO_RX_COM1~194_combout ),
	.datad(\b2v_inst9|FIFO_RX_COM1~196_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst9|RBR_COM1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|RBR_COM1[7] .clock_enable_mode = "false";
defparam \b2v_inst9|RBR_COM1[7] .lut_mask = "07c7";
defparam \b2v_inst9|RBR_COM1[7] .operation_mode = "normal";
defparam \b2v_inst9|RBR_COM1[7] .output_mode = "reg_only";
defparam \b2v_inst9|RBR_COM1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_S20
flex10ke_lcell \b2v_inst9|Selector24~3 (
// Equation(s):
// \b2v_inst9|Selector24~3_combout  = \b2v_inst4|in_adress [1] & (\b2v_inst4|in_adress [0]) # !\b2v_inst4|in_adress [1] & (\b2v_inst4|in_adress [0] & \b2v_inst9|IER_COM1 [7] # !\b2v_inst4|in_adress [0] & (!\b2v_inst9|RBR_COM1 [7]))

	.dataa(\b2v_inst4|in_adress [1]),
	.datab(\b2v_inst9|IER_COM1 [7]),
	.datac(\b2v_inst4|in_adress [0]),
	.datad(\b2v_inst9|RBR_COM1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector24~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector24~3 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector24~3 .lut_mask = "e0e5";
defparam \b2v_inst9|Selector24~3 .operation_mode = "normal";
defparam \b2v_inst9|Selector24~3 .output_mode = "comb_only";
defparam \b2v_inst9|Selector24~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M19
flex10ke_lcell \b2v_inst9|Selector24~4 (
// Equation(s):
// \b2v_inst9|Selector24~4_combout  = \b2v_inst4|in_adress [1] & (\b2v_inst9|Selector24~3_combout  & (\b2v_inst9|LCR_COM1 [7]) # !\b2v_inst9|Selector24~3_combout  & \b2v_inst9|com_state.COMF_RESET~regout ) # !\b2v_inst4|in_adress [1] & 
// (\b2v_inst9|Selector24~3_combout )

	.dataa(\b2v_inst9|com_state.COMF_RESET~regout ),
	.datab(\b2v_inst4|in_adress [1]),
	.datac(\b2v_inst9|Selector24~3_combout ),
	.datad(\b2v_inst9|LCR_COM1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector24~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector24~4 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector24~4 .lut_mask = "f838";
defparam \b2v_inst9|Selector24~4 .operation_mode = "normal";
defparam \b2v_inst9|Selector24~4 .output_mode = "comb_only";
defparam \b2v_inst9|Selector24~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M19
flex10ke_lcell \b2v_inst9|Selector24~5 (
// Equation(s):
// \b2v_inst9|Selector24~5_combout  = \b2v_inst9|Selector24~2_combout  # \b2v_inst9|Selector25~1_combout  & \b2v_inst9|Selector24~4_combout 

	.dataa(vcc),
	.datab(\b2v_inst9|Selector24~2_combout ),
	.datac(\b2v_inst9|Selector25~1_combout ),
	.datad(\b2v_inst9|Selector24~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst9|Selector24~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst9|Selector24~5 .clock_enable_mode = "false";
defparam \b2v_inst9|Selector24~5 .lut_mask = "fccc";
defparam \b2v_inst9|Selector24~5 .operation_mode = "normal";
defparam \b2v_inst9|Selector24~5 .output_mode = "comb_only";
defparam \b2v_inst9|Selector24~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M21
flex10ke_lcell \b2v_inst8|out_addr_data_reg~84 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~84_combout  = \b2v_inst8|out_addr_data_reg~77_combout  & (\b2v_inst9|Selector24~5_combout  # \b2v_inst4|is_BAR1_DEVICE1_address~regout  & \b2v_inst8|out_addr_data_reg~83_combout ) # !\b2v_inst8|out_addr_data_reg~77_combout  & 
// \b2v_inst4|is_BAR1_DEVICE1_address~regout  & \b2v_inst8|out_addr_data_reg~83_combout 

	.dataa(\b2v_inst8|out_addr_data_reg~77_combout ),
	.datab(\b2v_inst4|is_BAR1_DEVICE1_address~regout ),
	.datac(\b2v_inst8|out_addr_data_reg~83_combout ),
	.datad(\b2v_inst9|Selector24~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~84_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~84 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~84 .lut_mask = "eac0";
defparam \b2v_inst8|out_addr_data_reg~84 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~84 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~84 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M27
flex10ke_lcell \b2v_inst4|Selector24~0 (
// Equation(s):
// \b2v_inst4|Selector24~0_combout  = !\b2v_inst4|in_adress [4] & !\b2v_inst4|in_adress [8] & (\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [7] # !\b2v_inst4|in_adress [5])

	.dataa(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [7]),
	.datab(\b2v_inst4|in_adress [5]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector24~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector24~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector24~0 .lut_mask = "000b";
defparam \b2v_inst4|Selector24~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector24~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector24~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M39
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[7] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [7] = DFFEA(\ad[7]~24  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[7]~24 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[7] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[7] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[7] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[7] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M27
flex10ke_lcell \b2v_inst4|Selector24~1 (
// Equation(s):
// \b2v_inst4|Selector24~1_combout  = \b2v_inst4|Equal5~3_combout  & (\b2v_inst4|Selector24~0_combout  # \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [7] & \b2v_inst4|Equal25~0_combout )

	.dataa(\b2v_inst4|Equal5~3_combout ),
	.datab(\b2v_inst4|Selector24~0_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [7]),
	.datad(\b2v_inst4|Equal25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector24~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector24~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector24~1 .lut_mask = "a888";
defparam \b2v_inst4|Selector24~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector24~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector24~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P14
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[7] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [7] = DFFEA(\ad[7]~24  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[7]~24 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[7] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[7] .lut_mask = "fff0";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[7] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[7] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P8
flex10ke_lcell \b2v_inst4|Selector24~2 (
// Equation(s):
// \b2v_inst4|Selector24~2_combout  = \b2v_inst4|in_adress [5] & \b2v_inst4|in_adress [3] & \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [7] & !\b2v_inst4|in_adress [8]

	.dataa(\b2v_inst4|in_adress [5]),
	.datab(\b2v_inst4|in_adress [3]),
	.datac(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [7]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector24~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector24~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector24~2 .lut_mask = "0080";
defparam \b2v_inst4|Selector24~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector24~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector24~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P34
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[7] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [7] = DFFEA(\ad[7]~24  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[7]~24 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[7] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[7] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[7] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[7] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P8
flex10ke_lcell \b2v_inst4|Selector24~3 (
// Equation(s):
// \b2v_inst4|Selector24~3_combout  = \b2v_inst4|in_adress [5] & \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [7] & \b2v_inst4|in_adress [3] # !\b2v_inst4|in_adress [5] & (!\b2v_inst4|in_adress [3] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [7])

	.dataa(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [7]),
	.datab(\b2v_inst4|in_adress [5]),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [7]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector24~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector24~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector24~3 .lut_mask = "8380";
defparam \b2v_inst4|Selector24~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector24~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector24~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P8
flex10ke_lcell \b2v_inst4|Selector24~4 (
// Equation(s):
// \b2v_inst4|Selector24~4_combout  = \b2v_inst4|Equal10~1_combout  & (\b2v_inst4|Selector24~2_combout  # \b2v_inst4|in_adress [8] & \b2v_inst4|Selector24~3_combout )

	.dataa(\b2v_inst4|Equal10~1_combout ),
	.datab(\b2v_inst4|Selector24~2_combout ),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|Selector24~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector24~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector24~4 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector24~4 .lut_mask = "a888";
defparam \b2v_inst4|Selector24~4 .operation_mode = "normal";
defparam \b2v_inst4|Selector24~4 .output_mode = "comb_only";
defparam \b2v_inst4|Selector24~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M43
flex10ke_lcell \b2v_inst8|out_addr_data_reg[7] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [7] = DFFEA(\b2v_inst8|out_addr_data_reg~84_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & (\b2v_inst4|Selector24~1_combout  # \b2v_inst4|Selector24~4_combout ), GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~84_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst4|Selector24~1_combout ),
	.datad(\b2v_inst4|Selector24~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[7] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[7] .lut_mask = "eeea";
defparam \b2v_inst8|out_addr_data_reg[7] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[7] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[7] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M31
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[8] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [8] = DFFEA(\ad[8]~23  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[8]~23 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [8]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[8] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[8] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[8] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[8] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P52
flex10ke_lcell \b2v_inst8|out_addr_data_reg~87 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~87_combout  = \b2v_inst8|out_addr_data_reg~86_combout  & (\b2v_inst4|in_adress [3] & \b2v_inst4|in_adress [2] # !\b2v_inst4|in_adress [3] & !\b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [8])

	.dataa(\b2v_inst8|out_addr_data_reg~86_combout ),
	.datab(\b2v_inst4|in_adress [3]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~87_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~87 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~87 .lut_mask = "8280";
defparam \b2v_inst8|out_addr_data_reg~87 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~87 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~87 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M45
flex10ke_lcell \b2v_inst4|Selector23~1 (
// Equation(s):
// \b2v_inst4|Selector23~1_combout  = \b2v_inst4|in_adress [5] & (\b2v_inst4|in_adress [4] # \b2v_inst4|in_adress [2] & \b2v_inst4|in_adress [3]) # !\b2v_inst4|in_adress [5] & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [3] & !\b2v_inst4|in_adress [4]

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|in_adress [3]),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector23~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector23~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector23~1 .lut_mask = "f081";
defparam \b2v_inst4|Selector23~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector23~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector23~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_S47
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[8] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [8] = DFFEA(VCC, GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [8]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[8] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[8] .lut_mask = "ffff";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[8] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[8] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_S47
flex10ke_lcell \b2v_inst4|Selector23~2 (
// Equation(s):
// \b2v_inst4|Selector23~2_combout  = \b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [8] & \b2v_inst4|in_adress [2] & \b2v_inst4|in_adress [3]

	.dataa(vcc),
	.datab(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE1 [8]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector23~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector23~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector23~2 .lut_mask = "c000";
defparam \b2v_inst4|Selector23~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector23~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector23~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M45
flex10ke_lcell \b2v_inst4|Selector23~3 (
// Equation(s):
// \b2v_inst4|Selector23~3_combout  = \b2v_inst4|in_adress [4] & (\b2v_inst4|Selector23~1_combout  & (\b2v_inst4|Selector23~2_combout ) # !\b2v_inst4|Selector23~1_combout  & \b2v_inst4|Selector23~0_combout ) # !\b2v_inst4|in_adress [4] & 
// (\b2v_inst4|Selector23~1_combout )

	.dataa(\b2v_inst4|Selector23~0_combout ),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|Selector23~1_combout ),
	.datad(\b2v_inst4|Selector23~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector23~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector23~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector23~3 .lut_mask = "f838";
defparam \b2v_inst4|Selector23~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector23~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector23~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P52
flex10ke_lcell \b2v_inst8|out_addr_data_reg~88 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~88_combout  = \b2v_inst8|out_addr_data_reg~87_combout  # \b2v_inst4|in_adress [8] & \b2v_inst4|Selector23~3_combout 

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~87_combout ),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|Selector23~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~88_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~88 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~88 .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg~88 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~88 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~88 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P52
flex10ke_lcell \b2v_inst8|out_addr_data_reg[8] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [8] = DFFEA(\b2v_inst8|out_addr_data_reg~45_combout  & (\b2v_inst8|out_addr_data_reg~46_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst8|out_addr_data_reg~88_combout ) # !\b2v_inst8|out_addr_data_reg~45_combout 
//  & \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst8|out_addr_data_reg~88_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~45_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~88_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [8]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[8] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[8] .lut_mask = "eac0";
defparam \b2v_inst8|out_addr_data_reg[8] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[8] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[8] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M2
flex10ke_lcell \b2v_inst4|Selector22~2 (
// Equation(s):
// \b2v_inst4|Selector22~2_combout  = !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [9] & !\b2v_inst4|in_adress [3] # !\b2v_inst4|in_adress [4])

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [9]),
	.datab(\b2v_inst4|in_adress [3]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector22~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector22~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector22~2 .lut_mask = "002f";
defparam \b2v_inst4|Selector22~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector22~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector22~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M2
flex10ke_lcell \b2v_inst4|Selector22~3 (
// Equation(s):
// \b2v_inst4|Selector22~3_combout  = \b2v_inst4|Equal21~0_combout  & (\b2v_inst4|Selector22~2_combout  # \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [9] & \b2v_inst4|Selector22~0_combout )

	.dataa(\b2v_inst4|Equal21~0_combout ),
	.datab(\b2v_inst4|Selector22~2_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [9]),
	.datad(\b2v_inst4|Selector22~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector22~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector22~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector22~3 .lut_mask = "a888";
defparam \b2v_inst4|Selector22~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector22~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector22~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M45
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[9] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [9] = DFFEA(\ad[9]~22  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[9]~22 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [9]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[9] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[9] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[9] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[9] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M45
flex10ke_lcell \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[9] (
// Equation(s):
// \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [9] = DFFEA(VCC, GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_LAT_INTERRUPT_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [9]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[9] .clock_enable_mode = "true";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[9] .lut_mask = "ffff";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[9] .operation_mode = "normal";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[9] .output_mode = "reg_only";
defparam \b2v_inst4|INTERUPT_PIN_LINE_DEVICE0[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M45
flex10ke_lcell \b2v_inst4|Selector22~8 (
// Equation(s):
// \b2v_inst4|Selector22~17  = \b2v_inst4|in_adress [4] & (\b2v_inst4|in_adress [8] # !\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [9]) # !\b2v_inst4|in_adress [4] & !\b2v_inst4|in_adress [8] # !\b2v_inst4|Equal16~0_combout 

	.dataa(\b2v_inst4|in_adress [4]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|INTERUPT_PIN_LINE_DEVICE0 [9]),
	.datad(\b2v_inst4|Equal16~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector22~8_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Selector22~17 ));
// synopsys translate_off
defparam \b2v_inst4|Selector22~8 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector22~8 .lut_mask = "9bff";
defparam \b2v_inst4|Selector22~8 .operation_mode = "normal";
defparam \b2v_inst4|Selector22~8 .output_mode = "none";
defparam \b2v_inst4|Selector22~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M45
flex10ke_lcell \b2v_inst4|Selector22~10 (
// Equation(s):
// \b2v_inst4|Selector22~10_combout  = (\b2v_inst4|in_adress [5] & (\b2v_inst4|in_adress [8] # !\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [9]) # !\b2v_inst4|Selector22~1_combout ) & CASCADE(\b2v_inst4|Selector22~17 )

	.dataa(\b2v_inst4|in_adress [5]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [9]),
	.datad(\b2v_inst4|Selector22~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Selector22~17 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector22~10_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector22~10 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector22~10 .lut_mask = "8aff";
defparam \b2v_inst4|Selector22~10 .operation_mode = "normal";
defparam \b2v_inst4|Selector22~10 .output_mode = "comb_only";
defparam \b2v_inst4|Selector22~10 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M50
flex10ke_lcell \b2v_inst8|out_addr_data_reg[9] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [9] = DFFEA(\b2v_inst8|out_addr_data_reg~54_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & (\b2v_inst4|Selector22~3_combout  # !\b2v_inst4|Selector22~10_combout ), GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~54_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst4|Selector22~3_combout ),
	.datad(\b2v_inst4|Selector22~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [9]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[9] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[9] .lut_mask = "eaee";
defparam \b2v_inst8|out_addr_data_reg[9] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[9] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[9] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M40
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[10] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [10] = DFFEA(\ad[10]~21  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[10]~21 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [10]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[10] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[10] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[10] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[10] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M14
flex10ke_lcell \b2v_inst8|out_addr_data_reg~86 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~86_combout  = \b2v_inst4|in_adress [5] & !\b2v_inst4|in_adress [4] & !\b2v_inst4|in_adress [8]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [5]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~86_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~86 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~86 .lut_mask = "000c";
defparam \b2v_inst8|out_addr_data_reg~86 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~86 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~86 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M30
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[10] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [10] = DFFEA(\ad[10]~21  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[10]~21 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [10]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[10] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[10] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[10] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[10] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P52
flex10ke_lcell \b2v_inst4|Selector21~5 (
// Equation(s):
// \b2v_inst4|Selector21~5_combout  = !\b2v_inst4|in_adress [5] & (\b2v_inst4|in_adress [8] & \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [10] & \b2v_inst4|in_adress [4] # !\b2v_inst4|in_adress [8] & (!\b2v_inst4|in_adress [4]))

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [10]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector21~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector21~5 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector21~5 .lut_mask = "0083";
defparam \b2v_inst4|Selector21~5 .operation_mode = "normal";
defparam \b2v_inst4|Selector21~5 .output_mode = "comb_only";
defparam \b2v_inst4|Selector21~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P52
flex10ke_lcell \b2v_inst4|Selector21~6 (
// Equation(s):
// \b2v_inst4|Selector21~13  = \b2v_inst4|in_adress [2] # !\b2v_inst4|Selector21~5_combout  & (!\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [10] # !\b2v_inst8|out_addr_data_reg~86_combout )

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst8|out_addr_data_reg~86_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [10]),
	.datad(\b2v_inst4|Selector21~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector21~6_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Selector21~13 ));
// synopsys translate_off
defparam \b2v_inst4|Selector21~6 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector21~6 .lut_mask = "aabf";
defparam \b2v_inst4|Selector21~6 .operation_mode = "normal";
defparam \b2v_inst4|Selector21~6 .output_mode = "none";
defparam \b2v_inst4|Selector21~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P52
flex10ke_lcell \b2v_inst4|Selector21~8 (
// Equation(s):
// \b2v_inst4|Selector21~8_combout  = (\b2v_inst4|in_adress [5] # !\b2v_inst4|in_adress [2] # !\b2v_inst4|Equal33~1_combout  # !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [10]) & CASCADE(\b2v_inst4|Selector21~13 )

	.dataa(\b2v_inst4|in_adress [5]),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [10]),
	.datac(\b2v_inst4|Equal33~1_combout ),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Selector21~13 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector21~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector21~8 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector21~8 .lut_mask = "bfff";
defparam \b2v_inst4|Selector21~8 .operation_mode = "normal";
defparam \b2v_inst4|Selector21~8 .output_mode = "comb_only";
defparam \b2v_inst4|Selector21~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P52
flex10ke_lcell \b2v_inst8|out_addr_data_reg[10] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [10] = DFFEA(\b2v_inst8|out_addr_data_reg~61_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & !\b2v_inst4|Selector21~8_combout  & !\b2v_inst4|in_adress [3], GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~61_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst4|Selector21~8_combout ),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [10]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[10] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[10] .lut_mask = "aaae";
defparam \b2v_inst8|out_addr_data_reg[10] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[10] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[10] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M16
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[11] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [11] = DFFEA(\ad[11]~20  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[11]~20 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [11]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[11] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[11] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[11] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[11] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M24
flex10ke_lcell \b2v_inst8|out_addr_data_reg~161 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~161_combout  = !\b2v_inst4|in_adress [5] & (\b2v_inst4|in_adress [8] & \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [11] & \b2v_inst4|in_adress [4] # !\b2v_inst4|in_adress [8] & (!\b2v_inst4|in_adress [4]))

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [11]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~161_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~161 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~161 .lut_mask = "0083";
defparam \b2v_inst8|out_addr_data_reg~161 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~161 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~161 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M24
flex10ke_lcell \b2v_inst8|out_addr_data_reg~162 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~290  = \b2v_inst4|in_adress [2] # !\b2v_inst8|out_addr_data_reg~161_combout  & (!\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [11] # !\b2v_inst8|out_addr_data_reg~86_combout )

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst8|out_addr_data_reg~86_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [11]),
	.datad(\b2v_inst8|out_addr_data_reg~161_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~162_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst8|out_addr_data_reg~290 ));
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~162 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~162 .lut_mask = "aabf";
defparam \b2v_inst8|out_addr_data_reg~162 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~162 .output_mode = "none";
defparam \b2v_inst8|out_addr_data_reg~162 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M24
flex10ke_lcell \b2v_inst8|out_addr_data_reg~175 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~175_combout  = (\b2v_inst4|in_adress [5] # !\b2v_inst4|in_adress [2] # !\b2v_inst4|Equal33~1_combout  # !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [11]) & CASCADE(\b2v_inst8|out_addr_data_reg~290 )

	.dataa(\b2v_inst4|in_adress [5]),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [11]),
	.datac(\b2v_inst4|Equal33~1_combout ),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst8|out_addr_data_reg~290 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~175_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~175 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~175 .lut_mask = "bfff";
defparam \b2v_inst8|out_addr_data_reg~175 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~175 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~175 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M24
flex10ke_lcell \b2v_inst8|out_addr_data_reg~93 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~93_combout  = \b2v_inst4|Equal5~0_combout  & (\b2v_inst4|Equal16~0_combout  # !\b2v_inst4|in_adress [3] & !\b2v_inst8|out_addr_data_reg~175_combout ) # !\b2v_inst4|Equal5~0_combout  & (!\b2v_inst4|in_adress [3] & 
// !\b2v_inst8|out_addr_data_reg~175_combout )

	.dataa(\b2v_inst4|Equal5~0_combout ),
	.datab(\b2v_inst4|Equal16~0_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst8|out_addr_data_reg~175_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~93_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~93 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~93 .lut_mask = "888f";
defparam \b2v_inst8|out_addr_data_reg~93 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~93 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~93 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M48
flex10ke_lcell \b2v_inst8|out_addr_data_reg[11] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [11] = DFFEA(\b2v_inst8|out_addr_data_reg~66_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst8|out_addr_data_reg~93_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~66_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~93_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [11]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[11] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[11] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[11] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[11] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[11] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_N27
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[12] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [12] = DFFEA(\ad[12]~19  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[12]~19 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [12]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[12] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[12] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[12] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[12] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P48
flex10ke_lcell \b2v_inst4|Selector19~4 (
// Equation(s):
// \b2v_inst4|Selector19~4_combout  = !\b2v_inst4|in_adress [5] & (\b2v_inst4|in_adress [8] & \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [12] & \b2v_inst4|in_adress [4] # !\b2v_inst4|in_adress [8] & (!\b2v_inst4|in_adress [4]))

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [12]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector19~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector19~4 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector19~4 .lut_mask = "0083";
defparam \b2v_inst4|Selector19~4 .operation_mode = "normal";
defparam \b2v_inst4|Selector19~4 .output_mode = "comb_only";
defparam \b2v_inst4|Selector19~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P48
flex10ke_lcell \b2v_inst4|Selector19~5 (
// Equation(s):
// \b2v_inst4|Selector19~11  = \b2v_inst4|in_adress [2] # !\b2v_inst4|Selector19~4_combout  & (!\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [12] # !\b2v_inst8|out_addr_data_reg~86_combout )

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst8|out_addr_data_reg~86_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [12]),
	.datad(\b2v_inst4|Selector19~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector19~5_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Selector19~11 ));
// synopsys translate_off
defparam \b2v_inst4|Selector19~5 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector19~5 .lut_mask = "aabf";
defparam \b2v_inst4|Selector19~5 .operation_mode = "normal";
defparam \b2v_inst4|Selector19~5 .output_mode = "none";
defparam \b2v_inst4|Selector19~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P48
flex10ke_lcell \b2v_inst4|Selector19~7 (
// Equation(s):
// \b2v_inst4|Selector19~7_combout  = (\b2v_inst4|in_adress [5] # !\b2v_inst4|in_adress [2] # !\b2v_inst4|Equal33~1_combout  # !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [12]) & CASCADE(\b2v_inst4|Selector19~11 )

	.dataa(\b2v_inst4|in_adress [5]),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [12]),
	.datac(\b2v_inst4|Equal33~1_combout ),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Selector19~11 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector19~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector19~7 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector19~7 .lut_mask = "bfff";
defparam \b2v_inst4|Selector19~7 .operation_mode = "normal";
defparam \b2v_inst4|Selector19~7 .output_mode = "comb_only";
defparam \b2v_inst4|Selector19~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P48
flex10ke_lcell \b2v_inst8|out_addr_data_reg[12] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [12] = DFFEA(\b2v_inst8|out_addr_data_reg~74_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & !\b2v_inst4|in_adress [3] & !\b2v_inst4|Selector19~7_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~74_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|Selector19~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [12]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[12] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[12] .lut_mask = "aaae";
defparam \b2v_inst8|out_addr_data_reg[12] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[12] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[12] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M25
flex10ke_lcell \b2v_inst4|Selector21~1 (
// Equation(s):
// \b2v_inst4|Selector21~1_combout  = !\b2v_inst4|in_adress [5] & (\b2v_inst4|in_adress [4] $ !\b2v_inst4|in_adress [8])

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector21~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector21~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector21~1 .lut_mask = "00c3";
defparam \b2v_inst4|Selector21~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector21~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector21~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M46
flex10ke_lcell \b2v_inst4|Selector18~1 (
// Equation(s):
// \b2v_inst4|Selector18~1_combout  = \b2v_inst4|in_adress [8] & \b2v_inst4|Selector18~0_combout  & (!\b2v_inst4|in_adress [3]) # !\b2v_inst4|in_adress [8] & (\b2v_inst4|in_adress [2] $ !\b2v_inst4|in_adress [3])

	.dataa(\b2v_inst4|Selector18~0_combout ),
	.datab(\b2v_inst4|in_adress [2]),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector18~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector18~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector18~1 .lut_mask = "0ac3";
defparam \b2v_inst4|Selector18~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector18~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector18~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P52
flex10ke_lcell \b2v_inst4|Selector4~0 (
// Equation(s):
// \b2v_inst4|Selector4~0_combout  = \b2v_inst8|out_addr_data_reg~86_combout  & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [3]

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~86_combout ),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector4~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector4~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector4~0 .lut_mask = "000c";
defparam \b2v_inst4|Selector4~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector4~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector4~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M46
flex10ke_lcell \b2v_inst4|Selector18~2 (
// Equation(s):
// \b2v_inst4|Selector18~2_combout  = \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [13] & (\b2v_inst4|Selector4~0_combout  # \b2v_inst4|Selector21~1_combout  & \b2v_inst4|Selector18~1_combout ) # !\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [13] & \b2v_inst4|Selector21~1_combout 
//  & \b2v_inst4|Selector18~1_combout 

	.dataa(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [13]),
	.datab(\b2v_inst4|Selector21~1_combout ),
	.datac(\b2v_inst4|Selector18~1_combout ),
	.datad(\b2v_inst4|Selector4~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector18~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector18~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector18~2 .lut_mask = "eac0";
defparam \b2v_inst4|Selector18~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector18~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector18~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M46
flex10ke_lcell \b2v_inst8|out_addr_data_reg[13] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [13] = DFFEA(\b2v_inst8|out_addr_data_reg~78_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector18~2_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~78_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst4|Selector18~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [13]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[13] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[13] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[13] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[13] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[13] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M25
flex10ke_lcell \b2v_inst4|Equal29~0 (
// Equation(s):
// \b2v_inst4|Equal29~0_combout  = \b2v_inst4|in_adress [5] & !\b2v_inst4|in_adress [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Equal29~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Equal29~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Equal29~0 .lut_mask = "00f0";
defparam \b2v_inst4|Equal29~0 .operation_mode = "normal";
defparam \b2v_inst4|Equal29~0 .output_mode = "comb_only";
defparam \b2v_inst4|Equal29~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M52
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[14] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [14] = DFFEA(\ad[14]~17  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[14]~17 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [14]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[14] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[14] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[14] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[14] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P12
flex10ke_lcell \b2v_inst4|Selector17~0 (
// Equation(s):
// \b2v_inst4|Selector17~0_combout  = \b2v_inst4|Equal9~0_combout  & (\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [14] # \b2v_inst4|in_adress [8] & \b2v_inst4|Equal8~0_combout ) # !\b2v_inst4|Equal9~0_combout  & \b2v_inst4|in_adress [8] & \b2v_inst4|Equal8~0_combout 

	.dataa(\b2v_inst4|Equal9~0_combout ),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|Equal8~0_combout ),
	.datad(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [14]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector17~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector17~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector17~0 .lut_mask = "eac0";
defparam \b2v_inst4|Selector17~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector17~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector17~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P47
flex10ke_lcell \b2v_inst4|Selector17~1 (
// Equation(s):
// \b2v_inst4|Selector17~1_combout  = \b2v_inst4|in_adress [4] & (\b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [14] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [14])) # !\b2v_inst4|in_adress [4] & (!\b2v_inst4|in_adress 
// [2])

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [14]),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [14]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector17~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector17~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector17~1 .lut_mask = "88f3";
defparam \b2v_inst4|Selector17~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector17~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector17~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P16
flex10ke_lcell \b2v_inst4|Selector17~2 (
// Equation(s):
// \b2v_inst4|Selector17~2_combout  = \b2v_inst4|Equal22~0_combout  & (\b2v_inst4|Selector17~1_combout  # \b2v_inst4|Equal29~0_combout  & \b2v_inst4|Selector17~0_combout ) # !\b2v_inst4|Equal22~0_combout  & \b2v_inst4|Equal29~0_combout  & 
// \b2v_inst4|Selector17~0_combout 

	.dataa(\b2v_inst4|Equal22~0_combout ),
	.datab(\b2v_inst4|Equal29~0_combout ),
	.datac(\b2v_inst4|Selector17~0_combout ),
	.datad(\b2v_inst4|Selector17~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector17~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector17~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector17~2 .lut_mask = "eac0";
defparam \b2v_inst4|Selector17~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector17~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector17~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P46
flex10ke_lcell \b2v_inst8|out_addr_data_reg[14] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [14] = DFFEA(\b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector17~2_combout  # !\b2v_inst8|out_addr_data_reg~174_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst4|Selector17~2_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~174_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [14]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[14] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[14] .lut_mask = "c0ff";
defparam \b2v_inst8|out_addr_data_reg[14] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[14] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[14] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_I38
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[15] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [15] = DFFEA(\ad[15]~16  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[15]~16 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [15]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[15] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[15] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[15] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[15] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_I38
flex10ke_lcell \b2v_inst4|Selector16~4 (
// Equation(s):
// \b2v_inst4|Selector16~4_combout  = !\b2v_inst4|in_adress [5] & (\b2v_inst4|in_adress [8] & \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [15] & \b2v_inst4|in_adress [4] # !\b2v_inst4|in_adress [8] & (!\b2v_inst4|in_adress [4]))

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [15]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector16~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector16~4 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector16~4 .lut_mask = "0083";
defparam \b2v_inst4|Selector16~4 .operation_mode = "normal";
defparam \b2v_inst4|Selector16~4 .output_mode = "comb_only";
defparam \b2v_inst4|Selector16~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_I38
flex10ke_lcell \b2v_inst4|Selector16~5 (
// Equation(s):
// \b2v_inst4|Selector16~11  = \b2v_inst4|in_adress [2] # !\b2v_inst4|Selector16~4_combout  & (!\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [15] # !\b2v_inst8|out_addr_data_reg~86_combout )

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst8|out_addr_data_reg~86_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [15]),
	.datad(\b2v_inst4|Selector16~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector16~5_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Selector16~11 ));
// synopsys translate_off
defparam \b2v_inst4|Selector16~5 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector16~5 .lut_mask = "aabf";
defparam \b2v_inst4|Selector16~5 .operation_mode = "normal";
defparam \b2v_inst4|Selector16~5 .output_mode = "none";
defparam \b2v_inst4|Selector16~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_I38
flex10ke_lcell \b2v_inst4|Selector16~7 (
// Equation(s):
// \b2v_inst4|Selector16~7_combout  = (\b2v_inst4|in_adress [5] # !\b2v_inst4|in_adress [2] # !\b2v_inst4|Equal33~1_combout  # !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [15]) & CASCADE(\b2v_inst4|Selector16~11 )

	.dataa(\b2v_inst4|in_adress [5]),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [15]),
	.datac(\b2v_inst4|Equal33~1_combout ),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Selector16~11 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector16~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector16~7 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector16~7 .lut_mask = "bfff";
defparam \b2v_inst4|Selector16~7 .operation_mode = "normal";
defparam \b2v_inst4|Selector16~7 .output_mode = "comb_only";
defparam \b2v_inst4|Selector16~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M43
flex10ke_lcell \b2v_inst8|out_addr_data_reg[15] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [15] = DFFEA(\b2v_inst8|out_addr_data_reg~84_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & !\b2v_inst4|in_adress [3] & !\b2v_inst4|Selector16~7_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~84_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|Selector16~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [15]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[15] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[15] .lut_mask = "aaae";
defparam \b2v_inst8|out_addr_data_reg[15] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[15] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[15] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M51
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[16] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [16] = DFFEA(\ad[16]~15  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[16]~15 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [16]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[16] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[16] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[16] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[16] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[16] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M51
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[16] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [16] = DFFEA(\ad[16]~15  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[16]~15 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [16]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[16] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[16] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[16] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[16] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[16] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P33
flex10ke_lcell \b2v_inst4|Selector15~1 (
// Equation(s):
// \b2v_inst4|Selector15~1_combout  = \b2v_inst4|in_adress [4] & \b2v_inst4|in_adress [8] & !\b2v_inst4|in_adress [5] & !\b2v_inst4|in_adress [3]

	.dataa(\b2v_inst4|in_adress [4]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector15~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector15~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector15~1 .lut_mask = "0008";
defparam \b2v_inst4|Selector15~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector15~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector15~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M23
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[16] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [16] = DFFEA(\ad[16]~15  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[16]~15 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [16]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[16] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[16] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[16] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[16] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[16] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_P12
flex10ke_lcell \b2v_inst4|Selector15~5 (
// Equation(s):
// \b2v_inst4|Selector15~5_combout  = \b2v_inst4|in_adress [8] & (\b2v_inst4|Equal8~0_combout  # \b2v_inst4|Equal9~0_combout  & \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [16]) # !\b2v_inst4|in_adress [8] & \b2v_inst4|Equal9~0_combout  & 
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [16]

	.dataa(\b2v_inst4|in_adress [8]),
	.datab(\b2v_inst4|Equal9~0_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [16]),
	.datad(\b2v_inst4|Equal8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector15~5_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector15~5 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector15~5 .lut_mask = "eac0";
defparam \b2v_inst4|Selector15~5 .operation_mode = "normal";
defparam \b2v_inst4|Selector15~5 .output_mode = "comb_only";
defparam \b2v_inst4|Selector15~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P33
flex10ke_lcell \b2v_inst4|Selector15~6 (
// Equation(s):
// \b2v_inst4|Selector15~13  = \b2v_inst4|in_adress [4] # !\b2v_inst4|Selector25~5_combout  & (!\b2v_inst4|Selector15~5_combout  # !\b2v_inst4|in_adress [5])

	.dataa(\b2v_inst4|in_adress [4]),
	.datab(\b2v_inst4|in_adress [5]),
	.datac(\b2v_inst4|Selector15~5_combout ),
	.datad(\b2v_inst4|Selector25~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector15~6_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Selector15~13 ));
// synopsys translate_off
defparam \b2v_inst4|Selector15~6 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector15~6 .lut_mask = "aabf";
defparam \b2v_inst4|Selector15~6 .operation_mode = "normal";
defparam \b2v_inst4|Selector15~6 .output_mode = "none";
defparam \b2v_inst4|Selector15~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P33
flex10ke_lcell \b2v_inst4|Selector15~8 (
// Equation(s):
// \b2v_inst4|Selector15~8_combout  = (\b2v_inst4|in_adress [2] & (!\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [16]) # !\b2v_inst4|in_adress [2] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [16] # !\b2v_inst4|Selector15~1_combout ) & CASCADE(\b2v_inst4|Selector15~13 )

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [16]),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [16]),
	.datad(\b2v_inst4|Selector15~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Selector15~13 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector15~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector15~8 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector15~8 .lut_mask = "1bff";
defparam \b2v_inst4|Selector15~8 .operation_mode = "normal";
defparam \b2v_inst4|Selector15~8 .output_mode = "comb_only";
defparam \b2v_inst4|Selector15~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_J51
flex10ke_lcell \b2v_inst8|out_addr_data_reg[16] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [16] = DFFEA(\b2v_inst8|out_addr_data_reg~45_combout  & (\b2v_inst8|out_addr_data_reg~46_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & !\b2v_inst4|Selector15~8_combout ) # !\b2v_inst8|out_addr_data_reg~45_combout  & 
// (\b2v_inst8|out_addr_data_reg~34_combout  & !\b2v_inst4|Selector15~8_combout ), GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~45_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~46_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst4|Selector15~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [16]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[16] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[16] .lut_mask = "88f8";
defparam \b2v_inst8|out_addr_data_reg[16] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[16] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[16] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M31
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[17] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [17] = DFFEA(\ad[17]~14  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[17]~14 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [17]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[17] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[17] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[17] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[17] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[17] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M31
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[17] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [17] = DFFEA(\ad[17]~14  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[17]~14 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [17]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[17] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[17] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[17] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[17] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[17] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M31
flex10ke_lcell \b2v_inst4|Selector14~0 (
// Equation(s):
// \b2v_inst4|Selector14~0_combout  = \b2v_inst4|Selector15~1_combout  & (\b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [17] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [17]))

	.dataa(\b2v_inst4|Selector15~1_combout ),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [17]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [17]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector14~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector14~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector14~0 .lut_mask = "88a0";
defparam \b2v_inst4|Selector14~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector14~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector14~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M24
flex10ke_lcell \b2v_inst4|Selector14~2 (
// Equation(s):
// \b2v_inst4|Selector14~2_combout  = !\b2v_inst4|in_adress [2] & (\b2v_inst4|in_adress [3] & (!\b2v_inst4|in_adress [5]) # !\b2v_inst4|in_adress [3] & \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [17] & \b2v_inst4|in_adress [5])

	.dataa(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [17]),
	.datab(\b2v_inst4|in_adress [3]),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector14~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector14~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector14~2 .lut_mask = "002c";
defparam \b2v_inst4|Selector14~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector14~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector14~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M50
flex10ke_lcell \b2v_inst4|Selector14~3 (
// Equation(s):
// \b2v_inst4|Selector14~3_combout  = !\b2v_inst4|in_adress [4] & (\b2v_inst4|in_adress [8] & \b2v_inst4|Selector14~1_combout  # !\b2v_inst4|in_adress [8] & (\b2v_inst4|Selector14~2_combout ))

	.dataa(\b2v_inst4|Selector14~1_combout ),
	.datab(\b2v_inst4|Selector14~2_combout ),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector14~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector14~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector14~3 .lut_mask = "00ac";
defparam \b2v_inst4|Selector14~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector14~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector14~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M50
flex10ke_lcell \b2v_inst8|out_addr_data_reg[17] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [17] = DFFEA(\b2v_inst8|out_addr_data_reg~54_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & (\b2v_inst4|Selector14~0_combout  # \b2v_inst4|Selector14~3_combout ), GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~54_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst4|Selector14~0_combout ),
	.datad(\b2v_inst4|Selector14~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [17]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[17] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[17] .lut_mask = "eeea";
defparam \b2v_inst8|out_addr_data_reg[17] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[17] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[17] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M33
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[18] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [18] = DFFEA(\ad[18]~13  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[18]~13 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [18]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[18] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[18] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[18] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[18] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[18] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M25
flex10ke_lcell \b2v_inst8|out_addr_data_reg~164 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~164_combout  = !\b2v_inst4|in_adress [5] & (\b2v_inst4|in_adress [8] & \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [18] & \b2v_inst4|in_adress [4] # !\b2v_inst4|in_adress [8] & (!\b2v_inst4|in_adress [4]))

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [18]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~164_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~164 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~164 .lut_mask = "0083";
defparam \b2v_inst8|out_addr_data_reg~164 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~164 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~164 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M25
flex10ke_lcell \b2v_inst8|out_addr_data_reg~165 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~294  = \b2v_inst4|in_adress [2] # !\b2v_inst8|out_addr_data_reg~164_combout  & (!\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [18] # !\b2v_inst8|out_addr_data_reg~86_combout )

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst8|out_addr_data_reg~86_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [18]),
	.datad(\b2v_inst8|out_addr_data_reg~164_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~165_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst8|out_addr_data_reg~294 ));
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~165 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~165 .lut_mask = "aabf";
defparam \b2v_inst8|out_addr_data_reg~165 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~165 .output_mode = "none";
defparam \b2v_inst8|out_addr_data_reg~165 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M25
flex10ke_lcell \b2v_inst8|out_addr_data_reg~176 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~176_combout  = (\b2v_inst4|in_adress [5] # !\b2v_inst4|in_adress [2] # !\b2v_inst4|Equal33~1_combout  # !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [18]) & CASCADE(\b2v_inst8|out_addr_data_reg~294 )

	.dataa(\b2v_inst4|in_adress [5]),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [18]),
	.datac(\b2v_inst4|Equal33~1_combout ),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst8|out_addr_data_reg~294 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~176_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~176 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~176 .lut_mask = "bfff";
defparam \b2v_inst8|out_addr_data_reg~176 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~176 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~176 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M24
flex10ke_lcell \b2v_inst8|out_addr_data_reg~102 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~102_combout  = \b2v_inst4|Equal5~0_combout  & (\b2v_inst4|Equal16~0_combout  # !\b2v_inst4|in_adress [3] & !\b2v_inst8|out_addr_data_reg~176_combout ) # !\b2v_inst4|Equal5~0_combout  & (!\b2v_inst4|in_adress [3] & 
// !\b2v_inst8|out_addr_data_reg~176_combout )

	.dataa(\b2v_inst4|Equal5~0_combout ),
	.datab(\b2v_inst4|Equal16~0_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst8|out_addr_data_reg~176_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~102_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~102 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~102 .lut_mask = "888f";
defparam \b2v_inst8|out_addr_data_reg~102 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~102 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~102 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_K49
flex10ke_lcell \b2v_inst8|out_addr_data_reg[18] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [18] = DFFEA(\b2v_inst8|out_addr_data_reg~61_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst8|out_addr_data_reg~102_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~61_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~102_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [18]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[18] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[18] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[18] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[18] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[18] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M30
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[19] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [19] = DFFEA(\ad[19]~12  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[19]~12 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [19]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[19] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[19] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[19] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[19] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[19] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_A32
flex10ke_lcell \b2v_inst4|Selector12~1 (
// Equation(s):
// \b2v_inst4|Selector12~1_combout  = \b2v_inst4|in_adress [2] & \b2v_inst4|Selector12~0_combout  # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [19] & \b2v_inst4|in_adress [4])

	.dataa(\b2v_inst4|Selector12~0_combout ),
	.datab(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [19]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector12~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector12~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector12~1 .lut_mask = "aac0";
defparam \b2v_inst4|Selector12~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector12~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector12~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_A32
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[19] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [19] = DFFEA(\ad[19]~12  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[19]~12 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [19]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[19] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[19] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[19] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[19] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[19] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_A32
flex10ke_lcell \b2v_inst4|Selector12~2 (
// Equation(s):
// \b2v_inst4|Selector12~2_combout  = \b2v_inst4|in_adress [5] & (\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [19] & !\b2v_inst4|in_adress [2]) # !\b2v_inst4|in_adress [5] & (\b2v_inst4|COMMAND_STATUS_DEVICE0 [19] # !\b2v_inst4|in_adress [2])

	.dataa(\b2v_inst4|COMMAND_STATUS_DEVICE0 [19]),
	.datab(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [19]),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector12~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector12~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector12~2 .lut_mask = "0acf";
defparam \b2v_inst4|Selector12~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector12~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector12~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_A32
flex10ke_lcell \b2v_inst4|Selector12~3 (
// Equation(s):
// \b2v_inst4|Selector12~3_combout  = \b2v_inst4|Equal5~0_combout  & (\b2v_inst4|Selector12~2_combout  # \b2v_inst4|Equal21~0_combout  & \b2v_inst4|Selector12~1_combout ) # !\b2v_inst4|Equal5~0_combout  & \b2v_inst4|Equal21~0_combout  & 
// \b2v_inst4|Selector12~1_combout 

	.dataa(\b2v_inst4|Equal5~0_combout ),
	.datab(\b2v_inst4|Equal21~0_combout ),
	.datac(\b2v_inst4|Selector12~1_combout ),
	.datad(\b2v_inst4|Selector12~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector12~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector12~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector12~3 .lut_mask = "eac0";
defparam \b2v_inst4|Selector12~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector12~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector12~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_A32
flex10ke_lcell \b2v_inst8|out_addr_data_reg[19] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [19] = DFFEA(\b2v_inst8|out_addr_data_reg~66_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector12~3_combout  & !\b2v_inst4|in_adress [3], GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~66_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst4|Selector12~3_combout ),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [19]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[19] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[19] .lut_mask = "aaea";
defparam \b2v_inst8|out_addr_data_reg[19] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[19] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[19] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M23
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[20] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [20] = DFFEA(\ad[20]~11  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[20]~11 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [20]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[20] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[20] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[20] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[20] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[20] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P12
flex10ke_lcell \b2v_inst4|Selector11~0 (
// Equation(s):
// \b2v_inst4|Selector11~0_combout  = \b2v_inst4|Equal29~0_combout  & (\b2v_inst4|Equal8~0_combout  # \b2v_inst4|Equal9~0_combout  & \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [20])

	.dataa(\b2v_inst4|Equal29~0_combout ),
	.datab(\b2v_inst4|Equal8~0_combout ),
	.datac(\b2v_inst4|Equal9~0_combout ),
	.datad(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [20]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector11~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector11~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector11~0 .lut_mask = "a888";
defparam \b2v_inst4|Selector11~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector11~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector11~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M29
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[20] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [20] = DFFEA(\ad[20]~11  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[20]~11 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [20]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[20] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[20] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[20] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[20] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[20] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M29
flex10ke_lcell \b2v_inst4|Selector11~1 (
// Equation(s):
// \b2v_inst4|Selector11~1_combout  = \b2v_inst4|in_adress [4] & (\b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [20] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [20])) # !\b2v_inst4|in_adress [4] & (!\b2v_inst4|in_adress 
// [2])

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [20]),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [20]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector11~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector11~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector11~1 .lut_mask = "88f3";
defparam \b2v_inst4|Selector11~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector11~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector11~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M29
flex10ke_lcell \b2v_inst4|Selector11~2 (
// Equation(s):
// \b2v_inst4|Selector11~2_combout  = \b2v_inst4|Selector11~0_combout  # \b2v_inst4|Equal22~0_combout  & \b2v_inst4|Selector11~1_combout 

	.dataa(vcc),
	.datab(\b2v_inst4|Selector11~0_combout ),
	.datac(\b2v_inst4|Equal22~0_combout ),
	.datad(\b2v_inst4|Selector11~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector11~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector11~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector11~2 .lut_mask = "fccc";
defparam \b2v_inst4|Selector11~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector11~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector11~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P48
flex10ke_lcell \b2v_inst8|out_addr_data_reg[20] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [20] = DFFEA(\b2v_inst8|out_addr_data_reg~74_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector11~2_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~74_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst4|Selector11~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [20]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[20] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[20] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[20] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[20] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[20] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M44
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[21] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [21] = DFFEA(\ad[21]~10  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[21]~10 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [21]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[21] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[21] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[21] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[21] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[21] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_N27
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[21] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [21] = DFFEA(\ad[21]~10  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[21]~10 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [21]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[21] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[21] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[21] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[21] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[21] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M14
flex10ke_lcell \b2v_inst8|out_addr_data_reg~167 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~167_combout  = !\b2v_inst4|in_adress [5] & (\b2v_inst4|in_adress [8] & \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [21] & \b2v_inst4|in_adress [4] # !\b2v_inst4|in_adress [8] & (!\b2v_inst4|in_adress [4]))

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [21]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~167_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~167 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~167 .lut_mask = "0083";
defparam \b2v_inst8|out_addr_data_reg~167 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~167 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~167 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M14
flex10ke_lcell \b2v_inst8|out_addr_data_reg~168 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~298  = \b2v_inst4|in_adress [2] # !\b2v_inst8|out_addr_data_reg~167_combout  & (!\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [21] # !\b2v_inst8|out_addr_data_reg~86_combout )

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst8|out_addr_data_reg~86_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [21]),
	.datad(\b2v_inst8|out_addr_data_reg~167_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~168_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst8|out_addr_data_reg~298 ));
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~168 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~168 .lut_mask = "aabf";
defparam \b2v_inst8|out_addr_data_reg~168 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~168 .output_mode = "none";
defparam \b2v_inst8|out_addr_data_reg~168 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M14
flex10ke_lcell \b2v_inst8|out_addr_data_reg~177 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~177_combout  = (\b2v_inst4|in_adress [5] # !\b2v_inst4|in_adress [2] # !\b2v_inst4|Equal33~1_combout  # !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [21]) & CASCADE(\b2v_inst8|out_addr_data_reg~298 )

	.dataa(\b2v_inst4|in_adress [5]),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [21]),
	.datac(\b2v_inst4|Equal33~1_combout ),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst8|out_addr_data_reg~298 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~177_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~177 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~177 .lut_mask = "bfff";
defparam \b2v_inst8|out_addr_data_reg~177 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~177 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~177 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M46
flex10ke_lcell \b2v_inst8|out_addr_data_reg~107 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~107_combout  = \b2v_inst4|Equal5~0_combout  & (\b2v_inst4|Equal16~0_combout  # !\b2v_inst4|in_adress [3] & !\b2v_inst8|out_addr_data_reg~177_combout ) # !\b2v_inst4|Equal5~0_combout  & (!\b2v_inst4|in_adress [3] & 
// !\b2v_inst8|out_addr_data_reg~177_combout )

	.dataa(\b2v_inst4|Equal5~0_combout ),
	.datab(\b2v_inst4|Equal16~0_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst8|out_addr_data_reg~177_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~107_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~107 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~107 .lut_mask = "888f";
defparam \b2v_inst8|out_addr_data_reg~107 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~107 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~107 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M46
flex10ke_lcell \b2v_inst8|out_addr_data_reg[21] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [21] = DFFEA(\b2v_inst8|out_addr_data_reg~78_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst8|out_addr_data_reg~107_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~78_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~107_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [21]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[21] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[21] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[21] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[21] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[21] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M30
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[22] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [22] = DFFEA(\ad[22]~9  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[22]~9 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [22]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[22] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[22] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[22] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[22] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[22] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P12
flex10ke_lcell \b2v_inst4|Selector9~0 (
// Equation(s):
// \b2v_inst4|Selector9~0_combout  = \b2v_inst4|in_adress [8] & (\b2v_inst4|Equal8~0_combout  # \b2v_inst4|Equal9~0_combout  & \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [22]) # !\b2v_inst4|in_adress [8] & \b2v_inst4|Equal9~0_combout  & 
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [22]

	.dataa(\b2v_inst4|in_adress [8]),
	.datab(\b2v_inst4|Equal9~0_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [22]),
	.datad(\b2v_inst4|Equal8~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector9~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector9~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector9~0 .lut_mask = "eac0";
defparam \b2v_inst4|Selector9~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector9~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector9~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M30
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[22] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [22] = DFFEA(\ad[22]~9  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[22]~9 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [22]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[22] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[22] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[22] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[22] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[22] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P16
flex10ke_lcell \b2v_inst4|Selector9~1 (
// Equation(s):
// \b2v_inst4|Selector9~1_combout  = \b2v_inst4|in_adress [4] & (\b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [22] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [22])) # !\b2v_inst4|in_adress [4] & (!\b2v_inst4|in_adress 
// [2])

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [22]),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [22]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector9~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector9~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector9~1 .lut_mask = "88f3";
defparam \b2v_inst4|Selector9~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector9~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector9~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_P16
flex10ke_lcell \b2v_inst4|Selector9~2 (
// Equation(s):
// \b2v_inst4|Selector9~2_combout  = \b2v_inst4|Equal22~0_combout  & (\b2v_inst4|Selector9~1_combout  # \b2v_inst4|Equal29~0_combout  & \b2v_inst4|Selector9~0_combout ) # !\b2v_inst4|Equal22~0_combout  & \b2v_inst4|Equal29~0_combout  & 
// \b2v_inst4|Selector9~0_combout 

	.dataa(\b2v_inst4|Equal22~0_combout ),
	.datab(\b2v_inst4|Equal29~0_combout ),
	.datac(\b2v_inst4|Selector9~0_combout ),
	.datad(\b2v_inst4|Selector9~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector9~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector9~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector9~2 .lut_mask = "eac0";
defparam \b2v_inst4|Selector9~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector9~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector9~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P46
flex10ke_lcell \b2v_inst8|out_addr_data_reg[22] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [22] = DFFEA(\b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector9~2_combout  # !\b2v_inst8|out_addr_data_reg~174_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst4|Selector9~2_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~174_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [22]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[22] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[22] .lut_mask = "c0ff";
defparam \b2v_inst8|out_addr_data_reg[22] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[22] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[22] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M23
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[23] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [23] = DFFEA(\ad[23]~8  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[23]~8 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [23]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[23] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[23] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[23] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[23] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[23] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_P11
flex10ke_lcell \b2v_inst4|COMMAND_STATUS_DEVICE1[23] (
// Equation(s):
// \b2v_inst4|COMMAND_STATUS_DEVICE1 [23] = DFFEA(\ad[23]~8  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[23]~8 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|COMMAND_STATUS_DEVICE1 [23]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[23] .clock_enable_mode = "true";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[23] .lut_mask = "fff0";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[23] .operation_mode = "normal";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[23] .output_mode = "reg_only";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE1[23] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P11
flex10ke_lcell \b2v_inst8|out_addr_data_reg~112 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~112_combout  = \b2v_inst4|in_adress [2] & (\b2v_inst4|in_adress [3] # \b2v_inst4|in_adress [8] & \b2v_inst4|COMMAND_STATUS_DEVICE1 [23])

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|in_adress [3]),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|COMMAND_STATUS_DEVICE1 [23]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~112_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~112 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~112 .lut_mask = "a888";
defparam \b2v_inst8|out_addr_data_reg~112 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~112 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~112 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P11
flex10ke_lcell \b2v_inst8|out_addr_data_reg~113 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~113_combout  = \b2v_inst8|out_addr_data_reg~111_combout  & (\b2v_inst8|out_addr_data_reg~112_combout  & !\b2v_inst4|in_adress [4] # !\b2v_inst4|in_adress [3]) # !\b2v_inst8|out_addr_data_reg~111_combout  & 
// \b2v_inst8|out_addr_data_reg~112_combout  & (!\b2v_inst4|in_adress [4])

	.dataa(\b2v_inst8|out_addr_data_reg~111_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~112_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~113_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~113 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~113 .lut_mask = "0ace";
defparam \b2v_inst8|out_addr_data_reg~113 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~113 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~113 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M43
flex10ke_lcell \b2v_inst8|out_addr_data_reg~114 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~114_combout  = \b2v_inst4|Selector4~0_combout  & (\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [23] # \b2v_inst8|out_addr_data_reg~113_combout  & !\b2v_inst4|in_adress [5]) # !\b2v_inst4|Selector4~0_combout  & 
// (\b2v_inst8|out_addr_data_reg~113_combout  & !\b2v_inst4|in_adress [5])

	.dataa(\b2v_inst4|Selector4~0_combout ),
	.datab(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [23]),
	.datac(\b2v_inst8|out_addr_data_reg~113_combout ),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~114_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~114 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~114 .lut_mask = "88f8";
defparam \b2v_inst8|out_addr_data_reg~114 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~114 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~114 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M43
flex10ke_lcell \b2v_inst8|out_addr_data_reg[23] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [23] = DFFEA(\b2v_inst8|out_addr_data_reg~84_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst8|out_addr_data_reg~114_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~84_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~114_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [23]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[23] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[23] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[23] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[23] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[23] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_J27
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[24] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [24] = DFFEA(\ad[24]~7  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[24]~7 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [24]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[24] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[24] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[24] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[24] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[24] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_P33
flex10ke_lcell \b2v_inst4|Selector2~0 (
// Equation(s):
// \b2v_inst4|Selector2~0_combout  = \b2v_inst4|in_adress [5] & !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [8]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [5]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector2~0_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector2~0 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector2~0 .lut_mask = "000c";
defparam \b2v_inst4|Selector2~0 .operation_mode = "normal";
defparam \b2v_inst4|Selector2~0 .output_mode = "comb_only";
defparam \b2v_inst4|Selector2~0 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_J31
flex10ke_lcell \b2v_inst8|out_addr_data_reg~116 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~116_combout  = !\b2v_inst4|in_adress [3] & (\b2v_inst4|in_adress [4] $ \b2v_inst4|in_adress [5])

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~116_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~116 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~116 .lut_mask = "003c";
defparam \b2v_inst8|out_addr_data_reg~116 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~116 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~116 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_J51
flex10ke_lcell \b2v_inst4|Selector7~2 (
// Equation(s):
// \b2v_inst4|Selector7~2_combout  = \b2v_inst4|Selector7~1_combout  # \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [24] & \b2v_inst4|Selector2~0_combout  & \b2v_inst8|out_addr_data_reg~116_combout 

	.dataa(\b2v_inst4|Selector7~1_combout ),
	.datab(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [24]),
	.datac(\b2v_inst4|Selector2~0_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~116_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector7~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector7~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector7~2 .lut_mask = "eaaa";
defparam \b2v_inst4|Selector7~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector7~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector7~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_J51
flex10ke_lcell \b2v_inst8|out_addr_data_reg[24] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [24] = DFFEA(\b2v_inst8|out_addr_data_reg~45_combout  & (\b2v_inst8|out_addr_data_reg~46_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector7~2_combout ) # !\b2v_inst8|out_addr_data_reg~45_combout  & 
// \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector7~2_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~45_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst4|Selector7~2_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~46_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [24]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[24] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[24] .lut_mask = "eac0";
defparam \b2v_inst8|out_addr_data_reg[24] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[24] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[24] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M49
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[25] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [25] = DFFEA(\ad[25]~6  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[25]~6 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [25]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[25] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[25] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[25] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[25] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[25] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M18
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_0_DEVICE1[25] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [25] = DFFEA(\ad[25]~6  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR0_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[25]~6 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [25]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[25] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[25] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[25] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[25] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_0_DEVICE1[25] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M31
flex10ke_lcell \b2v_inst8|out_addr_data_reg~118 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~118_combout  = \b2v_inst4|Selector15~1_combout  & (\b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [25] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [25]))

	.dataa(\b2v_inst4|Selector15~1_combout ),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [25]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [25]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~118_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~118 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~118 .lut_mask = "88a0";
defparam \b2v_inst8|out_addr_data_reg~118 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~118 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~118 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_J31
flex10ke_lcell \b2v_inst4|COMMAND_STATUS_DEVICE0[25] (
// Equation(s):
// \b2v_inst4|COMMAND_STATUS_DEVICE0 [25] = DFFEA(\ad[25]~6  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_STATUSCOMMAND_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[25]~6 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|COMMAND_STATUS_DEVICE0 [25]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[25] .clock_enable_mode = "true";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[25] .lut_mask = "fff0";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[25] .operation_mode = "normal";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[25] .output_mode = "reg_only";
defparam \b2v_inst4|COMMAND_STATUS_DEVICE0[25] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_J31
flex10ke_lcell \b2v_inst4|Selector6~1 (
// Equation(s):
// \b2v_inst4|Selector6~1_combout  = \b2v_inst4|in_adress [2] & (\b2v_inst4|COMMAND_STATUS_DEVICE0 [25] & !\b2v_inst4|in_adress [5]) # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [25] # !\b2v_inst4|in_adress [5])

	.dataa(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [25]),
	.datab(\b2v_inst4|COMMAND_STATUS_DEVICE0 [25]),
	.datac(\b2v_inst4|in_adress [2]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector6~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector6~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector6~1 .lut_mask = "0acf";
defparam \b2v_inst4|Selector6~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector6~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector6~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_J31
flex10ke_lcell \b2v_inst4|Selector6~2 (
// Equation(s):
// \b2v_inst4|Selector6~2_combout  = \b2v_inst4|in_adress [8] & (\b2v_inst4|in_adress [3]) # !\b2v_inst4|in_adress [8] & (\b2v_inst4|in_adress [3] & \b2v_inst4|Selector31~1_combout  # !\b2v_inst4|in_adress [3] & (\b2v_inst4|Selector6~1_combout ))

	.dataa(\b2v_inst4|in_adress [8]),
	.datab(\b2v_inst4|Selector31~1_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|Selector6~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector6~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector6~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector6~2 .lut_mask = "e5e0";
defparam \b2v_inst4|Selector6~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector6~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector6~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M50
flex10ke_lcell \b2v_inst4|Selector6~3 (
// Equation(s):
// \b2v_inst4|Selector6~3_combout  = \b2v_inst4|in_adress [8] & (\b2v_inst4|Selector6~2_combout  & (\b2v_inst4|Selector25~0_combout ) # !\b2v_inst4|Selector6~2_combout  & \b2v_inst4|Selector6~0_combout ) # !\b2v_inst4|in_adress [8] & 
// (\b2v_inst4|Selector6~2_combout )

	.dataa(\b2v_inst4|Selector6~0_combout ),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|Selector6~2_combout ),
	.datad(\b2v_inst4|Selector25~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector6~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector6~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector6~3 .lut_mask = "f838";
defparam \b2v_inst4|Selector6~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector6~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector6~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M50
flex10ke_lcell \b2v_inst8|out_addr_data_reg~119 (
// Equation(s):
// \b2v_inst8|out_addr_data_reg~119_combout  = \b2v_inst8|out_addr_data_reg~34_combout  & (\b2v_inst8|out_addr_data_reg~118_combout  # \b2v_inst4|Selector6~3_combout  & !\b2v_inst4|in_adress [4])

	.dataa(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~118_combout ),
	.datac(\b2v_inst4|Selector6~3_combout ),
	.datad(\b2v_inst4|in_adress [4]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst8|out_addr_data_reg~119_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg~119 .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg~119 .lut_mask = "88a8";
defparam \b2v_inst8|out_addr_data_reg~119 .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg~119 .output_mode = "comb_only";
defparam \b2v_inst8|out_addr_data_reg~119 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M50
flex10ke_lcell \b2v_inst8|out_addr_data_reg[25] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [25] = DFFEA(\b2v_inst8|out_addr_data_reg~54_combout  # \b2v_inst8|out_addr_data_reg~119_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst8|out_addr_data_reg~54_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~119_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [25]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[25] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[25] .lut_mask = "fff0";
defparam \b2v_inst8|out_addr_data_reg[25] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[25] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[25] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M33
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[26] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [26] = DFFEA(\ad[26]~5  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[26]~5 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [26]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[26] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[26] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[26] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[26] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[26] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M2
flex10ke_lcell \b2v_inst4|Selector5~2 (
// Equation(s):
// \b2v_inst4|Selector5~2_combout  = \b2v_inst4|in_adress [4] & \b2v_inst4|in_adress [8] & !\b2v_inst4|in_adress [3]

	.dataa(vcc),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector5~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector5~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector5~2 .lut_mask = "00c0";
defparam \b2v_inst4|Selector5~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector5~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector5~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M2
flex10ke_lcell \b2v_inst4|Selector5~6 (
// Equation(s):
// \b2v_inst4|Selector5~13  = \b2v_inst4|in_adress [2] & (!\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [26]) # !\b2v_inst4|in_adress [2] & !\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [26] # !\b2v_inst4|Selector5~2_combout 

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [26]),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [26]),
	.datad(\b2v_inst4|Selector5~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector5~6_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Selector5~13 ));
// synopsys translate_off
defparam \b2v_inst4|Selector5~6 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector5~6 .lut_mask = "1bff";
defparam \b2v_inst4|Selector5~6 .operation_mode = "normal";
defparam \b2v_inst4|Selector5~6 .output_mode = "none";
defparam \b2v_inst4|Selector5~6 .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M2
flex10ke_lcell \b2v_inst4|Selector5~8 (
// Equation(s):
// \b2v_inst4|Selector5~8_combout  = (\b2v_inst4|in_adress [2] # \b2v_inst4|in_adress [4] # \b2v_inst4|in_adress [8] & !\b2v_inst4|in_adress [3]) & CASCADE(\b2v_inst4|Selector5~13 )

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|in_adress [4]),
	.datac(\b2v_inst4|in_adress [8]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Selector5~13 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector5~8_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector5~8 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector5~8 .lut_mask = "eefe";
defparam \b2v_inst4|Selector5~8 .operation_mode = "normal";
defparam \b2v_inst4|Selector5~8 .output_mode = "comb_only";
defparam \b2v_inst4|Selector5~8 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K49
flex10ke_lcell \b2v_inst4|Selector5~1 (
// Equation(s):
// \b2v_inst4|Selector5~1_combout  = \b2v_inst4|Selector4~0_combout  & (\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [26] # !\b2v_inst4|in_adress [5] & !\b2v_inst4|Selector5~8_combout ) # !\b2v_inst4|Selector4~0_combout  & (!\b2v_inst4|in_adress [5] & 
// !\b2v_inst4|Selector5~8_combout )

	.dataa(\b2v_inst4|Selector4~0_combout ),
	.datab(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [26]),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|Selector5~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector5~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector5~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector5~1 .lut_mask = "888f";
defparam \b2v_inst4|Selector5~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector5~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector5~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K49
flex10ke_lcell \b2v_inst8|out_addr_data_reg[26] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [26] = DFFEA(\b2v_inst8|out_addr_data_reg~61_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector5~1_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~61_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst4|Selector5~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [26]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[26] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[26] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[26] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[26] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[26] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M47
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[27] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [27] = DFFEA(\ad[27]~4  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[27]~4 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [27]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[27] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[27] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[27] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[27] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[27] .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M48
flex10ke_lcell \b2v_inst4|Selector4~2 (
// Equation(s):
// \b2v_inst4|Selector4~2_combout  = \b2v_inst4|Selector4~1_combout  # !\b2v_inst4|in_adress [2] & !\b2v_inst4|in_adress [4] & !\b2v_inst4|in_adress [8]

	.dataa(\b2v_inst4|Selector4~1_combout ),
	.datab(\b2v_inst4|in_adress [2]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector4~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector4~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector4~2 .lut_mask = "aaab";
defparam \b2v_inst4|Selector4~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector4~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector4~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M48
flex10ke_lcell \b2v_inst4|Selector4~3 (
// Equation(s):
// \b2v_inst4|Selector4~3_combout  = \b2v_inst4|Selector4~0_combout  & (\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [27] # \b2v_inst4|Selector4~2_combout  & !\b2v_inst4|in_adress [5]) # !\b2v_inst4|Selector4~0_combout  & (\b2v_inst4|Selector4~2_combout  & 
// !\b2v_inst4|in_adress [5])

	.dataa(\b2v_inst4|Selector4~0_combout ),
	.datab(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [27]),
	.datac(\b2v_inst4|Selector4~2_combout ),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector4~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector4~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector4~3 .lut_mask = "88f8";
defparam \b2v_inst4|Selector4~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector4~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector4~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M48
flex10ke_lcell \b2v_inst8|out_addr_data_reg[27] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [27] = DFFEA(\b2v_inst8|out_addr_data_reg~66_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector4~3_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~66_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst4|Selector4~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [27]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[27] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[27] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[27] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[27] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[27] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M44
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[28] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [28] = DFFEA(\ad[28]~3  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[28]~3 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [28]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[28] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[28] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[28] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[28] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[28] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_P8
flex10ke_lcell \b2v_inst4|Selector3~2 (
// Equation(s):
// \b2v_inst4|Selector3~2_combout  = \b2v_inst4|Selector3~1_combout  # \b2v_inst4|Equal10~1_combout  & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [28] & \b2v_inst4|in_adress [8]

	.dataa(\b2v_inst4|Selector3~1_combout ),
	.datab(\b2v_inst4|Equal10~1_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [28]),
	.datad(\b2v_inst4|in_adress [8]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector3~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector3~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector3~2 .lut_mask = "eaaa";
defparam \b2v_inst4|Selector3~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector3~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector3~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P8
flex10ke_lcell \b2v_inst4|Selector3~3 (
// Equation(s):
// \b2v_inst4|Selector3~3_combout  = \b2v_inst4|Selector3~0_combout  # \b2v_inst4|Selector3~2_combout  & !\b2v_inst4|in_adress [5] & !\b2v_inst4|in_adress [3]

	.dataa(\b2v_inst4|Selector3~0_combout ),
	.datab(\b2v_inst4|Selector3~2_combout ),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector3~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector3~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector3~3 .lut_mask = "aaae";
defparam \b2v_inst4|Selector3~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector3~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector3~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P48
flex10ke_lcell \b2v_inst8|out_addr_data_reg[28] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [28] = DFFEA(\b2v_inst8|out_addr_data_reg~74_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst4|Selector3~3_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(vcc),
	.datab(\b2v_inst8|out_addr_data_reg~74_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datad(\b2v_inst4|Selector3~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [28]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[28] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[28] .lut_mask = "fccc";
defparam \b2v_inst8|out_addr_data_reg[28] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[28] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[28] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M16
flex10ke_lcell \b2v_inst4|Selector2~1 (
// Equation(s):
// \b2v_inst4|Selector2~1_combout  = \b2v_inst4|Equal21~0_combout  & (\b2v_inst4|in_adress [2] & \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [29] # !\b2v_inst4|in_adress [2] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [29]))

	.dataa(\b2v_inst4|Equal21~0_combout ),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [29]),
	.datac(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [29]),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector2~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector2~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector2~1 .lut_mask = "88a0";
defparam \b2v_inst4|Selector2~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector2~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector2~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M16
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[29] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [29] = DFFEA(\ad[29]~2  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[29]~2 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [29]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[29] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[29] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[29] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[29] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[29] .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_M16
flex10ke_lcell \b2v_inst4|Selector2~2 (
// Equation(s):
// \b2v_inst4|Selector2~2_combout  = \b2v_inst4|Selector2~1_combout  # \b2v_inst4|Selector2~0_combout  & \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [29]

	.dataa(vcc),
	.datab(\b2v_inst4|Selector2~1_combout ),
	.datac(\b2v_inst4|Selector2~0_combout ),
	.datad(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [29]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector2~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector2~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector2~2 .lut_mask = "fccc";
defparam \b2v_inst4|Selector2~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector2~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector2~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M46
flex10ke_lcell \b2v_inst8|out_addr_data_reg[29] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [29] = DFFEA(\b2v_inst8|out_addr_data_reg~78_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & \b2v_inst8|out_addr_data_reg~116_combout  & \b2v_inst4|Selector2~2_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~78_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~116_combout ),
	.datad(\b2v_inst4|Selector2~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [29]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[29] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[29] .lut_mask = "eaaa";
defparam \b2v_inst8|out_addr_data_reg[29] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[29] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[29] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M14
flex10ke_lcell \b2v_inst4|Selector1~1 (
// Equation(s):
// \b2v_inst4|Selector1~1_combout  = !\b2v_inst4|in_adress [5] & (\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [30] & \b2v_inst4|in_adress [8] # !\b2v_inst4|in_adress [4])

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [30]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector1~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector1~1 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector1~1 .lut_mask = "008f";
defparam \b2v_inst4|Selector1~1 .operation_mode = "normal";
defparam \b2v_inst4|Selector1~1 .output_mode = "comb_only";
defparam \b2v_inst4|Selector1~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M18
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[30] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [30] = DFFEA(\ad[30]~1  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[30]~1 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [30]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[30] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[30] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[30] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[30] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[30] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_M14
flex10ke_lcell \b2v_inst4|Selector1~2 (
// Equation(s):
// \b2v_inst4|Selector1~2_combout  = \b2v_inst4|Equal5~3_combout  & (\b2v_inst4|Selector1~1_combout  # \b2v_inst8|out_addr_data_reg~86_combout  & \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [30])

	.dataa(\b2v_inst4|Equal5~3_combout ),
	.datab(\b2v_inst4|Selector1~1_combout ),
	.datac(\b2v_inst8|out_addr_data_reg~86_combout ),
	.datad(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [30]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector1~2_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector1~2 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector1~2 .lut_mask = "a888";
defparam \b2v_inst4|Selector1~2 .operation_mode = "normal";
defparam \b2v_inst4|Selector1~2 .output_mode = "comb_only";
defparam \b2v_inst4|Selector1~2 .packed_mode = "false";
// synopsys translate_on

// atom is at LC3_P7
flex10ke_lcell \b2v_inst4|Selector1~3 (
// Equation(s):
// \b2v_inst4|Selector1~3_combout  = \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [30] & \b2v_inst4|Equal33~1_combout  & !\b2v_inst4|in_adress [5] & !\b2v_inst4|in_adress [3]

	.dataa(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [30]),
	.datab(\b2v_inst4|Equal33~1_combout ),
	.datac(\b2v_inst4|in_adress [5]),
	.datad(\b2v_inst4|in_adress [3]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector1~3_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector1~3 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector1~3 .lut_mask = "0008";
defparam \b2v_inst4|Selector1~3 .operation_mode = "normal";
defparam \b2v_inst4|Selector1~3 .output_mode = "comb_only";
defparam \b2v_inst4|Selector1~3 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_P7
flex10ke_lcell \b2v_inst4|Selector1~4 (
// Equation(s):
// \b2v_inst4|Selector1~4_combout  = \b2v_inst4|in_adress [2] & (\b2v_inst4|Selector1~3_combout  # \b2v_inst4|in_adress [3] & \b2v_inst4|Selector1~0_combout )

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst4|Selector1~3_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|Selector1~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector1~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector1~4 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector1~4 .lut_mask = "a888";
defparam \b2v_inst4|Selector1~4 .operation_mode = "normal";
defparam \b2v_inst4|Selector1~4 .output_mode = "comb_only";
defparam \b2v_inst4|Selector1~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_P46
flex10ke_lcell \b2v_inst8|out_addr_data_reg[30] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [30] = DFFEA(\b2v_inst8|out_addr_data_reg~34_combout  & (\b2v_inst4|Selector1~2_combout  # \b2v_inst4|Selector1~4_combout ) # !\b2v_inst8|out_addr_data_reg~174_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datab(\b2v_inst4|Selector1~2_combout ),
	.datac(\b2v_inst4|Selector1~4_combout ),
	.datad(\b2v_inst8|out_addr_data_reg~174_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [30]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[30] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[30] .lut_mask = "a8ff";
defparam \b2v_inst8|out_addr_data_reg[30] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[30] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[30] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_M47
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_1_DEVICE1[31] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_1_DEVICE1 [31] = DFFEA(\ad[31]~0  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR1_WRITE_DEVICE1~regout ),
	.datab(vcc),
	.datac(\ad[31]~0 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [31]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[31] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[31] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[31] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[31] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_1_DEVICE1[31] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_M43
flex10ke_lcell \b2v_inst4|BASE_ADDRESS_4_DEVICE0[31] (
// Equation(s):
// \b2v_inst4|BASE_ADDRESS_4_DEVICE0 [31] = DFFEA(\ad[31]~0  # \b2v_inst4|addr_data_buf_in[1]~0_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout , , )

	.dataa(\b2v_inst4|cs_state.CS_BAR4_WRITE_DEVICE0~regout ),
	.datab(vcc),
	.datac(\ad[31]~0 ),
	.datad(\b2v_inst4|addr_data_buf_in[1]~0_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [31]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[31] .clock_enable_mode = "true";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[31] .lut_mask = "fff0";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[31] .operation_mode = "normal";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[31] .output_mode = "reg_only";
defparam \b2v_inst4|BASE_ADDRESS_4_DEVICE0[31] .packed_mode = "false";
// synopsys translate_on

// atom is at LC5_M31
flex10ke_lcell \b2v_inst4|Selector0~4 (
// Equation(s):
// \b2v_inst4|Selector0~4_combout  = !\b2v_inst4|in_adress [5] & (\b2v_inst4|in_adress [8] & \b2v_inst4|BASE_ADDRESS_0_DEVICE1 [31] & \b2v_inst4|in_adress [4] # !\b2v_inst4|in_adress [8] & (!\b2v_inst4|in_adress [4]))

	.dataa(\b2v_inst4|BASE_ADDRESS_0_DEVICE1 [31]),
	.datab(\b2v_inst4|in_adress [8]),
	.datac(\b2v_inst4|in_adress [4]),
	.datad(\b2v_inst4|in_adress [5]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector0~4_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector0~4 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector0~4 .lut_mask = "0083";
defparam \b2v_inst4|Selector0~4 .operation_mode = "normal";
defparam \b2v_inst4|Selector0~4 .output_mode = "comb_only";
defparam \b2v_inst4|Selector0~4 .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_M43
flex10ke_lcell \b2v_inst4|Selector0~5 (
// Equation(s):
// \b2v_inst4|Selector0~11  = \b2v_inst4|in_adress [2] # !\b2v_inst4|Selector0~4_combout  & (!\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [31] # !\b2v_inst8|out_addr_data_reg~86_combout )

	.dataa(\b2v_inst4|in_adress [2]),
	.datab(\b2v_inst8|out_addr_data_reg~86_combout ),
	.datac(\b2v_inst4|BASE_ADDRESS_4_DEVICE0 [31]),
	.datad(\b2v_inst4|Selector0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector0~5_combout ),
	.regout(),
	.cout(),
	.cascout(\b2v_inst4|Selector0~11 ));
// synopsys translate_off
defparam \b2v_inst4|Selector0~5 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector0~5 .lut_mask = "aabf";
defparam \b2v_inst4|Selector0~5 .operation_mode = "normal";
defparam \b2v_inst4|Selector0~5 .output_mode = "none";
defparam \b2v_inst4|Selector0~5 .packed_mode = "false";
// synopsys translate_on

// atom is at LC7_M43
flex10ke_lcell \b2v_inst4|Selector0~7 (
// Equation(s):
// \b2v_inst4|Selector0~7_combout  = (\b2v_inst4|in_adress [5] # !\b2v_inst4|in_adress [2] # !\b2v_inst4|Equal33~1_combout  # !\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [31]) & CASCADE(\b2v_inst4|Selector0~11 )

	.dataa(\b2v_inst4|in_adress [5]),
	.datab(\b2v_inst4|BASE_ADDRESS_1_DEVICE1 [31]),
	.datac(\b2v_inst4|Equal33~1_combout ),
	.datad(\b2v_inst4|in_adress [2]),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(\b2v_inst4|Selector0~11 ),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst4|Selector0~7_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst4|Selector0~7 .clock_enable_mode = "false";
defparam \b2v_inst4|Selector0~7 .lut_mask = "bfff";
defparam \b2v_inst4|Selector0~7 .operation_mode = "normal";
defparam \b2v_inst4|Selector0~7 .output_mode = "comb_only";
defparam \b2v_inst4|Selector0~7 .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_M43
flex10ke_lcell \b2v_inst8|out_addr_data_reg[31] (
// Equation(s):
// \b2v_inst8|out_addr_data_reg [31] = DFFEA(\b2v_inst8|out_addr_data_reg~84_combout  # \b2v_inst8|out_addr_data_reg~34_combout  & !\b2v_inst4|in_adress [3] & !\b2v_inst4|Selector0~7_combout , GLOBAL(\clk~dataout ), , , , , )

	.dataa(\b2v_inst8|out_addr_data_reg~84_combout ),
	.datab(\b2v_inst8|out_addr_data_reg~34_combout ),
	.datac(\b2v_inst4|in_adress [3]),
	.datad(\b2v_inst4|Selector0~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst8|out_addr_data_reg [31]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst8|out_addr_data_reg[31] .clock_enable_mode = "false";
defparam \b2v_inst8|out_addr_data_reg[31] .lut_mask = "aaae";
defparam \b2v_inst8|out_addr_data_reg[31] .operation_mode = "normal";
defparam \b2v_inst8|out_addr_data_reg[31] .output_mode = "reg_only";
defparam \b2v_inst8|out_addr_data_reg[31] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K11
flex10ke_lcell \b2v_inst1|always4~1 (
// Equation(s):
// \b2v_inst1|always4~1_combout  = \b2v_inst4|is_BAR1_DEVICE1_address~regout  & \b2v_inst1|lpt_state.LPTF_PDR_WRITE~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\b2v_inst4|is_BAR1_DEVICE1_address~regout ),
	.datad(\b2v_inst1|lpt_state.LPTF_PDR_WRITE~regout ),
	.aclr(gnd),
	.aload(gnd),
	.clk(gnd),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\b2v_inst1|always4~1_combout ),
	.regout(),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|always4~1 .clock_enable_mode = "false";
defparam \b2v_inst1|always4~1 .lut_mask = "f000";
defparam \b2v_inst1|always4~1 .operation_mode = "normal";
defparam \b2v_inst1|always4~1 .output_mode = "comb_only";
defparam \b2v_inst1|always4~1 .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K34
flex10ke_lcell \b2v_inst1|PDR_LPT1[0] (
// Equation(s):
// \b2v_inst1|PDR_LPT1 [0] = DFFEA(!\b2v_inst4|Mux7~9_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~1_combout , , )

	.dataa(\b2v_inst1|always4~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux7~9_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PDR_LPT1 [0]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PDR_LPT1[0] .clock_enable_mode = "true";
defparam \b2v_inst1|PDR_LPT1[0] .lut_mask = "00ff";
defparam \b2v_inst1|PDR_LPT1[0] .operation_mode = "normal";
defparam \b2v_inst1|PDR_LPT1[0] .output_mode = "reg_only";
defparam \b2v_inst1|PDR_LPT1[0] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_I29
flex10ke_lcell \b2v_inst1|PCR_LPT1[5] (
// Equation(s):
// \b2v_inst1|PCR_LPT1 [5] = DFFEA(\b2v_inst4|Mux2~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~0_combout , , )

	.dataa(\b2v_inst1|always4~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux2~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PCR_LPT1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PCR_LPT1[5] .clock_enable_mode = "true";
defparam \b2v_inst1|PCR_LPT1[5] .lut_mask = "ff00";
defparam \b2v_inst1|PCR_LPT1[5] .operation_mode = "normal";
defparam \b2v_inst1|PCR_LPT1[5] .output_mode = "reg_only";
defparam \b2v_inst1|PCR_LPT1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC1_K18
flex10ke_lcell \b2v_inst1|PDR_LPT1[1] (
// Equation(s):
// \b2v_inst1|PDR_LPT1 [1] = DFFEA(!\b2v_inst4|Mux6~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~1_combout , , )

	.dataa(\b2v_inst1|always4~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux6~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PDR_LPT1 [1]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PDR_LPT1[1] .clock_enable_mode = "true";
defparam \b2v_inst1|PDR_LPT1[1] .lut_mask = "00ff";
defparam \b2v_inst1|PDR_LPT1[1] .operation_mode = "normal";
defparam \b2v_inst1|PDR_LPT1[1] .output_mode = "reg_only";
defparam \b2v_inst1|PDR_LPT1[1] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K18
flex10ke_lcell \b2v_inst1|PDR_LPT1[2] (
// Equation(s):
// \b2v_inst1|PDR_LPT1 [2] = DFFEA(!\b2v_inst4|Mux5~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~1_combout , , )

	.dataa(\b2v_inst1|always4~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux5~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PDR_LPT1 [2]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PDR_LPT1[2] .clock_enable_mode = "true";
defparam \b2v_inst1|PDR_LPT1[2] .lut_mask = "00ff";
defparam \b2v_inst1|PDR_LPT1[2] .operation_mode = "normal";
defparam \b2v_inst1|PDR_LPT1[2] .output_mode = "reg_only";
defparam \b2v_inst1|PDR_LPT1[2] .packed_mode = "false";
// synopsys translate_on

// atom is at LC8_K34
flex10ke_lcell \b2v_inst1|PDR_LPT1[3] (
// Equation(s):
// \b2v_inst1|PDR_LPT1 [3] = DFFEA(!\b2v_inst4|Mux4~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~1_combout , , )

	.dataa(\b2v_inst1|always4~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux4~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PDR_LPT1 [3]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PDR_LPT1[3] .clock_enable_mode = "true";
defparam \b2v_inst1|PDR_LPT1[3] .lut_mask = "00ff";
defparam \b2v_inst1|PDR_LPT1[3] .operation_mode = "normal";
defparam \b2v_inst1|PDR_LPT1[3] .output_mode = "reg_only";
defparam \b2v_inst1|PDR_LPT1[3] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K34
flex10ke_lcell \b2v_inst1|PDR_LPT1[4] (
// Equation(s):
// \b2v_inst1|PDR_LPT1 [4] = DFFEA(!\b2v_inst4|Mux3~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~1_combout , , )

	.dataa(\b2v_inst1|always4~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux3~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PDR_LPT1 [4]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PDR_LPT1[4] .clock_enable_mode = "true";
defparam \b2v_inst1|PDR_LPT1[4] .lut_mask = "00ff";
defparam \b2v_inst1|PDR_LPT1[4] .operation_mode = "normal";
defparam \b2v_inst1|PDR_LPT1[4] .output_mode = "reg_only";
defparam \b2v_inst1|PDR_LPT1[4] .packed_mode = "false";
// synopsys translate_on

// atom is at LC4_K34
flex10ke_lcell \b2v_inst1|PDR_LPT1[5] (
// Equation(s):
// \b2v_inst1|PDR_LPT1 [5] = DFFEA(!\b2v_inst4|Mux2~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~1_combout , , )

	.dataa(\b2v_inst1|always4~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux2~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PDR_LPT1 [5]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PDR_LPT1[5] .clock_enable_mode = "true";
defparam \b2v_inst1|PDR_LPT1[5] .lut_mask = "00ff";
defparam \b2v_inst1|PDR_LPT1[5] .operation_mode = "normal";
defparam \b2v_inst1|PDR_LPT1[5] .output_mode = "reg_only";
defparam \b2v_inst1|PDR_LPT1[5] .packed_mode = "false";
// synopsys translate_on

// atom is at LC2_K43
flex10ke_lcell \b2v_inst1|PDR_LPT1[6] (
// Equation(s):
// \b2v_inst1|PDR_LPT1 [6] = DFFEA(!\b2v_inst4|Mux1~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~1_combout , , )

	.dataa(\b2v_inst1|always4~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux1~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PDR_LPT1 [6]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PDR_LPT1[6] .clock_enable_mode = "true";
defparam \b2v_inst1|PDR_LPT1[6] .lut_mask = "00ff";
defparam \b2v_inst1|PDR_LPT1[6] .operation_mode = "normal";
defparam \b2v_inst1|PDR_LPT1[6] .output_mode = "reg_only";
defparam \b2v_inst1|PDR_LPT1[6] .packed_mode = "false";
// synopsys translate_on

// atom is at LC6_K43
flex10ke_lcell \b2v_inst1|PDR_LPT1[7] (
// Equation(s):
// \b2v_inst1|PDR_LPT1 [7] = DFFEA(!\b2v_inst4|Mux0~3_combout , GLOBAL(\clk~dataout ), \reset~dataout , , \b2v_inst1|always4~1_combout , , )

	.dataa(\b2v_inst1|always4~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\b2v_inst4|Mux0~3_combout ),
	.aclr(!\reset~dataout ),
	.aload(gnd),
	.clk(\clk~dataout ),
	.cin(gnd),
	.cascin(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\b2v_inst1|PDR_LPT1 [7]),
	.cout(),
	.cascout());
// synopsys translate_off
defparam \b2v_inst1|PDR_LPT1[7] .clock_enable_mode = "true";
defparam \b2v_inst1|PDR_LPT1[7] .lut_mask = "00ff";
defparam \b2v_inst1|PDR_LPT1[7] .operation_mode = "normal";
defparam \b2v_inst1|PDR_LPT1[7] .output_mode = "reg_only";
defparam \b2v_inst1|PDR_LPT1[7] .packed_mode = "false";
// synopsys translate_on

// atom is at PIN_108
flex10ke_io \intd~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(intd));
// synopsys translate_off
defparam \intd~I .feedback_mode = "from_pin";
defparam \intd~I .operation_mode = "input";
defparam \intd~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_138
flex10ke_io \intc~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(intc));
// synopsys translate_off
defparam \intc~I .feedback_mode = "from_pin";
defparam \intc~I .operation_mode = "input";
defparam \intc~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_217
flex10ke_io \intb~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(intb));
// synopsys translate_off
defparam \intb~I .feedback_mode = "from_pin";
defparam \intb~I .operation_mode = "input";
defparam \intb~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_126
flex10ke_io \led2~I (
	.datain(!\led2~0_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(led2));
// synopsys translate_off
defparam \led2~I .feedback_mode = "none";
defparam \led2~I .operation_mode = "output";
defparam \led2~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_215
flex10ke_io \TX1~I (
	.datain(\b2v_inst9|TX1~regout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(TX1));
// synopsys translate_off
defparam \TX1~I .feedback_mode = "none";
defparam \TX1~I .operation_mode = "output";
defparam \TX1~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_127
flex10ke_io \RTS~I (
	.datain(!\b2v_inst9|MCR_COM1 [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(RTS));
// synopsys translate_off
defparam \RTS~I .feedback_mode = "none";
defparam \RTS~I .operation_mode = "output";
defparam \RTS~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_220
flex10ke_io \inta~I (
	.datain(\b2v_inst9|interrupt_pin~0_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(inta));
// synopsys translate_off
defparam \inta~I .feedback_mode = "none";
defparam \inta~I .open_drain_output = "true";
defparam \inta~I .operation_mode = "output";
defparam \inta~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_132
flex10ke_io \RS422_TX_MINUS~I (
	.datain(!\b2v_inst9|TX1~3_regout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(RS422_TX_MINUS));
// synopsys translate_off
defparam \RS422_TX_MINUS~I .feedback_mode = "none";
defparam \RS422_TX_MINUS~I .operation_mode = "output";
defparam \RS422_TX_MINUS~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_185
flex10ke_io \clk_out~I (
	.datain(gnd),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(clk_out));
// synopsys translate_off
defparam \clk_out~I .feedback_mode = "none";
defparam \clk_out~I .operation_mode = "output";
defparam \clk_out~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_65
flex10ke_io \par~I (
	.datain(vcc),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(par));
// synopsys translate_off
defparam \par~I .feedback_mode = "none";
defparam \par~I .open_drain_output = "true";
defparam \par~I .operation_mode = "bidir";
defparam \par~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_23
flex10ke_io \trdy~I (
	.datain(!data_ready[1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(trdy));
// synopsys translate_off
defparam \trdy~I .feedback_mode = "none";
defparam \trdy~I .operation_mode = "bidir";
defparam \trdy~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_24
flex10ke_io \devsel~I (
	.datain(\devsel~0_combout ),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(devsel));
// synopsys translate_off
defparam \devsel~I .feedback_mode = "none";
defparam \devsel~I .operation_mode = "bidir";
defparam \devsel~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_26
flex10ke_io \STROBE~I (
	.datain(!\b2v_inst1|PCR_LPT1 [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(STROBE));
// synopsys translate_off
defparam \STROBE~I .feedback_mode = "none";
defparam \STROBE~I .operation_mode = "bidir";
defparam \STROBE~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_83
flex10ke_io \SIN~I (
	.datain(!\b2v_inst1|PCR_LPT1 [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(SIN));
// synopsys translate_off
defparam \SIN~I .feedback_mode = "none";
defparam \SIN~I .operation_mode = "bidir";
defparam \SIN~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_56
flex10ke_io \AFD~I (
	.datain(!\b2v_inst1|PCR_LPT1 [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(AFD));
// synopsys translate_off
defparam \AFD~I .feedback_mode = "none";
defparam \AFD~I .operation_mode = "bidir";
defparam \AFD~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_25
flex10ke_io \INIT~I (
	.datain(\b2v_inst1|PCR_LPT1 [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(INIT));
// synopsys translate_off
defparam \INIT~I .feedback_mode = "none";
defparam \INIT~I .operation_mode = "bidir";
defparam \INIT~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_144
flex10ke_io \LPT_DATA[0]~I (
	.datain(!\b2v_inst1|PDR_LPT1 [0]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\b2v_inst1|PCR_LPT1 [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(LPT_DATA[0]));
// synopsys translate_off
defparam \LPT_DATA[0]~I .feedback_mode = "none";
defparam \LPT_DATA[0]~I .operation_mode = "bidir";
defparam \LPT_DATA[0]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_172
flex10ke_io \LPT_DATA[1]~I (
	.datain(!\b2v_inst1|PDR_LPT1 [1]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\b2v_inst1|PCR_LPT1 [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(LPT_DATA[1]));
// synopsys translate_off
defparam \LPT_DATA[1]~I .feedback_mode = "none";
defparam \LPT_DATA[1]~I .operation_mode = "bidir";
defparam \LPT_DATA[1]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_102
flex10ke_io \LPT_DATA[2]~I (
	.datain(!\b2v_inst1|PDR_LPT1 [2]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\b2v_inst1|PCR_LPT1 [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(LPT_DATA[2]));
// synopsys translate_off
defparam \LPT_DATA[2]~I .feedback_mode = "none";
defparam \LPT_DATA[2]~I .operation_mode = "bidir";
defparam \LPT_DATA[2]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_29
flex10ke_io \LPT_DATA[3]~I (
	.datain(!\b2v_inst1|PDR_LPT1 [3]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\b2v_inst1|PCR_LPT1 [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(LPT_DATA[3]));
// synopsys translate_off
defparam \LPT_DATA[3]~I .feedback_mode = "none";
defparam \LPT_DATA[3]~I .operation_mode = "bidir";
defparam \LPT_DATA[3]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_218
flex10ke_io \LPT_DATA[4]~I (
	.datain(!\b2v_inst1|PDR_LPT1 [4]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\b2v_inst1|PCR_LPT1 [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(LPT_DATA[4]));
// synopsys translate_off
defparam \LPT_DATA[4]~I .feedback_mode = "none";
defparam \LPT_DATA[4]~I .operation_mode = "bidir";
defparam \LPT_DATA[4]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_219
flex10ke_io \LPT_DATA[5]~I (
	.datain(!\b2v_inst1|PDR_LPT1 [5]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\b2v_inst1|PCR_LPT1 [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(LPT_DATA[5]));
// synopsys translate_off
defparam \LPT_DATA[5]~I .feedback_mode = "none";
defparam \LPT_DATA[5]~I .operation_mode = "bidir";
defparam \LPT_DATA[5]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_154
flex10ke_io \LPT_DATA[6]~I (
	.datain(!\b2v_inst1|PDR_LPT1 [6]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\b2v_inst1|PCR_LPT1 [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(LPT_DATA[6]));
// synopsys translate_off
defparam \LPT_DATA[6]~I .feedback_mode = "none";
defparam \LPT_DATA[6]~I .operation_mode = "bidir";
defparam \LPT_DATA[6]~I .reg_source_mode = "none";
// synopsys translate_on

// atom is at PIN_153
flex10ke_io \LPT_DATA[7]~I (
	.datain(!\b2v_inst1|PDR_LPT1 [7]),
	.clk(gnd),
	.ena(vcc),
	.aclr(gnd),
	.oe(!\b2v_inst1|PCR_LPT1 [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.dataout(),
	.padio(LPT_DATA[7]));
// synopsys translate_off
defparam \LPT_DATA[7]~I .feedback_mode = "none";
defparam \LPT_DATA[7]~I .operation_mode = "bidir";
defparam \LPT_DATA[7]~I .reg_source_mode = "none";
// synopsys translate_on

endmodule
