ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB139:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "bsp_OLED.h"
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  44:Core/Src/main.c **** I2C_HandleTypeDef hi2c2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  47:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  48:Core/Src/main.c **** TIM_HandleTypeDef htim8;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** UART_HandleTypeDef huart2;
  51:Core/Src/main.c **** UART_HandleTypeDef huart3;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* USER CODE BEGIN PV */
  54:Core/Src/main.c **** int  capture_Buf[4][2]={{0,0},{0,0},{0,0},{0,0}}; //存放计数值
  55:Core/Src/main.c **** int  capture_Cnt[4]={0,0,0,0};//状态标志位
  56:Core/Src/main.c **** int  high_time[4]={0,0,0,0}; //高电平时间
  57:Core/Src/main.c **** char buf[4][20];
  58:Core/Src/main.c **** char temp[20];
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END PV */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  63:Core/Src/main.c **** void SystemClock_Config(void);
  64:Core/Src/main.c **** static void MX_GPIO_Init(void);
  65:Core/Src/main.c **** static void MX_I2C1_Init(void);
  66:Core/Src/main.c **** static void MX_I2C2_Init(void);
  67:Core/Src/main.c **** static void MX_TIM1_Init(void);
  68:Core/Src/main.c **** static void MX_TIM8_Init(void);
  69:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  70:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  71:Core/Src/main.c **** static void MX_TIM2_Init(void);
  72:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /* USER CODE END PFP */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  77:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* USER CODE END 0 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /**
  82:Core/Src/main.c ****   * @brief  The application entry point.
  83:Core/Src/main.c ****   * @retval int
  84:Core/Src/main.c ****   */
  85:Core/Src/main.c **** int main(void)
  86:Core/Src/main.c **** {
  87:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  88:Core/Src/main.c **** 
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE END 1 */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  94:Core/Src/main.c ****   HAL_Init();
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END Init */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Configure the system clock */
 101:Core/Src/main.c ****   SystemClock_Config();
 102:Core/Src/main.c **** 
 103:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE END SysInit */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Initialize all configured peripherals */
 108:Core/Src/main.c ****   MX_GPIO_Init();
 109:Core/Src/main.c ****   MX_I2C1_Init();
 110:Core/Src/main.c ****   MX_I2C2_Init();
 111:Core/Src/main.c ****   MX_TIM1_Init();
 112:Core/Src/main.c ****   MX_TIM8_Init();
 113:Core/Src/main.c ****   MX_USART2_UART_Init();
 114:Core/Src/main.c ****   MX_USART3_UART_Init();
 115:Core/Src/main.c ****   MX_TIM2_Init();
 116:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 117:Core/Src/main.c ****   bsp_OLED_Init();
 118:Core/Src/main.c ****   bsp_OLED_ON();
 119:Core/Src/main.c ****   bsp_OLED_CLR();
 120:Core/Src/main.c ****   HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);	//启动输入捕获
 121:Core/Src/main.c ****   HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 122:Core/Src/main.c ****   HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 123:Core/Src/main.c ****   HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);
 124:Core/Src/main.c ****    
 125:Core/Src/main.c ****   
 126:Core/Src/main.c ****   /* USER CODE END 2 */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* Infinite loop */
 129:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 130:Core/Src/main.c ****   while (1)
 131:Core/Src/main.c ****   {
 132:Core/Src/main.c ****     /* USER CODE END WHILE */
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 135:Core/Src/main.c ****     //bsp_TIMIN_C();
 136:Core/Src/main.c ****   //  bsp_OLED_CLR();
 137:Core/Src/main.c ****     //HAL_Delay(100);
 138:Core/Src/main.c ****     //sprintf(buf[0],"ch1 high time:%4d",high_time[0]);
 139:Core/Src/main.c **** 	  //bsp_OLED_ShowStr(0, 0,buf[0], 1);//显示字符串
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****     bsp_OLED_ShowNum(0,0,high_time[0],4,12);
 142:Core/Src/main.c ****     bsp_OLED_ShowNum(0,2,high_time[1],4,12);
 143:Core/Src/main.c ****     bsp_OLED_ShowNum(0,4,high_time[2],4,12);
 144:Core/Src/main.c ****     bsp_OLED_ShowNum(0,6,high_time[3],4,12);
 145:Core/Src/main.c **** 
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****     // sprintf(buf[1],"ch2 high time:%d",high_time[1]);
 148:Core/Src/main.c **** 	  // bsp_OLED_ShowStr(0, 2,buf[1], 1);//显示字符串
 149:Core/Src/main.c ****     // sprintf(buf[2],"ch3 high time:%d",high_time[2]);
 150:Core/Src/main.c **** 	  // bsp_OLED_ShowStr(0, 4,buf[2], 1);//显示字符串
 151:Core/Src/main.c ****     // sprintf(buf[3],"ch4 high time:%d",high_time[3]);
 152:Core/Src/main.c **** 	  // bsp_OLED_ShowStr(0, 6,buf[3], 1);//显示字符串
 153:Core/Src/main.c ****     
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c ****   /* USER CODE END 3 */
 156:Core/Src/main.c **** }
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** /**
 159:Core/Src/main.c ****   * @brief System Clock Configuration
 160:Core/Src/main.c ****   * @retval None
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c **** void SystemClock_Config(void)
 163:Core/Src/main.c **** {
 164:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 165:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 168:Core/Src/main.c ****   */
 169:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 170:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 171:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 172:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 182:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 183:Core/Src/main.c ****   {
 184:Core/Src/main.c ****     Error_Handler();
 185:Core/Src/main.c ****   }
 186:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 187:Core/Src/main.c ****   */
 188:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 189:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 190:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 191:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 196:Core/Src/main.c ****   {
 197:Core/Src/main.c ****     Error_Handler();
 198:Core/Src/main.c ****   }
 199:Core/Src/main.c **** }
 200:Core/Src/main.c **** 
 201:Core/Src/main.c **** /**
 202:Core/Src/main.c ****   * @brief I2C1 Initialization Function
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 5


 203:Core/Src/main.c ****   * @param None
 204:Core/Src/main.c ****   * @retval None
 205:Core/Src/main.c ****   */
 206:Core/Src/main.c **** static void MX_I2C1_Init(void)
 207:Core/Src/main.c **** {
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 216:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 217:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 218:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 219:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 220:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 221:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 222:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 223:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 224:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 225:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 226:Core/Src/main.c ****   {
 227:Core/Src/main.c ****     Error_Handler();
 228:Core/Src/main.c ****   }
 229:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c **** }
 234:Core/Src/main.c **** 
 235:Core/Src/main.c **** /**
 236:Core/Src/main.c ****   * @brief I2C2 Initialization Function
 237:Core/Src/main.c ****   * @param None
 238:Core/Src/main.c ****   * @retval None
 239:Core/Src/main.c ****   */
 240:Core/Src/main.c **** static void MX_I2C2_Init(void)
 241:Core/Src/main.c **** {
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 0 */
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* USER CODE END I2C2_Init 0 */
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 1 */
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /* USER CODE END I2C2_Init 1 */
 250:Core/Src/main.c ****   hi2c2.Instance = I2C2;
 251:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 252:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 253:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 254:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 255:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 256:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 257:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 258:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 259:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 6


 260:Core/Src/main.c ****   {
 261:Core/Src/main.c ****     Error_Handler();
 262:Core/Src/main.c ****   }
 263:Core/Src/main.c ****   /* USER CODE BEGIN I2C2_Init 2 */
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /* USER CODE END I2C2_Init 2 */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c **** }
 268:Core/Src/main.c **** 
 269:Core/Src/main.c **** /**
 270:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 271:Core/Src/main.c ****   * @param None
 272:Core/Src/main.c ****   * @retval None
 273:Core/Src/main.c ****   */
 274:Core/Src/main.c **** static void MX_TIM1_Init(void)
 275:Core/Src/main.c **** {
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 282:Core/Src/main.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 287:Core/Src/main.c ****   htim1.Instance = TIM1;
 288:Core/Src/main.c ****   htim1.Init.Prescaler = 83;
 289:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 290:Core/Src/main.c ****   htim1.Init.Period = 65535;
 291:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 292:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 293:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 294:Core/Src/main.c ****   if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 295:Core/Src/main.c ****   {
 296:Core/Src/main.c ****     Error_Handler();
 297:Core/Src/main.c ****   }
 298:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 299:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 300:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 301:Core/Src/main.c ****   {
 302:Core/Src/main.c ****     Error_Handler();
 303:Core/Src/main.c ****   }
 304:Core/Src/main.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 305:Core/Src/main.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 306:Core/Src/main.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 307:Core/Src/main.c ****   sConfigIC.ICFilter = 0;
 308:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 309:Core/Src/main.c ****   {
 310:Core/Src/main.c ****     Error_Handler();
 311:Core/Src/main.c ****   }
 312:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 313:Core/Src/main.c ****   {
 314:Core/Src/main.c ****     Error_Handler();
 315:Core/Src/main.c ****   }
 316:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 7


 317:Core/Src/main.c ****   {
 318:Core/Src/main.c ****     Error_Handler();
 319:Core/Src/main.c ****   }
 320:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 321:Core/Src/main.c ****   {
 322:Core/Src/main.c ****     Error_Handler();
 323:Core/Src/main.c ****   }
 324:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c **** }
 329:Core/Src/main.c **** 
 330:Core/Src/main.c **** /**
 331:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 332:Core/Src/main.c ****   * @param None
 333:Core/Src/main.c ****   * @retval None
 334:Core/Src/main.c ****   */
 335:Core/Src/main.c **** static void MX_TIM2_Init(void)
 336:Core/Src/main.c **** {
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 343:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 348:Core/Src/main.c ****   htim2.Instance = TIM2;
 349:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 350:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 351:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 352:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 353:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 354:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 355:Core/Src/main.c ****   {
 356:Core/Src/main.c ****     Error_Handler();
 357:Core/Src/main.c ****   }
 358:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 359:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 360:Core/Src/main.c ****   {
 361:Core/Src/main.c ****     Error_Handler();
 362:Core/Src/main.c ****   }
 363:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 364:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 365:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 366:Core/Src/main.c ****   {
 367:Core/Src/main.c ****     Error_Handler();
 368:Core/Src/main.c ****   }
 369:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c **** }
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 8


 374:Core/Src/main.c **** 
 375:Core/Src/main.c **** /**
 376:Core/Src/main.c ****   * @brief TIM8 Initialization Function
 377:Core/Src/main.c ****   * @param None
 378:Core/Src/main.c ****   * @retval None
 379:Core/Src/main.c ****   */
 380:Core/Src/main.c **** static void MX_TIM8_Init(void)
 381:Core/Src/main.c **** {
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c ****   /* USER CODE END TIM8_Init 0 */
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 388:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 389:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 390:Core/Src/main.c **** 
 391:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 392:Core/Src/main.c **** 
 393:Core/Src/main.c ****   /* USER CODE END TIM8_Init 1 */
 394:Core/Src/main.c ****   htim8.Instance = TIM8;
 395:Core/Src/main.c ****   htim8.Init.Prescaler = 167;
 396:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 397:Core/Src/main.c ****   htim8.Init.Period = 2500;
 398:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 399:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 400:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 401:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 402:Core/Src/main.c ****   {
 403:Core/Src/main.c ****     Error_Handler();
 404:Core/Src/main.c ****   }
 405:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 406:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 407:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 408:Core/Src/main.c ****   {
 409:Core/Src/main.c ****     Error_Handler();
 410:Core/Src/main.c ****   }
 411:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 412:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 413:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 414:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 415:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 416:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 417:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 418:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 419:Core/Src/main.c ****   {
 420:Core/Src/main.c ****     Error_Handler();
 421:Core/Src/main.c ****   }
 422:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 423:Core/Src/main.c ****   {
 424:Core/Src/main.c ****     Error_Handler();
 425:Core/Src/main.c ****   }
 426:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 427:Core/Src/main.c ****   {
 428:Core/Src/main.c ****     Error_Handler();
 429:Core/Src/main.c ****   }
 430:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 9


 431:Core/Src/main.c ****   {
 432:Core/Src/main.c ****     Error_Handler();
 433:Core/Src/main.c ****   }
 434:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 435:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 436:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 437:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 438:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 439:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 440:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 441:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 442:Core/Src/main.c ****   {
 443:Core/Src/main.c ****     Error_Handler();
 444:Core/Src/main.c ****   }
 445:Core/Src/main.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   /* USER CODE END TIM8_Init 2 */
 448:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim8);
 449:Core/Src/main.c **** 
 450:Core/Src/main.c **** }
 451:Core/Src/main.c **** 
 452:Core/Src/main.c **** /**
 453:Core/Src/main.c ****   * @brief USART2 Initialization Function
 454:Core/Src/main.c ****   * @param None
 455:Core/Src/main.c ****   * @retval None
 456:Core/Src/main.c ****   */
 457:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 458:Core/Src/main.c **** {
 459:Core/Src/main.c **** 
 460:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 461:Core/Src/main.c **** 
 462:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 463:Core/Src/main.c **** 
 464:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 465:Core/Src/main.c **** 
 466:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 467:Core/Src/main.c ****   huart2.Instance = USART2;
 468:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 469:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 470:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 471:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 472:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 473:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 474:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 475:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 476:Core/Src/main.c ****   {
 477:Core/Src/main.c ****     Error_Handler();
 478:Core/Src/main.c ****   }
 479:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 482:Core/Src/main.c **** 
 483:Core/Src/main.c **** }
 484:Core/Src/main.c **** 
 485:Core/Src/main.c **** /**
 486:Core/Src/main.c ****   * @brief USART3 Initialization Function
 487:Core/Src/main.c ****   * @param None
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 10


 488:Core/Src/main.c ****   * @retval None
 489:Core/Src/main.c ****   */
 490:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 491:Core/Src/main.c **** {
 492:Core/Src/main.c **** 
 493:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 494:Core/Src/main.c **** 
 495:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 498:Core/Src/main.c **** 
 499:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 500:Core/Src/main.c ****   huart3.Instance = USART3;
 501:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 502:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 503:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 504:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 505:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 506:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 507:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 508:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 509:Core/Src/main.c ****   {
 510:Core/Src/main.c ****     Error_Handler();
 511:Core/Src/main.c ****   }
 512:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 515:Core/Src/main.c **** 
 516:Core/Src/main.c **** }
 517:Core/Src/main.c **** 
 518:Core/Src/main.c **** /**
 519:Core/Src/main.c ****   * @brief GPIO Initialization Function
 520:Core/Src/main.c ****   * @param None
 521:Core/Src/main.c ****   * @retval None
 522:Core/Src/main.c ****   */
 523:Core/Src/main.c **** static void MX_GPIO_Init(void)
 524:Core/Src/main.c **** {
  28              		.loc 1 524 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 86B0     		sub	sp, sp, #24
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 24
 525:Core/Src/main.c **** 
 526:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 527:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  36              		.loc 1 527 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 527 3 view .LVU2
  39 0002 0022     		movs	r2, #0
  40 0004 0092     		str	r2, [sp]
  41              		.loc 1 527 3 view .LVU3
  42 0006 1F4B     		ldr	r3, .L3
  43 0008 196B     		ldr	r1, [r3, #48]
  44 000a 41F08001 		orr	r1, r1, #128
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 11


  45 000e 1963     		str	r1, [r3, #48]
  46              		.loc 1 527 3 view .LVU4
  47 0010 196B     		ldr	r1, [r3, #48]
  48 0012 01F08001 		and	r1, r1, #128
  49 0016 0091     		str	r1, [sp]
  50              		.loc 1 527 3 view .LVU5
  51 0018 0099     		ldr	r1, [sp]
  52              	.LBE2:
  53              		.loc 1 527 3 view .LVU6
 528:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  54              		.loc 1 528 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 528 3 view .LVU8
  57 001a 0192     		str	r2, [sp, #4]
  58              		.loc 1 528 3 view .LVU9
  59 001c 196B     		ldr	r1, [r3, #48]
  60 001e 41F00101 		orr	r1, r1, #1
  61 0022 1963     		str	r1, [r3, #48]
  62              		.loc 1 528 3 view .LVU10
  63 0024 196B     		ldr	r1, [r3, #48]
  64 0026 01F00101 		and	r1, r1, #1
  65 002a 0191     		str	r1, [sp, #4]
  66              		.loc 1 528 3 view .LVU11
  67 002c 0199     		ldr	r1, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 528 3 view .LVU12
 529:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  70              		.loc 1 529 3 view .LVU13
  71              	.LBB4:
  72              		.loc 1 529 3 view .LVU14
  73 002e 0292     		str	r2, [sp, #8]
  74              		.loc 1 529 3 view .LVU15
  75 0030 196B     		ldr	r1, [r3, #48]
  76 0032 41F01001 		orr	r1, r1, #16
  77 0036 1963     		str	r1, [r3, #48]
  78              		.loc 1 529 3 view .LVU16
  79 0038 196B     		ldr	r1, [r3, #48]
  80 003a 01F01001 		and	r1, r1, #16
  81 003e 0291     		str	r1, [sp, #8]
  82              		.loc 1 529 3 view .LVU17
  83 0040 0299     		ldr	r1, [sp, #8]
  84              	.LBE4:
  85              		.loc 1 529 3 view .LVU18
 530:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  86              		.loc 1 530 3 view .LVU19
  87              	.LBB5:
  88              		.loc 1 530 3 view .LVU20
  89 0042 0392     		str	r2, [sp, #12]
  90              		.loc 1 530 3 view .LVU21
  91 0044 196B     		ldr	r1, [r3, #48]
  92 0046 41F00201 		orr	r1, r1, #2
  93 004a 1963     		str	r1, [r3, #48]
  94              		.loc 1 530 3 view .LVU22
  95 004c 196B     		ldr	r1, [r3, #48]
  96 004e 01F00201 		and	r1, r1, #2
  97 0052 0391     		str	r1, [sp, #12]
  98              		.loc 1 530 3 view .LVU23
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 12


  99 0054 0399     		ldr	r1, [sp, #12]
 100              	.LBE5:
 101              		.loc 1 530 3 view .LVU24
 531:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 102              		.loc 1 531 3 view .LVU25
 103              	.LBB6:
 104              		.loc 1 531 3 view .LVU26
 105 0056 0492     		str	r2, [sp, #16]
 106              		.loc 1 531 3 view .LVU27
 107 0058 196B     		ldr	r1, [r3, #48]
 108 005a 41F00801 		orr	r1, r1, #8
 109 005e 1963     		str	r1, [r3, #48]
 110              		.loc 1 531 3 view .LVU28
 111 0060 196B     		ldr	r1, [r3, #48]
 112 0062 01F00801 		and	r1, r1, #8
 113 0066 0491     		str	r1, [sp, #16]
 114              		.loc 1 531 3 view .LVU29
 115 0068 0499     		ldr	r1, [sp, #16]
 116              	.LBE6:
 117              		.loc 1 531 3 view .LVU30
 532:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 118              		.loc 1 532 3 view .LVU31
 119              	.LBB7:
 120              		.loc 1 532 3 view .LVU32
 121 006a 0592     		str	r2, [sp, #20]
 122              		.loc 1 532 3 view .LVU33
 123 006c 1A6B     		ldr	r2, [r3, #48]
 124 006e 42F00402 		orr	r2, r2, #4
 125 0072 1A63     		str	r2, [r3, #48]
 126              		.loc 1 532 3 view .LVU34
 127 0074 1B6B     		ldr	r3, [r3, #48]
 128 0076 03F00403 		and	r3, r3, #4
 129 007a 0593     		str	r3, [sp, #20]
 130              		.loc 1 532 3 view .LVU35
 131 007c 059B     		ldr	r3, [sp, #20]
 132              	.LBE7:
 133              		.loc 1 532 3 view .LVU36
 533:Core/Src/main.c **** 
 534:Core/Src/main.c **** }
 134              		.loc 1 534 1 is_stmt 0 view .LVU37
 135 007e 06B0     		add	sp, sp, #24
 136              	.LCFI1:
 137              		.cfi_def_cfa_offset 0
 138              		@ sp needed
 139 0080 7047     		bx	lr
 140              	.L4:
 141 0082 00BF     		.align	2
 142              	.L3:
 143 0084 00380240 		.word	1073887232
 144              		.cfi_endproc
 145              	.LFE139:
 147              		.section	.text.MX_I2C1_Init,"ax",%progbits
 148              		.align	1
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 152              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 13


 154              	MX_I2C1_Init:
 155              	.LFB132:
 207:Core/Src/main.c **** 
 156              		.loc 1 207 1 is_stmt 1 view -0
 157              		.cfi_startproc
 158              		@ args = 0, pretend = 0, frame = 0
 159              		@ frame_needed = 0, uses_anonymous_args = 0
 160 0000 08B5     		push	{r3, lr}
 161              	.LCFI2:
 162              		.cfi_def_cfa_offset 8
 163              		.cfi_offset 3, -8
 164              		.cfi_offset 14, -4
 216:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 165              		.loc 1 216 3 view .LVU39
 216:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 166              		.loc 1 216 18 is_stmt 0 view .LVU40
 167 0002 0948     		ldr	r0, .L7
 168 0004 094B     		ldr	r3, .L7+4
 169 0006 0360     		str	r3, [r0]
 217:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 170              		.loc 1 217 3 is_stmt 1 view .LVU41
 217:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 171              		.loc 1 217 25 is_stmt 0 view .LVU42
 172 0008 094B     		ldr	r3, .L7+8
 173 000a 4360     		str	r3, [r0, #4]
 218:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 174              		.loc 1 218 3 is_stmt 1 view .LVU43
 218:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 175              		.loc 1 218 24 is_stmt 0 view .LVU44
 176 000c 0023     		movs	r3, #0
 177 000e 8360     		str	r3, [r0, #8]
 219:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 178              		.loc 1 219 3 is_stmt 1 view .LVU45
 219:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 179              		.loc 1 219 26 is_stmt 0 view .LVU46
 180 0010 C360     		str	r3, [r0, #12]
 220:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 181              		.loc 1 220 3 is_stmt 1 view .LVU47
 220:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 182              		.loc 1 220 29 is_stmt 0 view .LVU48
 183 0012 4FF48042 		mov	r2, #16384
 184 0016 0261     		str	r2, [r0, #16]
 221:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 185              		.loc 1 221 3 is_stmt 1 view .LVU49
 221:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 186              		.loc 1 221 30 is_stmt 0 view .LVU50
 187 0018 4361     		str	r3, [r0, #20]
 222:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 188              		.loc 1 222 3 is_stmt 1 view .LVU51
 222:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 189              		.loc 1 222 26 is_stmt 0 view .LVU52
 190 001a 8361     		str	r3, [r0, #24]
 223:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 191              		.loc 1 223 3 is_stmt 1 view .LVU53
 223:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 192              		.loc 1 223 30 is_stmt 0 view .LVU54
 193 001c C361     		str	r3, [r0, #28]
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 14


 224:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 194              		.loc 1 224 3 is_stmt 1 view .LVU55
 224:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 195              		.loc 1 224 28 is_stmt 0 view .LVU56
 196 001e 0362     		str	r3, [r0, #32]
 225:Core/Src/main.c ****   {
 197              		.loc 1 225 3 is_stmt 1 view .LVU57
 225:Core/Src/main.c ****   {
 198              		.loc 1 225 7 is_stmt 0 view .LVU58
 199 0020 FFF7FEFF 		bl	HAL_I2C_Init
 200              	.LVL0:
 233:Core/Src/main.c **** 
 201              		.loc 1 233 1 view .LVU59
 202 0024 08BD     		pop	{r3, pc}
 203              	.L8:
 204 0026 00BF     		.align	2
 205              	.L7:
 206 0028 00000000 		.word	hi2c1
 207 002c 00540040 		.word	1073763328
 208 0030 A0860100 		.word	100000
 209              		.cfi_endproc
 210              	.LFE132:
 212              		.section	.text.MX_I2C2_Init,"ax",%progbits
 213              		.align	1
 214              		.syntax unified
 215              		.thumb
 216              		.thumb_func
 217              		.fpu fpv4-sp-d16
 219              	MX_I2C2_Init:
 220              	.LFB133:
 241:Core/Src/main.c **** 
 221              		.loc 1 241 1 is_stmt 1 view -0
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 0
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225 0000 08B5     		push	{r3, lr}
 226              	.LCFI3:
 227              		.cfi_def_cfa_offset 8
 228              		.cfi_offset 3, -8
 229              		.cfi_offset 14, -4
 250:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 230              		.loc 1 250 3 view .LVU61
 250:Core/Src/main.c ****   hi2c2.Init.ClockSpeed = 100000;
 231              		.loc 1 250 18 is_stmt 0 view .LVU62
 232 0002 0948     		ldr	r0, .L11
 233 0004 094B     		ldr	r3, .L11+4
 234 0006 0360     		str	r3, [r0]
 251:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 235              		.loc 1 251 3 is_stmt 1 view .LVU63
 251:Core/Src/main.c ****   hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 236              		.loc 1 251 25 is_stmt 0 view .LVU64
 237 0008 094B     		ldr	r3, .L11+8
 238 000a 4360     		str	r3, [r0, #4]
 252:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 239              		.loc 1 252 3 is_stmt 1 view .LVU65
 252:Core/Src/main.c ****   hi2c2.Init.OwnAddress1 = 0;
 240              		.loc 1 252 24 is_stmt 0 view .LVU66
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 15


 241 000c 0023     		movs	r3, #0
 242 000e 8360     		str	r3, [r0, #8]
 253:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 243              		.loc 1 253 3 is_stmt 1 view .LVU67
 253:Core/Src/main.c ****   hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 244              		.loc 1 253 26 is_stmt 0 view .LVU68
 245 0010 C360     		str	r3, [r0, #12]
 254:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 246              		.loc 1 254 3 is_stmt 1 view .LVU69
 254:Core/Src/main.c ****   hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 247              		.loc 1 254 29 is_stmt 0 view .LVU70
 248 0012 4FF48042 		mov	r2, #16384
 249 0016 0261     		str	r2, [r0, #16]
 255:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 250              		.loc 1 255 3 is_stmt 1 view .LVU71
 255:Core/Src/main.c ****   hi2c2.Init.OwnAddress2 = 0;
 251              		.loc 1 255 30 is_stmt 0 view .LVU72
 252 0018 4361     		str	r3, [r0, #20]
 256:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 253              		.loc 1 256 3 is_stmt 1 view .LVU73
 256:Core/Src/main.c ****   hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 254              		.loc 1 256 26 is_stmt 0 view .LVU74
 255 001a 8361     		str	r3, [r0, #24]
 257:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 256              		.loc 1 257 3 is_stmt 1 view .LVU75
 257:Core/Src/main.c ****   hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 257              		.loc 1 257 30 is_stmt 0 view .LVU76
 258 001c C361     		str	r3, [r0, #28]
 258:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 259              		.loc 1 258 3 is_stmt 1 view .LVU77
 258:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 260              		.loc 1 258 28 is_stmt 0 view .LVU78
 261 001e 0362     		str	r3, [r0, #32]
 259:Core/Src/main.c ****   {
 262              		.loc 1 259 3 is_stmt 1 view .LVU79
 259:Core/Src/main.c ****   {
 263              		.loc 1 259 7 is_stmt 0 view .LVU80
 264 0020 FFF7FEFF 		bl	HAL_I2C_Init
 265              	.LVL1:
 267:Core/Src/main.c **** 
 266              		.loc 1 267 1 view .LVU81
 267 0024 08BD     		pop	{r3, pc}
 268              	.L12:
 269 0026 00BF     		.align	2
 270              	.L11:
 271 0028 00000000 		.word	hi2c2
 272 002c 00580040 		.word	1073764352
 273 0030 A0860100 		.word	100000
 274              		.cfi_endproc
 275              	.LFE133:
 277              		.section	.text.MX_TIM1_Init,"ax",%progbits
 278              		.align	1
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 282              		.fpu fpv4-sp-d16
 284              	MX_TIM1_Init:
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 16


 285              	.LFB134:
 275:Core/Src/main.c **** 
 286              		.loc 1 275 1 is_stmt 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 24
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290 0000 30B5     		push	{r4, r5, lr}
 291              	.LCFI4:
 292              		.cfi_def_cfa_offset 12
 293              		.cfi_offset 4, -12
 294              		.cfi_offset 5, -8
 295              		.cfi_offset 14, -4
 296 0002 87B0     		sub	sp, sp, #28
 297              	.LCFI5:
 298              		.cfi_def_cfa_offset 40
 281:Core/Src/main.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 299              		.loc 1 281 3 view .LVU83
 281:Core/Src/main.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 300              		.loc 1 281 27 is_stmt 0 view .LVU84
 301 0004 0024     		movs	r4, #0
 302 0006 0494     		str	r4, [sp, #16]
 303 0008 0594     		str	r4, [sp, #20]
 282:Core/Src/main.c **** 
 304              		.loc 1 282 3 is_stmt 1 view .LVU85
 282:Core/Src/main.c **** 
 305              		.loc 1 282 22 is_stmt 0 view .LVU86
 306 000a 0094     		str	r4, [sp]
 307 000c 0194     		str	r4, [sp, #4]
 308 000e 0294     		str	r4, [sp, #8]
 309 0010 0394     		str	r4, [sp, #12]
 287:Core/Src/main.c ****   htim1.Init.Prescaler = 83;
 310              		.loc 1 287 3 is_stmt 1 view .LVU87
 287:Core/Src/main.c ****   htim1.Init.Prescaler = 83;
 311              		.loc 1 287 18 is_stmt 0 view .LVU88
 312 0012 184D     		ldr	r5, .L15
 313 0014 184B     		ldr	r3, .L15+4
 314 0016 2B60     		str	r3, [r5]
 288:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 315              		.loc 1 288 3 is_stmt 1 view .LVU89
 288:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 316              		.loc 1 288 24 is_stmt 0 view .LVU90
 317 0018 5323     		movs	r3, #83
 318 001a 6B60     		str	r3, [r5, #4]
 289:Core/Src/main.c ****   htim1.Init.Period = 65535;
 319              		.loc 1 289 3 is_stmt 1 view .LVU91
 289:Core/Src/main.c ****   htim1.Init.Period = 65535;
 320              		.loc 1 289 26 is_stmt 0 view .LVU92
 321 001c AC60     		str	r4, [r5, #8]
 290:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 322              		.loc 1 290 3 is_stmt 1 view .LVU93
 290:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 323              		.loc 1 290 21 is_stmt 0 view .LVU94
 324 001e 4FF6FF73 		movw	r3, #65535
 325 0022 EB60     		str	r3, [r5, #12]
 291:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 326              		.loc 1 291 3 is_stmt 1 view .LVU95
 291:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 17


 327              		.loc 1 291 28 is_stmt 0 view .LVU96
 328 0024 2C61     		str	r4, [r5, #16]
 292:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 329              		.loc 1 292 3 is_stmt 1 view .LVU97
 292:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 330              		.loc 1 292 32 is_stmt 0 view .LVU98
 331 0026 6C61     		str	r4, [r5, #20]
 293:Core/Src/main.c ****   if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 332              		.loc 1 293 3 is_stmt 1 view .LVU99
 293:Core/Src/main.c ****   if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 333              		.loc 1 293 32 is_stmt 0 view .LVU100
 334 0028 AC61     		str	r4, [r5, #24]
 294:Core/Src/main.c ****   {
 335              		.loc 1 294 3 is_stmt 1 view .LVU101
 294:Core/Src/main.c ****   {
 336              		.loc 1 294 7 is_stmt 0 view .LVU102
 337 002a 2846     		mov	r0, r5
 338 002c FFF7FEFF 		bl	HAL_TIM_IC_Init
 339              	.LVL2:
 298:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 340              		.loc 1 298 3 is_stmt 1 view .LVU103
 298:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 341              		.loc 1 298 37 is_stmt 0 view .LVU104
 342 0030 0494     		str	r4, [sp, #16]
 299:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 343              		.loc 1 299 3 is_stmt 1 view .LVU105
 299:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 344              		.loc 1 299 33 is_stmt 0 view .LVU106
 345 0032 0594     		str	r4, [sp, #20]
 300:Core/Src/main.c ****   {
 346              		.loc 1 300 3 is_stmt 1 view .LVU107
 300:Core/Src/main.c ****   {
 347              		.loc 1 300 7 is_stmt 0 view .LVU108
 348 0034 04A9     		add	r1, sp, #16
 349 0036 2846     		mov	r0, r5
 350 0038 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 351              	.LVL3:
 304:Core/Src/main.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 352              		.loc 1 304 3 is_stmt 1 view .LVU109
 304:Core/Src/main.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 353              		.loc 1 304 24 is_stmt 0 view .LVU110
 354 003c 0094     		str	r4, [sp]
 305:Core/Src/main.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 355              		.loc 1 305 3 is_stmt 1 view .LVU111
 305:Core/Src/main.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 356              		.loc 1 305 25 is_stmt 0 view .LVU112
 357 003e 0123     		movs	r3, #1
 358 0040 0193     		str	r3, [sp, #4]
 306:Core/Src/main.c ****   sConfigIC.ICFilter = 0;
 359              		.loc 1 306 3 is_stmt 1 view .LVU113
 306:Core/Src/main.c ****   sConfigIC.ICFilter = 0;
 360              		.loc 1 306 25 is_stmt 0 view .LVU114
 361 0042 0294     		str	r4, [sp, #8]
 307:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 362              		.loc 1 307 3 is_stmt 1 view .LVU115
 307:Core/Src/main.c ****   if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 363              		.loc 1 307 22 is_stmt 0 view .LVU116
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 18


 364 0044 0394     		str	r4, [sp, #12]
 308:Core/Src/main.c ****   {
 365              		.loc 1 308 3 is_stmt 1 view .LVU117
 308:Core/Src/main.c ****   {
 366              		.loc 1 308 7 is_stmt 0 view .LVU118
 367 0046 2246     		mov	r2, r4
 368 0048 6946     		mov	r1, sp
 369 004a 2846     		mov	r0, r5
 370 004c FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 371              	.LVL4:
 312:Core/Src/main.c ****   {
 372              		.loc 1 312 3 is_stmt 1 view .LVU119
 312:Core/Src/main.c ****   {
 373              		.loc 1 312 7 is_stmt 0 view .LVU120
 374 0050 0422     		movs	r2, #4
 375 0052 6946     		mov	r1, sp
 376 0054 2846     		mov	r0, r5
 377 0056 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 378              	.LVL5:
 316:Core/Src/main.c ****   {
 379              		.loc 1 316 3 is_stmt 1 view .LVU121
 316:Core/Src/main.c ****   {
 380              		.loc 1 316 7 is_stmt 0 view .LVU122
 381 005a 0822     		movs	r2, #8
 382 005c 6946     		mov	r1, sp
 383 005e 2846     		mov	r0, r5
 384 0060 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 385              	.LVL6:
 320:Core/Src/main.c ****   {
 386              		.loc 1 320 3 is_stmt 1 view .LVU123
 320:Core/Src/main.c ****   {
 387              		.loc 1 320 7 is_stmt 0 view .LVU124
 388 0064 0C22     		movs	r2, #12
 389 0066 6946     		mov	r1, sp
 390 0068 2846     		mov	r0, r5
 391 006a FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 392              	.LVL7:
 328:Core/Src/main.c **** 
 393              		.loc 1 328 1 view .LVU125
 394 006e 07B0     		add	sp, sp, #28
 395              	.LCFI6:
 396              		.cfi_def_cfa_offset 12
 397              		@ sp needed
 398 0070 30BD     		pop	{r4, r5, pc}
 399              	.L16:
 400 0072 00BF     		.align	2
 401              	.L15:
 402 0074 00000000 		.word	htim1
 403 0078 00000140 		.word	1073807360
 404              		.cfi_endproc
 405              	.LFE134:
 407              		.section	.text.MX_TIM8_Init,"ax",%progbits
 408              		.align	1
 409              		.syntax unified
 410              		.thumb
 411              		.thumb_func
 412              		.fpu fpv4-sp-d16
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 19


 414              	MX_TIM8_Init:
 415              	.LFB136:
 381:Core/Src/main.c **** 
 416              		.loc 1 381 1 is_stmt 1 view -0
 417              		.cfi_startproc
 418              		@ args = 0, pretend = 0, frame = 72
 419              		@ frame_needed = 0, uses_anonymous_args = 0
 420 0000 30B5     		push	{r4, r5, lr}
 421              	.LCFI7:
 422              		.cfi_def_cfa_offset 12
 423              		.cfi_offset 4, -12
 424              		.cfi_offset 5, -8
 425              		.cfi_offset 14, -4
 426 0002 93B0     		sub	sp, sp, #76
 427              	.LCFI8:
 428              		.cfi_def_cfa_offset 88
 387:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 429              		.loc 1 387 3 view .LVU127
 387:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 430              		.loc 1 387 27 is_stmt 0 view .LVU128
 431 0004 0024     		movs	r4, #0
 432 0006 1094     		str	r4, [sp, #64]
 433 0008 1194     		str	r4, [sp, #68]
 388:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 434              		.loc 1 388 3 is_stmt 1 view .LVU129
 388:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 435              		.loc 1 388 22 is_stmt 0 view .LVU130
 436 000a 0994     		str	r4, [sp, #36]
 437 000c 0A94     		str	r4, [sp, #40]
 438 000e 0B94     		str	r4, [sp, #44]
 439 0010 0C94     		str	r4, [sp, #48]
 440 0012 0D94     		str	r4, [sp, #52]
 441 0014 0E94     		str	r4, [sp, #56]
 442 0016 0F94     		str	r4, [sp, #60]
 389:Core/Src/main.c **** 
 443              		.loc 1 389 3 is_stmt 1 view .LVU131
 389:Core/Src/main.c **** 
 444              		.loc 1 389 34 is_stmt 0 view .LVU132
 445 0018 2022     		movs	r2, #32
 446 001a 2146     		mov	r1, r4
 447 001c 01A8     		add	r0, sp, #4
 448 001e FFF7FEFF 		bl	memset
 449              	.LVL8:
 394:Core/Src/main.c ****   htim8.Init.Prescaler = 167;
 450              		.loc 1 394 3 is_stmt 1 view .LVU133
 394:Core/Src/main.c ****   htim8.Init.Prescaler = 167;
 451              		.loc 1 394 18 is_stmt 0 view .LVU134
 452 0022 214D     		ldr	r5, .L19
 453 0024 214B     		ldr	r3, .L19+4
 454 0026 2B60     		str	r3, [r5]
 395:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 455              		.loc 1 395 3 is_stmt 1 view .LVU135
 395:Core/Src/main.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 456              		.loc 1 395 24 is_stmt 0 view .LVU136
 457 0028 A723     		movs	r3, #167
 458 002a 6B60     		str	r3, [r5, #4]
 396:Core/Src/main.c ****   htim8.Init.Period = 2500;
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 20


 459              		.loc 1 396 3 is_stmt 1 view .LVU137
 396:Core/Src/main.c ****   htim8.Init.Period = 2500;
 460              		.loc 1 396 26 is_stmt 0 view .LVU138
 461 002c AC60     		str	r4, [r5, #8]
 397:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 462              		.loc 1 397 3 is_stmt 1 view .LVU139
 397:Core/Src/main.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 463              		.loc 1 397 21 is_stmt 0 view .LVU140
 464 002e 40F6C413 		movw	r3, #2500
 465 0032 EB60     		str	r3, [r5, #12]
 398:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 466              		.loc 1 398 3 is_stmt 1 view .LVU141
 398:Core/Src/main.c ****   htim8.Init.RepetitionCounter = 0;
 467              		.loc 1 398 28 is_stmt 0 view .LVU142
 468 0034 2C61     		str	r4, [r5, #16]
 399:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 469              		.loc 1 399 3 is_stmt 1 view .LVU143
 399:Core/Src/main.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 470              		.loc 1 399 32 is_stmt 0 view .LVU144
 471 0036 6C61     		str	r4, [r5, #20]
 400:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 472              		.loc 1 400 3 is_stmt 1 view .LVU145
 400:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 473              		.loc 1 400 32 is_stmt 0 view .LVU146
 474 0038 AC61     		str	r4, [r5, #24]
 401:Core/Src/main.c ****   {
 475              		.loc 1 401 3 is_stmt 1 view .LVU147
 401:Core/Src/main.c ****   {
 476              		.loc 1 401 7 is_stmt 0 view .LVU148
 477 003a 2846     		mov	r0, r5
 478 003c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 479              	.LVL9:
 405:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 480              		.loc 1 405 3 is_stmt 1 view .LVU149
 405:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 481              		.loc 1 405 37 is_stmt 0 view .LVU150
 482 0040 1094     		str	r4, [sp, #64]
 406:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 483              		.loc 1 406 3 is_stmt 1 view .LVU151
 406:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 484              		.loc 1 406 33 is_stmt 0 view .LVU152
 485 0042 1194     		str	r4, [sp, #68]
 407:Core/Src/main.c ****   {
 486              		.loc 1 407 3 is_stmt 1 view .LVU153
 407:Core/Src/main.c ****   {
 487              		.loc 1 407 7 is_stmt 0 view .LVU154
 488 0044 10A9     		add	r1, sp, #64
 489 0046 2846     		mov	r0, r5
 490 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 491              	.LVL10:
 411:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 492              		.loc 1 411 3 is_stmt 1 view .LVU155
 411:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 493              		.loc 1 411 20 is_stmt 0 view .LVU156
 494 004c 6023     		movs	r3, #96
 495 004e 0993     		str	r3, [sp, #36]
 412:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 21


 496              		.loc 1 412 3 is_stmt 1 view .LVU157
 412:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 497              		.loc 1 412 19 is_stmt 0 view .LVU158
 498 0050 0A94     		str	r4, [sp, #40]
 413:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 499              		.loc 1 413 3 is_stmt 1 view .LVU159
 413:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 500              		.loc 1 413 24 is_stmt 0 view .LVU160
 501 0052 0B94     		str	r4, [sp, #44]
 414:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 502              		.loc 1 414 3 is_stmt 1 view .LVU161
 414:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 503              		.loc 1 414 25 is_stmt 0 view .LVU162
 504 0054 0C94     		str	r4, [sp, #48]
 415:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 505              		.loc 1 415 3 is_stmt 1 view .LVU163
 415:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 506              		.loc 1 415 24 is_stmt 0 view .LVU164
 507 0056 0D94     		str	r4, [sp, #52]
 416:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 508              		.loc 1 416 3 is_stmt 1 view .LVU165
 416:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 509              		.loc 1 416 25 is_stmt 0 view .LVU166
 510 0058 0E94     		str	r4, [sp, #56]
 417:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 511              		.loc 1 417 3 is_stmt 1 view .LVU167
 417:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 512              		.loc 1 417 26 is_stmt 0 view .LVU168
 513 005a 0F94     		str	r4, [sp, #60]
 418:Core/Src/main.c ****   {
 514              		.loc 1 418 3 is_stmt 1 view .LVU169
 418:Core/Src/main.c ****   {
 515              		.loc 1 418 7 is_stmt 0 view .LVU170
 516 005c 2246     		mov	r2, r4
 517 005e 09A9     		add	r1, sp, #36
 518 0060 2846     		mov	r0, r5
 519 0062 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 520              	.LVL11:
 422:Core/Src/main.c ****   {
 521              		.loc 1 422 3 is_stmt 1 view .LVU171
 422:Core/Src/main.c ****   {
 522              		.loc 1 422 7 is_stmt 0 view .LVU172
 523 0066 0422     		movs	r2, #4
 524 0068 09A9     		add	r1, sp, #36
 525 006a 2846     		mov	r0, r5
 526 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 527              	.LVL12:
 426:Core/Src/main.c ****   {
 528              		.loc 1 426 3 is_stmt 1 view .LVU173
 426:Core/Src/main.c ****   {
 529              		.loc 1 426 7 is_stmt 0 view .LVU174
 530 0070 0822     		movs	r2, #8
 531 0072 09A9     		add	r1, sp, #36
 532 0074 2846     		mov	r0, r5
 533 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 534              	.LVL13:
 430:Core/Src/main.c ****   {
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 22


 535              		.loc 1 430 3 is_stmt 1 view .LVU175
 430:Core/Src/main.c ****   {
 536              		.loc 1 430 7 is_stmt 0 view .LVU176
 537 007a 0C22     		movs	r2, #12
 538 007c 09A9     		add	r1, sp, #36
 539 007e 2846     		mov	r0, r5
 540 0080 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 541              	.LVL14:
 434:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 542              		.loc 1 434 3 is_stmt 1 view .LVU177
 434:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 543              		.loc 1 434 40 is_stmt 0 view .LVU178
 544 0084 0194     		str	r4, [sp, #4]
 435:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 545              		.loc 1 435 3 is_stmt 1 view .LVU179
 435:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 546              		.loc 1 435 41 is_stmt 0 view .LVU180
 547 0086 0294     		str	r4, [sp, #8]
 436:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 548              		.loc 1 436 3 is_stmt 1 view .LVU181
 436:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 549              		.loc 1 436 34 is_stmt 0 view .LVU182
 550 0088 0394     		str	r4, [sp, #12]
 437:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 551              		.loc 1 437 3 is_stmt 1 view .LVU183
 437:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 552              		.loc 1 437 33 is_stmt 0 view .LVU184
 553 008a 0494     		str	r4, [sp, #16]
 438:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 554              		.loc 1 438 3 is_stmt 1 view .LVU185
 438:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 555              		.loc 1 438 35 is_stmt 0 view .LVU186
 556 008c 0594     		str	r4, [sp, #20]
 439:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 557              		.loc 1 439 3 is_stmt 1 view .LVU187
 439:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 558              		.loc 1 439 38 is_stmt 0 view .LVU188
 559 008e 4FF40053 		mov	r3, #8192
 560 0092 0693     		str	r3, [sp, #24]
 440:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 561              		.loc 1 440 3 is_stmt 1 view .LVU189
 440:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 562              		.loc 1 440 40 is_stmt 0 view .LVU190
 563 0094 0894     		str	r4, [sp, #32]
 441:Core/Src/main.c ****   {
 564              		.loc 1 441 3 is_stmt 1 view .LVU191
 441:Core/Src/main.c ****   {
 565              		.loc 1 441 7 is_stmt 0 view .LVU192
 566 0096 01A9     		add	r1, sp, #4
 567 0098 2846     		mov	r0, r5
 568 009a FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 569              	.LVL15:
 448:Core/Src/main.c **** 
 570              		.loc 1 448 3 is_stmt 1 view .LVU193
 571 009e 2846     		mov	r0, r5
 572 00a0 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 573              	.LVL16:
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 23


 450:Core/Src/main.c **** 
 574              		.loc 1 450 1 is_stmt 0 view .LVU194
 575 00a4 13B0     		add	sp, sp, #76
 576              	.LCFI9:
 577              		.cfi_def_cfa_offset 12
 578              		@ sp needed
 579 00a6 30BD     		pop	{r4, r5, pc}
 580              	.L20:
 581              		.align	2
 582              	.L19:
 583 00a8 00000000 		.word	htim8
 584 00ac 00040140 		.word	1073808384
 585              		.cfi_endproc
 586              	.LFE136:
 588              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 589              		.align	1
 590              		.syntax unified
 591              		.thumb
 592              		.thumb_func
 593              		.fpu fpv4-sp-d16
 595              	MX_USART2_UART_Init:
 596              	.LFB137:
 458:Core/Src/main.c **** 
 597              		.loc 1 458 1 is_stmt 1 view -0
 598              		.cfi_startproc
 599              		@ args = 0, pretend = 0, frame = 0
 600              		@ frame_needed = 0, uses_anonymous_args = 0
 601 0000 08B5     		push	{r3, lr}
 602              	.LCFI10:
 603              		.cfi_def_cfa_offset 8
 604              		.cfi_offset 3, -8
 605              		.cfi_offset 14, -4
 467:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 606              		.loc 1 467 3 view .LVU196
 467:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 607              		.loc 1 467 19 is_stmt 0 view .LVU197
 608 0002 0848     		ldr	r0, .L23
 609 0004 084B     		ldr	r3, .L23+4
 610 0006 0360     		str	r3, [r0]
 468:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 611              		.loc 1 468 3 is_stmt 1 view .LVU198
 468:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 612              		.loc 1 468 24 is_stmt 0 view .LVU199
 613 0008 4FF4E133 		mov	r3, #115200
 614 000c 4360     		str	r3, [r0, #4]
 469:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 615              		.loc 1 469 3 is_stmt 1 view .LVU200
 469:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 616              		.loc 1 469 26 is_stmt 0 view .LVU201
 617 000e 0023     		movs	r3, #0
 618 0010 8360     		str	r3, [r0, #8]
 470:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 619              		.loc 1 470 3 is_stmt 1 view .LVU202
 470:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 620              		.loc 1 470 24 is_stmt 0 view .LVU203
 621 0012 C360     		str	r3, [r0, #12]
 471:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 24


 622              		.loc 1 471 3 is_stmt 1 view .LVU204
 471:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 623              		.loc 1 471 22 is_stmt 0 view .LVU205
 624 0014 0361     		str	r3, [r0, #16]
 472:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 625              		.loc 1 472 3 is_stmt 1 view .LVU206
 472:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 626              		.loc 1 472 20 is_stmt 0 view .LVU207
 627 0016 0C22     		movs	r2, #12
 628 0018 4261     		str	r2, [r0, #20]
 473:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 629              		.loc 1 473 3 is_stmt 1 view .LVU208
 473:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 630              		.loc 1 473 25 is_stmt 0 view .LVU209
 631 001a 8361     		str	r3, [r0, #24]
 474:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 632              		.loc 1 474 3 is_stmt 1 view .LVU210
 474:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 633              		.loc 1 474 28 is_stmt 0 view .LVU211
 634 001c C361     		str	r3, [r0, #28]
 475:Core/Src/main.c ****   {
 635              		.loc 1 475 3 is_stmt 1 view .LVU212
 475:Core/Src/main.c ****   {
 636              		.loc 1 475 7 is_stmt 0 view .LVU213
 637 001e FFF7FEFF 		bl	HAL_UART_Init
 638              	.LVL17:
 483:Core/Src/main.c **** 
 639              		.loc 1 483 1 view .LVU214
 640 0022 08BD     		pop	{r3, pc}
 641              	.L24:
 642              		.align	2
 643              	.L23:
 644 0024 00000000 		.word	huart2
 645 0028 00440040 		.word	1073759232
 646              		.cfi_endproc
 647              	.LFE137:
 649              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 650              		.align	1
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
 654              		.fpu fpv4-sp-d16
 656              	MX_USART3_UART_Init:
 657              	.LFB138:
 491:Core/Src/main.c **** 
 658              		.loc 1 491 1 is_stmt 1 view -0
 659              		.cfi_startproc
 660              		@ args = 0, pretend = 0, frame = 0
 661              		@ frame_needed = 0, uses_anonymous_args = 0
 662 0000 08B5     		push	{r3, lr}
 663              	.LCFI11:
 664              		.cfi_def_cfa_offset 8
 665              		.cfi_offset 3, -8
 666              		.cfi_offset 14, -4
 500:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 667              		.loc 1 500 3 view .LVU216
 500:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 25


 668              		.loc 1 500 19 is_stmt 0 view .LVU217
 669 0002 0848     		ldr	r0, .L27
 670 0004 084B     		ldr	r3, .L27+4
 671 0006 0360     		str	r3, [r0]
 501:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 672              		.loc 1 501 3 is_stmt 1 view .LVU218
 501:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 673              		.loc 1 501 24 is_stmt 0 view .LVU219
 674 0008 4FF4E133 		mov	r3, #115200
 675 000c 4360     		str	r3, [r0, #4]
 502:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 676              		.loc 1 502 3 is_stmt 1 view .LVU220
 502:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 677              		.loc 1 502 26 is_stmt 0 view .LVU221
 678 000e 0023     		movs	r3, #0
 679 0010 8360     		str	r3, [r0, #8]
 503:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 680              		.loc 1 503 3 is_stmt 1 view .LVU222
 503:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 681              		.loc 1 503 24 is_stmt 0 view .LVU223
 682 0012 C360     		str	r3, [r0, #12]
 504:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 683              		.loc 1 504 3 is_stmt 1 view .LVU224
 504:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 684              		.loc 1 504 22 is_stmt 0 view .LVU225
 685 0014 0361     		str	r3, [r0, #16]
 505:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 686              		.loc 1 505 3 is_stmt 1 view .LVU226
 505:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 687              		.loc 1 505 20 is_stmt 0 view .LVU227
 688 0016 0C22     		movs	r2, #12
 689 0018 4261     		str	r2, [r0, #20]
 506:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 690              		.loc 1 506 3 is_stmt 1 view .LVU228
 506:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 691              		.loc 1 506 25 is_stmt 0 view .LVU229
 692 001a 8361     		str	r3, [r0, #24]
 507:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 693              		.loc 1 507 3 is_stmt 1 view .LVU230
 507:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 694              		.loc 1 507 28 is_stmt 0 view .LVU231
 695 001c C361     		str	r3, [r0, #28]
 508:Core/Src/main.c ****   {
 696              		.loc 1 508 3 is_stmt 1 view .LVU232
 508:Core/Src/main.c ****   {
 697              		.loc 1 508 7 is_stmt 0 view .LVU233
 698 001e FFF7FEFF 		bl	HAL_UART_Init
 699              	.LVL18:
 516:Core/Src/main.c **** 
 700              		.loc 1 516 1 view .LVU234
 701 0022 08BD     		pop	{r3, pc}
 702              	.L28:
 703              		.align	2
 704              	.L27:
 705 0024 00000000 		.word	huart3
 706 0028 00480040 		.word	1073760256
 707              		.cfi_endproc
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 26


 708              	.LFE138:
 710              		.section	.text.MX_TIM2_Init,"ax",%progbits
 711              		.align	1
 712              		.syntax unified
 713              		.thumb
 714              		.thumb_func
 715              		.fpu fpv4-sp-d16
 717              	MX_TIM2_Init:
 718              	.LFB135:
 336:Core/Src/main.c **** 
 719              		.loc 1 336 1 is_stmt 1 view -0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 24
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 723 0000 30B5     		push	{r4, r5, lr}
 724              	.LCFI12:
 725              		.cfi_def_cfa_offset 12
 726              		.cfi_offset 4, -12
 727              		.cfi_offset 5, -8
 728              		.cfi_offset 14, -4
 729 0002 87B0     		sub	sp, sp, #28
 730              	.LCFI13:
 731              		.cfi_def_cfa_offset 40
 342:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 732              		.loc 1 342 3 view .LVU236
 342:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 733              		.loc 1 342 26 is_stmt 0 view .LVU237
 734 0004 0024     		movs	r4, #0
 735 0006 0294     		str	r4, [sp, #8]
 736 0008 0394     		str	r4, [sp, #12]
 737 000a 0494     		str	r4, [sp, #16]
 738 000c 0594     		str	r4, [sp, #20]
 343:Core/Src/main.c **** 
 739              		.loc 1 343 3 is_stmt 1 view .LVU238
 343:Core/Src/main.c **** 
 740              		.loc 1 343 27 is_stmt 0 view .LVU239
 741 000e 0094     		str	r4, [sp]
 742 0010 0194     		str	r4, [sp, #4]
 348:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 743              		.loc 1 348 3 is_stmt 1 view .LVU240
 348:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 744              		.loc 1 348 18 is_stmt 0 view .LVU241
 745 0012 0E4D     		ldr	r5, .L31
 746 0014 4FF08043 		mov	r3, #1073741824
 747 0018 2B60     		str	r3, [r5]
 349:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 748              		.loc 1 349 3 is_stmt 1 view .LVU242
 349:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 749              		.loc 1 349 24 is_stmt 0 view .LVU243
 750 001a 6C60     		str	r4, [r5, #4]
 350:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 751              		.loc 1 350 3 is_stmt 1 view .LVU244
 350:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 752              		.loc 1 350 26 is_stmt 0 view .LVU245
 753 001c AC60     		str	r4, [r5, #8]
 351:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 754              		.loc 1 351 3 is_stmt 1 view .LVU246
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 27


 351:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 755              		.loc 1 351 21 is_stmt 0 view .LVU247
 756 001e 4FF0FF33 		mov	r3, #-1
 757 0022 EB60     		str	r3, [r5, #12]
 352:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 758              		.loc 1 352 3 is_stmt 1 view .LVU248
 352:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 759              		.loc 1 352 28 is_stmt 0 view .LVU249
 760 0024 2C61     		str	r4, [r5, #16]
 353:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 761              		.loc 1 353 3 is_stmt 1 view .LVU250
 353:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 762              		.loc 1 353 32 is_stmt 0 view .LVU251
 763 0026 AC61     		str	r4, [r5, #24]
 354:Core/Src/main.c ****   {
 764              		.loc 1 354 3 is_stmt 1 view .LVU252
 354:Core/Src/main.c ****   {
 765              		.loc 1 354 7 is_stmt 0 view .LVU253
 766 0028 2846     		mov	r0, r5
 767 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 768              	.LVL19:
 358:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 769              		.loc 1 358 3 is_stmt 1 view .LVU254
 358:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 770              		.loc 1 358 34 is_stmt 0 view .LVU255
 771 002e 4FF48053 		mov	r3, #4096
 772 0032 0293     		str	r3, [sp, #8]
 359:Core/Src/main.c ****   {
 773              		.loc 1 359 3 is_stmt 1 view .LVU256
 359:Core/Src/main.c ****   {
 774              		.loc 1 359 7 is_stmt 0 view .LVU257
 775 0034 02A9     		add	r1, sp, #8
 776 0036 2846     		mov	r0, r5
 777 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 778              	.LVL20:
 363:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 779              		.loc 1 363 3 is_stmt 1 view .LVU258
 363:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 780              		.loc 1 363 37 is_stmt 0 view .LVU259
 781 003c 0094     		str	r4, [sp]
 364:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 782              		.loc 1 364 3 is_stmt 1 view .LVU260
 364:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 783              		.loc 1 364 33 is_stmt 0 view .LVU261
 784 003e 0194     		str	r4, [sp, #4]
 365:Core/Src/main.c ****   {
 785              		.loc 1 365 3 is_stmt 1 view .LVU262
 365:Core/Src/main.c ****   {
 786              		.loc 1 365 7 is_stmt 0 view .LVU263
 787 0040 6946     		mov	r1, sp
 788 0042 2846     		mov	r0, r5
 789 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 790              	.LVL21:
 373:Core/Src/main.c **** 
 791              		.loc 1 373 1 view .LVU264
 792 0048 07B0     		add	sp, sp, #28
 793              	.LCFI14:
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 28


 794              		.cfi_def_cfa_offset 12
 795              		@ sp needed
 796 004a 30BD     		pop	{r4, r5, pc}
 797              	.L32:
 798              		.align	2
 799              	.L31:
 800 004c 00000000 		.word	htim2
 801              		.cfi_endproc
 802              	.LFE135:
 804              		.section	.text.SystemClock_Config,"ax",%progbits
 805              		.align	1
 806              		.global	SystemClock_Config
 807              		.syntax unified
 808              		.thumb
 809              		.thumb_func
 810              		.fpu fpv4-sp-d16
 812              	SystemClock_Config:
 813              	.LFB131:
 163:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 814              		.loc 1 163 1 is_stmt 1 view -0
 815              		.cfi_startproc
 816              		@ args = 0, pretend = 0, frame = 80
 817              		@ frame_needed = 0, uses_anonymous_args = 0
 818 0000 30B5     		push	{r4, r5, lr}
 819              	.LCFI15:
 820              		.cfi_def_cfa_offset 12
 821              		.cfi_offset 4, -12
 822              		.cfi_offset 5, -8
 823              		.cfi_offset 14, -4
 824 0002 95B0     		sub	sp, sp, #84
 825              	.LCFI16:
 826              		.cfi_def_cfa_offset 96
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 827              		.loc 1 164 3 view .LVU266
 164:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 828              		.loc 1 164 22 is_stmt 0 view .LVU267
 829 0004 3022     		movs	r2, #48
 830 0006 0021     		movs	r1, #0
 831 0008 08A8     		add	r0, sp, #32
 832 000a FFF7FEFF 		bl	memset
 833              	.LVL22:
 165:Core/Src/main.c **** 
 834              		.loc 1 165 3 is_stmt 1 view .LVU268
 165:Core/Src/main.c **** 
 835              		.loc 1 165 22 is_stmt 0 view .LVU269
 836 000e 0024     		movs	r4, #0
 837 0010 0394     		str	r4, [sp, #12]
 838 0012 0494     		str	r4, [sp, #16]
 839 0014 0594     		str	r4, [sp, #20]
 840 0016 0694     		str	r4, [sp, #24]
 841 0018 0794     		str	r4, [sp, #28]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 842              		.loc 1 169 3 is_stmt 1 view .LVU270
 843              	.LBB8:
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 844              		.loc 1 169 3 view .LVU271
 845 001a 0194     		str	r4, [sp, #4]
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 29


 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 846              		.loc 1 169 3 view .LVU272
 847 001c 1B4B     		ldr	r3, .L35
 848 001e 1A6C     		ldr	r2, [r3, #64]
 849 0020 42F08052 		orr	r2, r2, #268435456
 850 0024 1A64     		str	r2, [r3, #64]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 851              		.loc 1 169 3 view .LVU273
 852 0026 1B6C     		ldr	r3, [r3, #64]
 853 0028 03F08053 		and	r3, r3, #268435456
 854 002c 0193     		str	r3, [sp, #4]
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 855              		.loc 1 169 3 view .LVU274
 856 002e 019B     		ldr	r3, [sp, #4]
 857              	.LBE8:
 169:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 858              		.loc 1 169 3 view .LVU275
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 859              		.loc 1 170 3 view .LVU276
 860              	.LBB9:
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 861              		.loc 1 170 3 view .LVU277
 862 0030 0294     		str	r4, [sp, #8]
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 863              		.loc 1 170 3 view .LVU278
 864 0032 174B     		ldr	r3, .L35+4
 865 0034 1A68     		ldr	r2, [r3]
 866 0036 42F48042 		orr	r2, r2, #16384
 867 003a 1A60     		str	r2, [r3]
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 868              		.loc 1 170 3 view .LVU279
 869 003c 1B68     		ldr	r3, [r3]
 870 003e 03F48043 		and	r3, r3, #16384
 871 0042 0293     		str	r3, [sp, #8]
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 872              		.loc 1 170 3 view .LVU280
 873 0044 029B     		ldr	r3, [sp, #8]
 874              	.LBE9:
 170:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 875              		.loc 1 170 3 view .LVU281
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 876              		.loc 1 174 3 view .LVU282
 174:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 877              		.loc 1 174 36 is_stmt 0 view .LVU283
 878 0046 0123     		movs	r3, #1
 879 0048 0893     		str	r3, [sp, #32]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 880              		.loc 1 175 3 is_stmt 1 view .LVU284
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 881              		.loc 1 175 30 is_stmt 0 view .LVU285
 882 004a 4FF48033 		mov	r3, #65536
 883 004e 0993     		str	r3, [sp, #36]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 884              		.loc 1 176 3 is_stmt 1 view .LVU286
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 885              		.loc 1 176 34 is_stmt 0 view .LVU287
 886 0050 0225     		movs	r5, #2
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 30


 887 0052 0E95     		str	r5, [sp, #56]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 888              		.loc 1 177 3 is_stmt 1 view .LVU288
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 889              		.loc 1 177 35 is_stmt 0 view .LVU289
 890 0054 4FF48003 		mov	r3, #4194304
 891 0058 0F93     		str	r3, [sp, #60]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 892              		.loc 1 178 3 is_stmt 1 view .LVU290
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 893              		.loc 1 178 30 is_stmt 0 view .LVU291
 894 005a 0423     		movs	r3, #4
 895 005c 1093     		str	r3, [sp, #64]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 896              		.loc 1 179 3 is_stmt 1 view .LVU292
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 897              		.loc 1 179 30 is_stmt 0 view .LVU293
 898 005e A822     		movs	r2, #168
 899 0060 1192     		str	r2, [sp, #68]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 900              		.loc 1 180 3 is_stmt 1 view .LVU294
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 901              		.loc 1 180 30 is_stmt 0 view .LVU295
 902 0062 1295     		str	r5, [sp, #72]
 181:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 903              		.loc 1 181 3 is_stmt 1 view .LVU296
 181:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 904              		.loc 1 181 30 is_stmt 0 view .LVU297
 905 0064 1393     		str	r3, [sp, #76]
 182:Core/Src/main.c ****   {
 906              		.loc 1 182 3 is_stmt 1 view .LVU298
 182:Core/Src/main.c ****   {
 907              		.loc 1 182 7 is_stmt 0 view .LVU299
 908 0066 08A8     		add	r0, sp, #32
 909 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 910              	.LVL23:
 188:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 911              		.loc 1 188 3 is_stmt 1 view .LVU300
 188:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 912              		.loc 1 188 31 is_stmt 0 view .LVU301
 913 006c 0F23     		movs	r3, #15
 914 006e 0393     		str	r3, [sp, #12]
 190:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 915              		.loc 1 190 3 is_stmt 1 view .LVU302
 190:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 916              		.loc 1 190 34 is_stmt 0 view .LVU303
 917 0070 0495     		str	r5, [sp, #16]
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 918              		.loc 1 191 3 is_stmt 1 view .LVU304
 191:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 919              		.loc 1 191 35 is_stmt 0 view .LVU305
 920 0072 0594     		str	r4, [sp, #20]
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 921              		.loc 1 192 3 is_stmt 1 view .LVU306
 192:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 922              		.loc 1 192 36 is_stmt 0 view .LVU307
 923 0074 4FF4A053 		mov	r3, #5120
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 31


 924 0078 0693     		str	r3, [sp, #24]
 193:Core/Src/main.c **** 
 925              		.loc 1 193 3 is_stmt 1 view .LVU308
 193:Core/Src/main.c **** 
 926              		.loc 1 193 36 is_stmt 0 view .LVU309
 927 007a 4FF48053 		mov	r3, #4096
 928 007e 0793     		str	r3, [sp, #28]
 195:Core/Src/main.c ****   {
 929              		.loc 1 195 3 is_stmt 1 view .LVU310
 195:Core/Src/main.c ****   {
 930              		.loc 1 195 7 is_stmt 0 view .LVU311
 931 0080 0521     		movs	r1, #5
 932 0082 03A8     		add	r0, sp, #12
 933 0084 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 934              	.LVL24:
 199:Core/Src/main.c **** 
 935              		.loc 1 199 1 view .LVU312
 936 0088 15B0     		add	sp, sp, #84
 937              	.LCFI17:
 938              		.cfi_def_cfa_offset 12
 939              		@ sp needed
 940 008a 30BD     		pop	{r4, r5, pc}
 941              	.L36:
 942              		.align	2
 943              	.L35:
 944 008c 00380240 		.word	1073887232
 945 0090 00700040 		.word	1073770496
 946              		.cfi_endproc
 947              	.LFE131:
 949              		.section	.text.main,"ax",%progbits
 950              		.align	1
 951              		.global	main
 952              		.syntax unified
 953              		.thumb
 954              		.thumb_func
 955              		.fpu fpv4-sp-d16
 957              	main:
 958              	.LFB130:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 959              		.loc 1 86 1 is_stmt 1 view -0
 960              		.cfi_startproc
 961              		@ Volatile: function does not return.
 962              		@ args = 0, pretend = 0, frame = 0
 963              		@ frame_needed = 0, uses_anonymous_args = 0
 964 0000 00B5     		push	{lr}
 965              	.LCFI18:
 966              		.cfi_def_cfa_offset 4
 967              		.cfi_offset 14, -4
 968 0002 83B0     		sub	sp, sp, #12
 969              	.LCFI19:
 970              		.cfi_def_cfa_offset 16
  94:Core/Src/main.c **** 
 971              		.loc 1 94 3 view .LVU314
 972 0004 FFF7FEFF 		bl	HAL_Init
 973              	.LVL25:
 101:Core/Src/main.c **** 
 974              		.loc 1 101 3 view .LVU315
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 32


 975 0008 FFF7FEFF 		bl	SystemClock_Config
 976              	.LVL26:
 108:Core/Src/main.c ****   MX_I2C1_Init();
 977              		.loc 1 108 3 view .LVU316
 978 000c FFF7FEFF 		bl	MX_GPIO_Init
 979              	.LVL27:
 109:Core/Src/main.c ****   MX_I2C2_Init();
 980              		.loc 1 109 3 view .LVU317
 981 0010 FFF7FEFF 		bl	MX_I2C1_Init
 982              	.LVL28:
 110:Core/Src/main.c ****   MX_TIM1_Init();
 983              		.loc 1 110 3 view .LVU318
 984 0014 FFF7FEFF 		bl	MX_I2C2_Init
 985              	.LVL29:
 111:Core/Src/main.c ****   MX_TIM8_Init();
 986              		.loc 1 111 3 view .LVU319
 987 0018 FFF7FEFF 		bl	MX_TIM1_Init
 988              	.LVL30:
 112:Core/Src/main.c ****   MX_USART2_UART_Init();
 989              		.loc 1 112 3 view .LVU320
 990 001c FFF7FEFF 		bl	MX_TIM8_Init
 991              	.LVL31:
 113:Core/Src/main.c ****   MX_USART3_UART_Init();
 992              		.loc 1 113 3 view .LVU321
 993 0020 FFF7FEFF 		bl	MX_USART2_UART_Init
 994              	.LVL32:
 114:Core/Src/main.c ****   MX_TIM2_Init();
 995              		.loc 1 114 3 view .LVU322
 996 0024 FFF7FEFF 		bl	MX_USART3_UART_Init
 997              	.LVL33:
 115:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 998              		.loc 1 115 3 view .LVU323
 999 0028 FFF7FEFF 		bl	MX_TIM2_Init
 1000              	.LVL34:
 117:Core/Src/main.c ****   bsp_OLED_ON();
 1001              		.loc 1 117 3 view .LVU324
 1002 002c FFF7FEFF 		bl	bsp_OLED_Init
 1003              	.LVL35:
 118:Core/Src/main.c ****   bsp_OLED_CLR();
 1004              		.loc 1 118 3 view .LVU325
 1005 0030 FFF7FEFF 		bl	bsp_OLED_ON
 1006              	.LVL36:
 119:Core/Src/main.c ****   HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);	//启动输入捕获
 1007              		.loc 1 119 3 view .LVU326
 1008 0034 FFF7FEFF 		bl	bsp_OLED_CLR
 1009              	.LVL37:
 120:Core/Src/main.c ****   HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 1010              		.loc 1 120 3 view .LVU327
 1011 0038 174C     		ldr	r4, .L40
 1012 003a 0021     		movs	r1, #0
 1013 003c 2046     		mov	r0, r4
 1014 003e FFF7FEFF 		bl	HAL_TIM_IC_Start_IT
 1015              	.LVL38:
 121:Core/Src/main.c ****   HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_3);
 1016              		.loc 1 121 3 view .LVU328
 1017 0042 0421     		movs	r1, #4
 1018 0044 2046     		mov	r0, r4
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 33


 1019 0046 FFF7FEFF 		bl	HAL_TIM_IC_Start_IT
 1020              	.LVL39:
 122:Core/Src/main.c ****   HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_4);
 1021              		.loc 1 122 3 view .LVU329
 1022 004a 0821     		movs	r1, #8
 1023 004c 2046     		mov	r0, r4
 1024 004e FFF7FEFF 		bl	HAL_TIM_IC_Start_IT
 1025              	.LVL40:
 123:Core/Src/main.c ****    
 1026              		.loc 1 123 3 view .LVU330
 1027 0052 0C21     		movs	r1, #12
 1028 0054 2046     		mov	r0, r4
 1029 0056 FFF7FEFF 		bl	HAL_TIM_IC_Start_IT
 1030              	.LVL41:
 1031              	.L38:
 130:Core/Src/main.c ****   {
 1032              		.loc 1 130 3 discriminator 1 view .LVU331
 141:Core/Src/main.c ****     bsp_OLED_ShowNum(0,2,high_time[1],4,12);
 1033              		.loc 1 141 5 discriminator 1 view .LVU332
 141:Core/Src/main.c ****     bsp_OLED_ShowNum(0,2,high_time[1],4,12);
 1034              		.loc 1 141 35 is_stmt 0 discriminator 1 view .LVU333
 1035 005a 104C     		ldr	r4, .L40+4
 141:Core/Src/main.c ****     bsp_OLED_ShowNum(0,2,high_time[1],4,12);
 1036              		.loc 1 141 5 discriminator 1 view .LVU334
 1037 005c 0C25     		movs	r5, #12
 1038 005e 0095     		str	r5, [sp]
 1039 0060 0423     		movs	r3, #4
 1040 0062 2268     		ldr	r2, [r4]
 1041 0064 0021     		movs	r1, #0
 1042 0066 0846     		mov	r0, r1
 1043 0068 FFF7FEFF 		bl	bsp_OLED_ShowNum
 1044              	.LVL42:
 142:Core/Src/main.c ****     bsp_OLED_ShowNum(0,4,high_time[2],4,12);
 1045              		.loc 1 142 5 is_stmt 1 discriminator 1 view .LVU335
 1046 006c 0095     		str	r5, [sp]
 1047 006e 0423     		movs	r3, #4
 1048 0070 6268     		ldr	r2, [r4, #4]
 1049 0072 0221     		movs	r1, #2
 1050 0074 0020     		movs	r0, #0
 1051 0076 FFF7FEFF 		bl	bsp_OLED_ShowNum
 1052              	.LVL43:
 143:Core/Src/main.c ****     bsp_OLED_ShowNum(0,6,high_time[3],4,12);
 1053              		.loc 1 143 5 discriminator 1 view .LVU336
 1054 007a 0095     		str	r5, [sp]
 1055 007c 0423     		movs	r3, #4
 1056 007e A268     		ldr	r2, [r4, #8]
 1057 0080 1946     		mov	r1, r3
 1058 0082 0020     		movs	r0, #0
 1059 0084 FFF7FEFF 		bl	bsp_OLED_ShowNum
 1060              	.LVL44:
 144:Core/Src/main.c **** 
 1061              		.loc 1 144 5 discriminator 1 view .LVU337
 1062 0088 0095     		str	r5, [sp]
 1063 008a 0423     		movs	r3, #4
 1064 008c E268     		ldr	r2, [r4, #12]
 1065 008e 0621     		movs	r1, #6
 1066 0090 0020     		movs	r0, #0
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 34


 1067 0092 FFF7FEFF 		bl	bsp_OLED_ShowNum
 1068              	.LVL45:
 130:Core/Src/main.c ****   {
 1069              		.loc 1 130 9 discriminator 1 view .LVU338
 1070 0096 E0E7     		b	.L38
 1071              	.L41:
 1072              		.align	2
 1073              	.L40:
 1074 0098 00000000 		.word	htim1
 1075 009c 00000000 		.word	.LANCHOR0
 1076              		.cfi_endproc
 1077              	.LFE130:
 1079              		.section	.text.Error_Handler,"ax",%progbits
 1080              		.align	1
 1081              		.global	Error_Handler
 1082              		.syntax unified
 1083              		.thumb
 1084              		.thumb_func
 1085              		.fpu fpv4-sp-d16
 1087              	Error_Handler:
 1088              	.LFB140:
 535:Core/Src/main.c **** 
 536:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 537:Core/Src/main.c **** 
 538:Core/Src/main.c **** /* USER CODE END 4 */
 539:Core/Src/main.c **** 
 540:Core/Src/main.c **** /**
 541:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 542:Core/Src/main.c ****   * @retval None
 543:Core/Src/main.c ****   */
 544:Core/Src/main.c **** void Error_Handler(void)
 545:Core/Src/main.c **** {
 1089              		.loc 1 545 1 view -0
 1090              		.cfi_startproc
 1091              		@ args = 0, pretend = 0, frame = 0
 1092              		@ frame_needed = 0, uses_anonymous_args = 0
 1093              		@ link register save eliminated.
 546:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 547:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 548:Core/Src/main.c **** 
 549:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 550:Core/Src/main.c **** }
 1094              		.loc 1 550 1 view .LVU340
 1095 0000 7047     		bx	lr
 1096              		.cfi_endproc
 1097              	.LFE140:
 1099              		.comm	temp,20,4
 1100              		.comm	buf,80,4
 1101              		.global	high_time
 1102              		.global	capture_Cnt
 1103              		.global	capture_Buf
 1104              		.comm	huart3,64,4
 1105              		.comm	huart2,64,4
 1106              		.comm	htim8,64,4
 1107              		.comm	htim2,64,4
 1108              		.comm	htim1,64,4
 1109              		.comm	hi2c2,84,4
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 35


 1110              		.comm	hi2c1,84,4
 1111              		.section	.bss.capture_Buf,"aw",%nobits
 1112              		.align	2
 1115              	capture_Buf:
 1116 0000 00000000 		.space	32
 1116      00000000 
 1116      00000000 
 1116      00000000 
 1116      00000000 
 1117              		.section	.bss.capture_Cnt,"aw",%nobits
 1118              		.align	2
 1121              	capture_Cnt:
 1122 0000 00000000 		.space	16
 1122      00000000 
 1122      00000000 
 1122      00000000 
 1123              		.section	.bss.high_time,"aw",%nobits
 1124              		.align	2
 1125              		.set	.LANCHOR0,. + 0
 1128              	high_time:
 1129 0000 00000000 		.space	16
 1129      00000000 
 1129      00000000 
 1129      00000000 
 1130              		.text
 1131              	.Letext0:
 1132              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 1133              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 1134              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 1135              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1136              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1137              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1138              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1139              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1140              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1141              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1142              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1143              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1144              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1145              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1146              		.file 16 "Core/Inc/main.h"
 1147              		.file 17 "USER/BSP/Inc/bsp_OLED.h"
 1148              		.file 18 "<built-in>"
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 36


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:18     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:143    .text.MX_GPIO_Init:0000000000000084 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:148    .text.MX_I2C1_Init:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:154    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:206    .text.MX_I2C1_Init:0000000000000028 $d
                            *COM*:0000000000000054 hi2c1
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:213    .text.MX_I2C2_Init:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:219    .text.MX_I2C2_Init:0000000000000000 MX_I2C2_Init
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:271    .text.MX_I2C2_Init:0000000000000028 $d
                            *COM*:0000000000000054 hi2c2
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:278    .text.MX_TIM1_Init:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:284    .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:402    .text.MX_TIM1_Init:0000000000000074 $d
                            *COM*:0000000000000040 htim1
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:408    .text.MX_TIM8_Init:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:414    .text.MX_TIM8_Init:0000000000000000 MX_TIM8_Init
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:583    .text.MX_TIM8_Init:00000000000000a8 $d
                            *COM*:0000000000000040 htim8
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:589    .text.MX_USART2_UART_Init:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:595    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:644    .text.MX_USART2_UART_Init:0000000000000024 $d
                            *COM*:0000000000000040 huart2
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:650    .text.MX_USART3_UART_Init:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:656    .text.MX_USART3_UART_Init:0000000000000000 MX_USART3_UART_Init
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:705    .text.MX_USART3_UART_Init:0000000000000024 $d
                            *COM*:0000000000000040 huart3
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:711    .text.MX_TIM2_Init:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:717    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:800    .text.MX_TIM2_Init:000000000000004c $d
                            *COM*:0000000000000040 htim2
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:805    .text.SystemClock_Config:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:812    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:944    .text.SystemClock_Config:000000000000008c $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:950    .text.main:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:957    .text.main:0000000000000000 main
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:1074   .text.main:0000000000000098 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:1080   .text.Error_Handler:0000000000000000 $t
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:1087   .text.Error_Handler:0000000000000000 Error_Handler
                            *COM*:0000000000000014 temp
                            *COM*:0000000000000050 buf
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:1128   .bss.high_time:0000000000000000 high_time
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:1121   .bss.capture_Cnt:0000000000000000 capture_Cnt
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:1115   .bss.capture_Buf:0000000000000000 capture_Buf
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:1112   .bss.capture_Buf:0000000000000000 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:1118   .bss.capture_Cnt:0000000000000000 $d
/var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s:1124   .bss.high_time:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_I2C_Init
HAL_TIM_IC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_IC_ConfigChannel
memset
HAL_TIM_PWM_Init
ARM GAS  /var/folders/cb/0rfcg7_d4zbdkgdchwlcykcc0000gn/T//ccaru4gk.s 			page 37


HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_UART_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
bsp_OLED_Init
bsp_OLED_ON
bsp_OLED_CLR
HAL_TIM_IC_Start_IT
bsp_OLED_ShowNum
