Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7ae3406260cf4ff39df5a4c502001fcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_tb_top_behav xil_defaultlib.sim_tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 28 for port app_addr [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:177]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port app_cmd [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:178]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port app_en [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:179]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 256 for port app_wdf_data [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:180]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port app_wdf_end [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:181]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port app_wdf_wren [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:182]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 256 for port app_rd_data [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:183]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port app_sr_req [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:188]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port app_ref_req [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:189]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port app_zq_req [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:190]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_phase_locked_lanes [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port pi_dqs_found_lanes [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v:1340]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port uart_rx_data_o [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:210]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port uart_tx_data_i [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:216]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port uart_tx_en_i [D:/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/new/top.v:217]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
