# vsim -voptargs="+acc" -c work.ibex_alu_tb -do "run -all; exit" 
# Start time: 14:24:46 on Aug 18,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: rtl/ibex_alu.sv(23): (vopt-13314) Defaulting port 'imd_val_q_i' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# //  ModelSim SE-64 2019.4 Oct 15 2019 Linux 6.6.87.2-microsoft-standard-WSL2
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ibex_pkg(fast)
# Loading work.ibex_alu_tb(fast)
# Loading work.ibex_alu(fast)
# run -all
# Testbench starting...
# Testbench is out of reset.
# --- Starting Test Case 1: Addition ---
# PASS: Addition 10 + 5 = 15
# --- Starting Test Case 2: Subtraction ---
# PASS: Subtraction 20 - 8 = 12
# --- Starting Test Case 3: Bitwise AND ---
# PASS: Bitwise AND. Result: 00000000
# --- Starting Test Case 4: Equality Check ---
# PASS: Equality Check (100 == 100). Result: 1
# --- Starting Test Case 5: Inequality Check ---
# PASS: Inequality Check (100 != 99). Result: 0
# Testbench finished. Halting simulation.
# ** Note: $finish    : tb/ibex_alu_tb.sv(147)
#    Time: 76 ns  Iteration: 0  Instance: /ibex_alu_tb
# End time: 14:24:51 on Aug 18,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
