#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd6a35e80 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x7fffd6a6a160_0 .var "clk", 0 0;
v0x7fffd6a6a220_0 .var "reset", 0 0;
v0x7fffd6a6a2e0_0 .var "t_op", 2 0;
v0x7fffd6a6a3d0_0 .net "t_opcode", 5 0, L_0x7fffd6a7c6f0;  1 drivers
v0x7fffd6a6a470_0 .var "t_s_abs", 0 0;
v0x7fffd6a6a5b0_0 .var "t_s_inc", 0 0;
v0x7fffd6a6a6a0_0 .var "t_s_inm", 0 0;
v0x7fffd6a6a790_0 .var "t_we3", 0 0;
v0x7fffd6a6a880_0 .var "t_wez", 0 0;
v0x7fffd6a6a920_0 .net "t_z", 0 0, v0x7fffd6a66460_0;  1 drivers
S_0x7fffd6a36160 .scope module, "mc" "microc" 2 26, 3 10 0, S_0x7fffd6a35e80;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_abs"
    .port_info 3 /INPUT 1 "s_inc"
    .port_info 4 /INPUT 1 "s_inm"
    .port_info 5 /INPUT 1 "we3"
    .port_info 6 /INPUT 1 "wez"
    .port_info 7 /INPUT 3 "op"
    .port_info 8 /OUTPUT 1 "z"
    .port_info 9 /OUTPUT 6 "opcode"
v0x7fffd6a69000_0 .net "alu_out", 7 0, v0x7fffd6a64340_0;  1 drivers
v0x7fffd6a69110_0 .net "clk", 0 0, v0x7fffd6a6a160_0;  1 drivers
v0x7fffd6a691d0_0 .net "mp_out", 15 0, L_0x7fffd6a7ad10;  1 drivers
v0x7fffd6a692a0_0 .net "mux_pc", 9 0, L_0x7fffd6a7aec0;  1 drivers
v0x7fffd6a69340_0 .net "mux_sum", 9 0, L_0x7fffd6a6aa10;  1 drivers
v0x7fffd6a69480_0 .net "op", 2 0, v0x7fffd6a6a2e0_0;  1 drivers
v0x7fffd6a69540_0 .net "opcode", 5 0, L_0x7fffd6a7c6f0;  alias, 1 drivers
v0x7fffd6a69600_0 .net "pc_out", 9 0, v0x7fffd6a688f0_0;  1 drivers
v0x7fffd6a696c0_0 .net "rd1", 7 0, L_0x7fffd6a7b7c0;  1 drivers
v0x7fffd6a69810_0 .net "rd2", 7 0, L_0x7fffd6a7bed0;  1 drivers
v0x7fffd6a69920_0 .net "reset", 0 0, v0x7fffd6a6a220_0;  1 drivers
v0x7fffd6a69a10_0 .net "s_abs", 0 0, v0x7fffd6a6a470_0;  1 drivers
v0x7fffd6a69ab0_0 .net "s_inc", 0 0, v0x7fffd6a6a5b0_0;  1 drivers
v0x7fffd6a69b50_0 .net "s_inm", 0 0, v0x7fffd6a6a6a0_0;  1 drivers
v0x7fffd6a69bf0_0 .net "sum_out", 9 0, L_0x7fffd6a7ac70;  1 drivers
v0x7fffd6a69ce0_0 .net "wd3", 7 0, L_0x7fffd6a7c410;  1 drivers
v0x7fffd6a69dd0_0 .net "we3", 0 0, v0x7fffd6a6a790_0;  1 drivers
v0x7fffd6a69e70_0 .net "wez", 0 0, v0x7fffd6a6a880_0;  1 drivers
v0x7fffd6a69f10_0 .net "z", 0 0, v0x7fffd6a66460_0;  alias, 1 drivers
v0x7fffd6a69fb0_0 .net "z_alu", 0 0, L_0x7fffd6a7c3a0;  1 drivers
L_0x7fffd6a6aad0 .part L_0x7fffd6a7ad10, 0, 10;
L_0x7fffd6a7b030 .part L_0x7fffd6a7ad10, 0, 10;
L_0x7fffd6a7c020 .part L_0x7fffd6a7ad10, 8, 4;
L_0x7fffd6a7c0c0 .part L_0x7fffd6a7ad10, 4, 4;
L_0x7fffd6a7c160 .part L_0x7fffd6a7ad10, 0, 4;
L_0x7fffd6a7c4b0 .part L_0x7fffd6a7ad10, 4, 8;
L_0x7fffd6a7c6f0 .part L_0x7fffd6a7ad10, 10, 6;
S_0x7fffd6a2cfb0 .scope module, "alu1" "alu" 3 28, 4 1 0, S_0x7fffd6a36160;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7fffd6a7c3a0 .functor NOT 1, L_0x7fffd6a7c270, C4<0>, C4<0>, C4<0>;
v0x7fffd6a371c0_0 .net *"_s3", 0 0, L_0x7fffd6a7c270;  1 drivers
v0x7fffd6a37290_0 .net "a", 7 0, L_0x7fffd6a7b7c0;  alias, 1 drivers
v0x7fffd6a641a0_0 .net "b", 7 0, L_0x7fffd6a7bed0;  alias, 1 drivers
v0x7fffd6a64260_0 .net "op", 2 0, v0x7fffd6a6a2e0_0;  alias, 1 drivers
v0x7fffd6a64340_0 .var "s", 7 0;
v0x7fffd6a64470_0 .net "y", 7 0, v0x7fffd6a64340_0;  alias, 1 drivers
v0x7fffd6a64550_0 .net "zero", 0 0, L_0x7fffd6a7c3a0;  alias, 1 drivers
E_0x7fffd6a20bc0 .event edge, v0x7fffd6a64260_0, v0x7fffd6a641a0_0, v0x7fffd6a37290_0;
L_0x7fffd6a7c270 .reduce/or v0x7fffd6a64340_0;
S_0x7fffd6a646b0 .scope module, "banco_registro" "regfile" 3 27, 5 4 0, S_0x7fffd6a36160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x7fffd6a649e0_0 .net *"_s0", 31 0, L_0x7fffd6a7b2c0;  1 drivers
v0x7fffd6a64ae0_0 .net *"_s10", 5 0, L_0x7fffd6a7b5b0;  1 drivers
L_0x7fd0b8c50138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd6a64bc0_0 .net *"_s13", 1 0, L_0x7fd0b8c50138;  1 drivers
L_0x7fd0b8c50180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd6a64c80_0 .net/2u *"_s14", 7 0, L_0x7fd0b8c50180;  1 drivers
v0x7fffd6a64d60_0 .net *"_s18", 31 0, L_0x7fffd6a7b950;  1 drivers
L_0x7fd0b8c501c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd6a64e90_0 .net *"_s21", 27 0, L_0x7fd0b8c501c8;  1 drivers
L_0x7fd0b8c50210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd6a64f70_0 .net/2u *"_s22", 31 0, L_0x7fd0b8c50210;  1 drivers
v0x7fffd6a65050_0 .net *"_s24", 0 0, L_0x7fffd6a7ba80;  1 drivers
v0x7fffd6a65110_0 .net *"_s26", 7 0, L_0x7fffd6a7bbc0;  1 drivers
v0x7fffd6a651f0_0 .net *"_s28", 5 0, L_0x7fffd6a7bcb0;  1 drivers
L_0x7fd0b8c500a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd6a652d0_0 .net *"_s3", 27 0, L_0x7fd0b8c500a8;  1 drivers
L_0x7fd0b8c50258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd6a653b0_0 .net *"_s31", 1 0, L_0x7fd0b8c50258;  1 drivers
L_0x7fd0b8c502a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd6a65490_0 .net/2u *"_s32", 7 0, L_0x7fd0b8c502a0;  1 drivers
L_0x7fd0b8c500f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd6a65570_0 .net/2u *"_s4", 31 0, L_0x7fd0b8c500f0;  1 drivers
v0x7fffd6a65650_0 .net *"_s6", 0 0, L_0x7fffd6a7b3d0;  1 drivers
v0x7fffd6a65710_0 .net *"_s8", 7 0, L_0x7fffd6a7b510;  1 drivers
v0x7fffd6a657f0_0 .net "clk", 0 0, v0x7fffd6a6a160_0;  alias, 1 drivers
v0x7fffd6a658b0_0 .net "ra1", 3 0, L_0x7fffd6a7c020;  1 drivers
v0x7fffd6a65990_0 .net "ra2", 3 0, L_0x7fffd6a7c0c0;  1 drivers
v0x7fffd6a65a70_0 .net "rd1", 7 0, L_0x7fffd6a7b7c0;  alias, 1 drivers
v0x7fffd6a65b30_0 .net "rd2", 7 0, L_0x7fffd6a7bed0;  alias, 1 drivers
v0x7fffd6a65bd0 .array "regb", 15 0, 7 0;
v0x7fffd6a65c70_0 .net "wa3", 3 0, L_0x7fffd6a7c160;  1 drivers
v0x7fffd6a65d50_0 .net "wd3", 7 0, L_0x7fffd6a7c410;  alias, 1 drivers
v0x7fffd6a65e30_0 .net "we3", 0 0, v0x7fffd6a6a790_0;  alias, 1 drivers
E_0x7fffd6a20fb0 .event posedge, v0x7fffd6a657f0_0;
L_0x7fffd6a7b2c0 .concat [ 4 28 0 0], L_0x7fffd6a7c020, L_0x7fd0b8c500a8;
L_0x7fffd6a7b3d0 .cmp/ne 32, L_0x7fffd6a7b2c0, L_0x7fd0b8c500f0;
L_0x7fffd6a7b510 .array/port v0x7fffd6a65bd0, L_0x7fffd6a7b5b0;
L_0x7fffd6a7b5b0 .concat [ 4 2 0 0], L_0x7fffd6a7c020, L_0x7fd0b8c50138;
L_0x7fffd6a7b7c0 .functor MUXZ 8, L_0x7fd0b8c50180, L_0x7fffd6a7b510, L_0x7fffd6a7b3d0, C4<>;
L_0x7fffd6a7b950 .concat [ 4 28 0 0], L_0x7fffd6a7c0c0, L_0x7fd0b8c501c8;
L_0x7fffd6a7ba80 .cmp/ne 32, L_0x7fffd6a7b950, L_0x7fd0b8c50210;
L_0x7fffd6a7bbc0 .array/port v0x7fffd6a65bd0, L_0x7fffd6a7bcb0;
L_0x7fffd6a7bcb0 .concat [ 4 2 0 0], L_0x7fffd6a7c0c0, L_0x7fd0b8c50258;
L_0x7fffd6a7bed0 .functor MUXZ 8, L_0x7fd0b8c502a0, L_0x7fffd6a7bbc0, L_0x7fffd6a7ba80, C4<>;
S_0x7fffd6a65ff0 .scope module, "ffz" "ffd" 3 30, 5 56 0, S_0x7fffd6a36160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x7fffd6a66190_0 .net "carga", 0 0, v0x7fffd6a6a880_0;  alias, 1 drivers
v0x7fffd6a66270_0 .net "clk", 0 0, v0x7fffd6a6a160_0;  alias, 1 drivers
v0x7fffd6a66360_0 .net "d", 0 0, L_0x7fffd6a7c3a0;  alias, 1 drivers
v0x7fffd6a66460_0 .var "q", 0 0;
v0x7fffd6a66500_0 .net "reset", 0 0, v0x7fffd6a6a220_0;  alias, 1 drivers
E_0x7fffd6a21870 .event posedge, v0x7fffd6a66500_0, v0x7fffd6a657f0_0;
S_0x7fffd6a66650 .scope module, "mp" "memprog" 3 26, 6 3 0, S_0x7fffd6a36160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x7fffd6a7ad10 .functor BUFZ 16, L_0x7fffd6a7b0d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fffd6a66890_0 .net *"_s0", 15 0, L_0x7fffd6a7b0d0;  1 drivers
v0x7fffd6a66990_0 .net *"_s2", 11 0, L_0x7fffd6a7b170;  1 drivers
L_0x7fd0b8c50060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd6a66a70_0 .net *"_s5", 1 0, L_0x7fd0b8c50060;  1 drivers
v0x7fffd6a66b30_0 .net "a", 9 0, v0x7fffd6a688f0_0;  alias, 1 drivers
v0x7fffd6a66c10_0 .net "clk", 0 0, v0x7fffd6a6a160_0;  alias, 1 drivers
v0x7fffd6a66d50 .array "mem", 1023 0, 15 0;
v0x7fffd6a66e10_0 .net "rd", 15 0, L_0x7fffd6a7ad10;  alias, 1 drivers
L_0x7fffd6a7b0d0 .array/port v0x7fffd6a66d50, L_0x7fffd6a7b170;
L_0x7fffd6a7b170 .concat [ 10 2 0 0], v0x7fffd6a688f0_0, L_0x7fd0b8c50060;
S_0x7fffd6a66f70 .scope module, "mux8b" "mux2" 3 29, 5 46 0, S_0x7fffd6a36160;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x7fffd6a67190 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x7fffd6a67230_0 .net "d0", 7 0, v0x7fffd6a64340_0;  alias, 1 drivers
v0x7fffd6a672f0_0 .net "d1", 7 0, L_0x7fffd6a7c4b0;  1 drivers
v0x7fffd6a673b0_0 .net "s", 0 0, v0x7fffd6a6a6a0_0;  alias, 1 drivers
v0x7fffd6a67480_0 .net "y", 7 0, L_0x7fffd6a7c410;  alias, 1 drivers
L_0x7fffd6a7c410 .functor MUXZ 8, v0x7fffd6a64340_0, L_0x7fffd6a7c4b0, v0x7fffd6a6a6a0_0, C4<>;
S_0x7fffd6a67600 .scope module, "mux_10a" "mux2" 3 22, 5 46 0, S_0x7fffd6a36160;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd6a677d0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x7fffd6a678a0_0 .net "d0", 9 0, L_0x7fffd6a7ac70;  alias, 1 drivers
v0x7fffd6a679a0_0 .net "d1", 9 0, L_0x7fffd6a7b030;  1 drivers
v0x7fffd6a67a80_0 .net "s", 0 0, v0x7fffd6a6a470_0;  alias, 1 drivers
v0x7fffd6a67b50_0 .net "y", 9 0, L_0x7fffd6a7aec0;  alias, 1 drivers
L_0x7fffd6a7aec0 .functor MUXZ 10, L_0x7fffd6a7ac70, L_0x7fffd6a7b030, v0x7fffd6a6a470_0, C4<>;
S_0x7fffd6a67ce0 .scope module, "mux_10b" "mux2" 3 20, 5 46 0, S_0x7fffd6a36160;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x7fffd6a67eb0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x7fffd6a67ff0_0 .net "d0", 9 0, L_0x7fffd6a6aad0;  1 drivers
L_0x7fd0b8c50018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffd6a680f0_0 .net "d1", 9 0, L_0x7fd0b8c50018;  1 drivers
v0x7fffd6a681d0_0 .net "s", 0 0, v0x7fffd6a6a5b0_0;  alias, 1 drivers
v0x7fffd6a682a0_0 .net "y", 9 0, L_0x7fffd6a6aa10;  alias, 1 drivers
L_0x7fffd6a6aa10 .functor MUXZ 10, L_0x7fffd6a6aad0, L_0x7fd0b8c50018, v0x7fffd6a6a5b0_0, C4<>;
S_0x7fffd6a68430 .scope module, "pc" "registro" 3 24, 5 35 0, S_0x7fffd6a36160;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x7fffd6a68600 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x7fffd6a68740_0 .net "clk", 0 0, v0x7fffd6a6a160_0;  alias, 1 drivers
v0x7fffd6a68800_0 .net "d", 9 0, L_0x7fffd6a7aec0;  alias, 1 drivers
v0x7fffd6a688f0_0 .var "q", 9 0;
v0x7fffd6a689f0_0 .net "reset", 0 0, v0x7fffd6a6a220_0;  alias, 1 drivers
S_0x7fffd6a68b10 .scope module, "sum1" "sum" 3 21, 5 28 0, S_0x7fffd6a36160;
 .timescale -9 -11;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x7fffd6a68d00_0 .net "a", 9 0, v0x7fffd6a688f0_0;  alias, 1 drivers
v0x7fffd6a68e30_0 .net "b", 9 0, L_0x7fffd6a6aa10;  alias, 1 drivers
v0x7fffd6a68ef0_0 .net "y", 9 0, L_0x7fffd6a7ac70;  alias, 1 drivers
L_0x7fffd6a7ac70 .arith/sum 10, v0x7fffd6a688f0_0, L_0x7fffd6a6aa10;
    .scope S_0x7fffd6a68430;
T_0 ;
    %wait E_0x7fffd6a21870;
    %load/vec4 v0x7fffd6a689f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fffd6a688f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd6a68800_0;
    %assign/vec4 v0x7fffd6a688f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd6a66650;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x7fffd6a66d50 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffd6a646b0;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x7fffd6a65bd0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffd6a646b0;
T_3 ;
    %wait E_0x7fffd6a20fb0;
    %load/vec4 v0x7fffd6a65e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffd6a65d50_0;
    %load/vec4 v0x7fffd6a65c70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd6a65bd0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd6a2cfb0;
T_4 ;
    %wait E_0x7fffd6a20bc0;
    %load/vec4 v0x7fffd6a64260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fffd6a64340_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x7fffd6a37290_0;
    %store/vec4 v0x7fffd6a64340_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x7fffd6a37290_0;
    %inv;
    %store/vec4 v0x7fffd6a64340_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x7fffd6a37290_0;
    %load/vec4 v0x7fffd6a641a0_0;
    %add;
    %store/vec4 v0x7fffd6a64340_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x7fffd6a37290_0;
    %load/vec4 v0x7fffd6a641a0_0;
    %sub;
    %store/vec4 v0x7fffd6a64340_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x7fffd6a37290_0;
    %load/vec4 v0x7fffd6a641a0_0;
    %and;
    %store/vec4 v0x7fffd6a64340_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x7fffd6a37290_0;
    %load/vec4 v0x7fffd6a641a0_0;
    %or;
    %store/vec4 v0x7fffd6a64340_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x7fffd6a37290_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffd6a64340_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x7fffd6a641a0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x7fffd6a64340_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd6a65ff0;
T_5 ;
    %wait E_0x7fffd6a21870;
    %load/vec4 v0x7fffd6a66500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd6a66460_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffd6a66190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fffd6a66360_0;
    %assign/vec4 v0x7fffd6a66460_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd6a35e80;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a160_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a160_0, 0, 1;
    %delay 2000, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fffd6a35e80;
T_7 ;
    %vpi_call 2 30 "$dumpfile", "microc.vcd" {0 0 0};
    %vpi_call 2 31 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fffd6a35e80;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a220_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a220_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x7fffd6a35e80;
T_9 ;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a790_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd6a6a2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a880_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a790_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd6a6a2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a880_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a790_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd6a6a2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a880_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a790_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd6a6a2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a880_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a790_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffd6a6a2e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a880_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a790_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd6a6a2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a880_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a790_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd6a6a2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a880_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a790_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fffd6a6a2e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a880_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a790_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fffd6a6a2e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd6a6a880_0, 0, 1;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a790_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fffd6a6a2e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd6a6a880_0, 0, 1;
    %delay 4000, 0;
    %vpi_call 2 159 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "./alu.v";
    "./componentes.v";
    "./memprog.v";
