
G_TRACK_I2C_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5dc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ff4  0800e780  0800e780  0001e780  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f774  0800f774  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f774  0800f774  0001f774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f77c  0800f77c  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f77c  0800f77c  0001f77c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f780  0800f780  0001f780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800f784  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c34  200001e8  0800f96c  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000e1c  0800f96c  00020e1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ba01  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037fe  00000000  00000000  0003bc19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001618  00000000  00000000  0003f418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014c8  00000000  00000000  00040a30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019eb0  00000000  00000000  00041ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018512  00000000  00000000  0005bda8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094c76  00000000  00000000  000742ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00108f30  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000727c  00000000  00000000  00108f84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800e764 	.word	0x0800e764

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800e764 	.word	0x0800e764

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b9a4 	b.w	8000f58 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f83c 	bl	8000c94 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2lz>:
 8000c28:	b538      	push	{r3, r4, r5, lr}
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	4604      	mov	r4, r0
 8000c30:	460d      	mov	r5, r1
 8000c32:	f7ff ff5b 	bl	8000aec <__aeabi_dcmplt>
 8000c36:	b928      	cbnz	r0, 8000c44 <__aeabi_d2lz+0x1c>
 8000c38:	4620      	mov	r0, r4
 8000c3a:	4629      	mov	r1, r5
 8000c3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c40:	f000 b80a 	b.w	8000c58 <__aeabi_d2ulz>
 8000c44:	4620      	mov	r0, r4
 8000c46:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c4a:	f000 f805 	bl	8000c58 <__aeabi_d2ulz>
 8000c4e:	4240      	negs	r0, r0
 8000c50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c54:	bd38      	pop	{r3, r4, r5, pc}
 8000c56:	bf00      	nop

08000c58 <__aeabi_d2ulz>:
 8000c58:	b5d0      	push	{r4, r6, r7, lr}
 8000c5a:	4b0c      	ldr	r3, [pc, #48]	; (8000c8c <__aeabi_d2ulz+0x34>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	4606      	mov	r6, r0
 8000c60:	460f      	mov	r7, r1
 8000c62:	f7ff fcd1 	bl	8000608 <__aeabi_dmul>
 8000c66:	f7ff ffa7 	bl	8000bb8 <__aeabi_d2uiz>
 8000c6a:	4604      	mov	r4, r0
 8000c6c:	f7ff fc52 	bl	8000514 <__aeabi_ui2d>
 8000c70:	4b07      	ldr	r3, [pc, #28]	; (8000c90 <__aeabi_d2ulz+0x38>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	f7ff fcc8 	bl	8000608 <__aeabi_dmul>
 8000c78:	4602      	mov	r2, r0
 8000c7a:	460b      	mov	r3, r1
 8000c7c:	4630      	mov	r0, r6
 8000c7e:	4639      	mov	r1, r7
 8000c80:	f7ff fb0a 	bl	8000298 <__aeabi_dsub>
 8000c84:	f7ff ff98 	bl	8000bb8 <__aeabi_d2uiz>
 8000c88:	4621      	mov	r1, r4
 8000c8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c8c:	3df00000 	.word	0x3df00000
 8000c90:	41f00000 	.word	0x41f00000

08000c94 <__udivmoddi4>:
 8000c94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c98:	9d08      	ldr	r5, [sp, #32]
 8000c9a:	4604      	mov	r4, r0
 8000c9c:	468c      	mov	ip, r1
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	f040 8083 	bne.w	8000daa <__udivmoddi4+0x116>
 8000ca4:	428a      	cmp	r2, r1
 8000ca6:	4617      	mov	r7, r2
 8000ca8:	d947      	bls.n	8000d3a <__udivmoddi4+0xa6>
 8000caa:	fab2 f282 	clz	r2, r2
 8000cae:	b142      	cbz	r2, 8000cc2 <__udivmoddi4+0x2e>
 8000cb0:	f1c2 0020 	rsb	r0, r2, #32
 8000cb4:	fa24 f000 	lsr.w	r0, r4, r0
 8000cb8:	4091      	lsls	r1, r2
 8000cba:	4097      	lsls	r7, r2
 8000cbc:	ea40 0c01 	orr.w	ip, r0, r1
 8000cc0:	4094      	lsls	r4, r2
 8000cc2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cc6:	0c23      	lsrs	r3, r4, #16
 8000cc8:	fbbc f6f8 	udiv	r6, ip, r8
 8000ccc:	fa1f fe87 	uxth.w	lr, r7
 8000cd0:	fb08 c116 	mls	r1, r8, r6, ip
 8000cd4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cd8:	fb06 f10e 	mul.w	r1, r6, lr
 8000cdc:	4299      	cmp	r1, r3
 8000cde:	d909      	bls.n	8000cf4 <__udivmoddi4+0x60>
 8000ce0:	18fb      	adds	r3, r7, r3
 8000ce2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000ce6:	f080 8119 	bcs.w	8000f1c <__udivmoddi4+0x288>
 8000cea:	4299      	cmp	r1, r3
 8000cec:	f240 8116 	bls.w	8000f1c <__udivmoddi4+0x288>
 8000cf0:	3e02      	subs	r6, #2
 8000cf2:	443b      	add	r3, r7
 8000cf4:	1a5b      	subs	r3, r3, r1
 8000cf6:	b2a4      	uxth	r4, r4
 8000cf8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cfc:	fb08 3310 	mls	r3, r8, r0, r3
 8000d00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d04:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d08:	45a6      	cmp	lr, r4
 8000d0a:	d909      	bls.n	8000d20 <__udivmoddi4+0x8c>
 8000d0c:	193c      	adds	r4, r7, r4
 8000d0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d12:	f080 8105 	bcs.w	8000f20 <__udivmoddi4+0x28c>
 8000d16:	45a6      	cmp	lr, r4
 8000d18:	f240 8102 	bls.w	8000f20 <__udivmoddi4+0x28c>
 8000d1c:	3802      	subs	r0, #2
 8000d1e:	443c      	add	r4, r7
 8000d20:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d24:	eba4 040e 	sub.w	r4, r4, lr
 8000d28:	2600      	movs	r6, #0
 8000d2a:	b11d      	cbz	r5, 8000d34 <__udivmoddi4+0xa0>
 8000d2c:	40d4      	lsrs	r4, r2
 8000d2e:	2300      	movs	r3, #0
 8000d30:	e9c5 4300 	strd	r4, r3, [r5]
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	b902      	cbnz	r2, 8000d3e <__udivmoddi4+0xaa>
 8000d3c:	deff      	udf	#255	; 0xff
 8000d3e:	fab2 f282 	clz	r2, r2
 8000d42:	2a00      	cmp	r2, #0
 8000d44:	d150      	bne.n	8000de8 <__udivmoddi4+0x154>
 8000d46:	1bcb      	subs	r3, r1, r7
 8000d48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4c:	fa1f f887 	uxth.w	r8, r7
 8000d50:	2601      	movs	r6, #1
 8000d52:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d56:	0c21      	lsrs	r1, r4, #16
 8000d58:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d5c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d60:	fb08 f30c 	mul.w	r3, r8, ip
 8000d64:	428b      	cmp	r3, r1
 8000d66:	d907      	bls.n	8000d78 <__udivmoddi4+0xe4>
 8000d68:	1879      	adds	r1, r7, r1
 8000d6a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d6e:	d202      	bcs.n	8000d76 <__udivmoddi4+0xe2>
 8000d70:	428b      	cmp	r3, r1
 8000d72:	f200 80e9 	bhi.w	8000f48 <__udivmoddi4+0x2b4>
 8000d76:	4684      	mov	ip, r0
 8000d78:	1ac9      	subs	r1, r1, r3
 8000d7a:	b2a3      	uxth	r3, r4
 8000d7c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d80:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d84:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d88:	fb08 f800 	mul.w	r8, r8, r0
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	d907      	bls.n	8000da0 <__udivmoddi4+0x10c>
 8000d90:	193c      	adds	r4, r7, r4
 8000d92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d96:	d202      	bcs.n	8000d9e <__udivmoddi4+0x10a>
 8000d98:	45a0      	cmp	r8, r4
 8000d9a:	f200 80d9 	bhi.w	8000f50 <__udivmoddi4+0x2bc>
 8000d9e:	4618      	mov	r0, r3
 8000da0:	eba4 0408 	sub.w	r4, r4, r8
 8000da4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000da8:	e7bf      	b.n	8000d2a <__udivmoddi4+0x96>
 8000daa:	428b      	cmp	r3, r1
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x12e>
 8000dae:	2d00      	cmp	r5, #0
 8000db0:	f000 80b1 	beq.w	8000f16 <__udivmoddi4+0x282>
 8000db4:	2600      	movs	r6, #0
 8000db6:	e9c5 0100 	strd	r0, r1, [r5]
 8000dba:	4630      	mov	r0, r6
 8000dbc:	4631      	mov	r1, r6
 8000dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc2:	fab3 f683 	clz	r6, r3
 8000dc6:	2e00      	cmp	r6, #0
 8000dc8:	d14a      	bne.n	8000e60 <__udivmoddi4+0x1cc>
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d302      	bcc.n	8000dd4 <__udivmoddi4+0x140>
 8000dce:	4282      	cmp	r2, r0
 8000dd0:	f200 80b8 	bhi.w	8000f44 <__udivmoddi4+0x2b0>
 8000dd4:	1a84      	subs	r4, r0, r2
 8000dd6:	eb61 0103 	sbc.w	r1, r1, r3
 8000dda:	2001      	movs	r0, #1
 8000ddc:	468c      	mov	ip, r1
 8000dde:	2d00      	cmp	r5, #0
 8000de0:	d0a8      	beq.n	8000d34 <__udivmoddi4+0xa0>
 8000de2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000de6:	e7a5      	b.n	8000d34 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f603 	lsr.w	r6, r0, r3
 8000df0:	4097      	lsls	r7, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dfa:	40d9      	lsrs	r1, r3
 8000dfc:	4330      	orrs	r0, r6
 8000dfe:	0c03      	lsrs	r3, r0, #16
 8000e00:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e04:	fa1f f887 	uxth.w	r8, r7
 8000e08:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e0c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e10:	fb06 f108 	mul.w	r1, r6, r8
 8000e14:	4299      	cmp	r1, r3
 8000e16:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1a:	d909      	bls.n	8000e30 <__udivmoddi4+0x19c>
 8000e1c:	18fb      	adds	r3, r7, r3
 8000e1e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e22:	f080 808d 	bcs.w	8000f40 <__udivmoddi4+0x2ac>
 8000e26:	4299      	cmp	r1, r3
 8000e28:	f240 808a 	bls.w	8000f40 <__udivmoddi4+0x2ac>
 8000e2c:	3e02      	subs	r6, #2
 8000e2e:	443b      	add	r3, r7
 8000e30:	1a5b      	subs	r3, r3, r1
 8000e32:	b281      	uxth	r1, r0
 8000e34:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e38:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb00 f308 	mul.w	r3, r0, r8
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d907      	bls.n	8000e58 <__udivmoddi4+0x1c4>
 8000e48:	1879      	adds	r1, r7, r1
 8000e4a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4e:	d273      	bcs.n	8000f38 <__udivmoddi4+0x2a4>
 8000e50:	428b      	cmp	r3, r1
 8000e52:	d971      	bls.n	8000f38 <__udivmoddi4+0x2a4>
 8000e54:	3802      	subs	r0, #2
 8000e56:	4439      	add	r1, r7
 8000e58:	1acb      	subs	r3, r1, r3
 8000e5a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e5e:	e778      	b.n	8000d52 <__udivmoddi4+0xbe>
 8000e60:	f1c6 0c20 	rsb	ip, r6, #32
 8000e64:	fa03 f406 	lsl.w	r4, r3, r6
 8000e68:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e6c:	431c      	orrs	r4, r3
 8000e6e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e72:	fa01 f306 	lsl.w	r3, r1, r6
 8000e76:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e7a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	0c3b      	lsrs	r3, r7, #16
 8000e82:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e86:	fa1f f884 	uxth.w	r8, r4
 8000e8a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e92:	fb09 fa08 	mul.w	sl, r9, r8
 8000e96:	458a      	cmp	sl, r1
 8000e98:	fa02 f206 	lsl.w	r2, r2, r6
 8000e9c:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea0:	d908      	bls.n	8000eb4 <__udivmoddi4+0x220>
 8000ea2:	1861      	adds	r1, r4, r1
 8000ea4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea8:	d248      	bcs.n	8000f3c <__udivmoddi4+0x2a8>
 8000eaa:	458a      	cmp	sl, r1
 8000eac:	d946      	bls.n	8000f3c <__udivmoddi4+0x2a8>
 8000eae:	f1a9 0902 	sub.w	r9, r9, #2
 8000eb2:	4421      	add	r1, r4
 8000eb4:	eba1 010a 	sub.w	r1, r1, sl
 8000eb8:	b2bf      	uxth	r7, r7
 8000eba:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ebe:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ec2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000ec6:	fb00 f808 	mul.w	r8, r0, r8
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x24a>
 8000ece:	19e7      	adds	r7, r4, r7
 8000ed0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ed4:	d22e      	bcs.n	8000f34 <__udivmoddi4+0x2a0>
 8000ed6:	45b8      	cmp	r8, r7
 8000ed8:	d92c      	bls.n	8000f34 <__udivmoddi4+0x2a0>
 8000eda:	3802      	subs	r0, #2
 8000edc:	4427      	add	r7, r4
 8000ede:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ee2:	eba7 0708 	sub.w	r7, r7, r8
 8000ee6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eea:	454f      	cmp	r7, r9
 8000eec:	46c6      	mov	lr, r8
 8000eee:	4649      	mov	r1, r9
 8000ef0:	d31a      	bcc.n	8000f28 <__udivmoddi4+0x294>
 8000ef2:	d017      	beq.n	8000f24 <__udivmoddi4+0x290>
 8000ef4:	b15d      	cbz	r5, 8000f0e <__udivmoddi4+0x27a>
 8000ef6:	ebb3 020e 	subs.w	r2, r3, lr
 8000efa:	eb67 0701 	sbc.w	r7, r7, r1
 8000efe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f02:	40f2      	lsrs	r2, r6
 8000f04:	ea4c 0202 	orr.w	r2, ip, r2
 8000f08:	40f7      	lsrs	r7, r6
 8000f0a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f0e:	2600      	movs	r6, #0
 8000f10:	4631      	mov	r1, r6
 8000f12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f16:	462e      	mov	r6, r5
 8000f18:	4628      	mov	r0, r5
 8000f1a:	e70b      	b.n	8000d34 <__udivmoddi4+0xa0>
 8000f1c:	4606      	mov	r6, r0
 8000f1e:	e6e9      	b.n	8000cf4 <__udivmoddi4+0x60>
 8000f20:	4618      	mov	r0, r3
 8000f22:	e6fd      	b.n	8000d20 <__udivmoddi4+0x8c>
 8000f24:	4543      	cmp	r3, r8
 8000f26:	d2e5      	bcs.n	8000ef4 <__udivmoddi4+0x260>
 8000f28:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f2c:	eb69 0104 	sbc.w	r1, r9, r4
 8000f30:	3801      	subs	r0, #1
 8000f32:	e7df      	b.n	8000ef4 <__udivmoddi4+0x260>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e7d2      	b.n	8000ede <__udivmoddi4+0x24a>
 8000f38:	4660      	mov	r0, ip
 8000f3a:	e78d      	b.n	8000e58 <__udivmoddi4+0x1c4>
 8000f3c:	4681      	mov	r9, r0
 8000f3e:	e7b9      	b.n	8000eb4 <__udivmoddi4+0x220>
 8000f40:	4666      	mov	r6, ip
 8000f42:	e775      	b.n	8000e30 <__udivmoddi4+0x19c>
 8000f44:	4630      	mov	r0, r6
 8000f46:	e74a      	b.n	8000dde <__udivmoddi4+0x14a>
 8000f48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f4c:	4439      	add	r1, r7
 8000f4e:	e713      	b.n	8000d78 <__udivmoddi4+0xe4>
 8000f50:	3802      	subs	r0, #2
 8000f52:	443c      	add	r4, r7
 8000f54:	e724      	b.n	8000da0 <__udivmoddi4+0x10c>
 8000f56:	bf00      	nop

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <__io_putchar>:
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNU__C */

PUTCHAR_PROTOTYPE
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000f64:	1d39      	adds	r1, r7, #4
 8000f66:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	4803      	ldr	r0, [pc, #12]	; (8000f7c <__io_putchar+0x20>)
 8000f6e:	f004 fbee 	bl	800574e <HAL_UART_Transmit>

	return ch;
 8000f72:	687b      	ldr	r3, [r7, #4]
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	3708      	adds	r7, #8
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000d0c 	.word	0x20000d0c

08000f80 <MQTT_Open_Connect>:
char* testComma = "GNGGA,185833.80,4808.7402397,N,01133.9325039,E,0,15,1.1,470.50,M,45.65,M,,*75";
uint8_t testIndexofComma[20];

/* MQTT Open Contact */
response_t MQTT_Open_Connect(void)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
	g_flag = RESPONSE_ERR;
 8000f84:	4b1e      	ldr	r3, [pc, #120]	; (8001000 <MQTT_Open_Connect+0x80>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	701a      	strb	r2, [r3, #0]
	/*wait to open network port 8883*/
	while(g_flag == RESPONSE_ERR)
 8000f8a:	e009      	b.n	8000fa0 <MQTT_Open_Connect+0x20>
	{
			#if TEST_MQTT_SSL == 1
			g_flag = MQTT_Open(0, (uint8_t*)"test.mosquitto.org", 8883);
 8000f8c:	f242 22b3 	movw	r2, #8883	; 0x22b3
 8000f90:	491c      	ldr	r1, [pc, #112]	; (8001004 <MQTT_Open_Connect+0x84>)
 8000f92:	2000      	movs	r0, #0
 8000f94:	f005 ff72 	bl	8006e7c <MQTT_Open>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	4b18      	ldr	r3, [pc, #96]	; (8001000 <MQTT_Open_Connect+0x80>)
 8000f9e:	701a      	strb	r2, [r3, #0]
	while(g_flag == RESPONSE_ERR)
 8000fa0:	4b17      	ldr	r3, [pc, #92]	; (8001000 <MQTT_Open_Connect+0x80>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d0f1      	beq.n	8000f8c <MQTT_Open_Connect+0xc>
			#else
			g_flag = MQTT_Open(0, (uint8_t*)"test.mosquitto.org", 1883);
			#endif
	}
	g_mqtt_isOn = ON;
 8000fa8:	4b17      	ldr	r3, [pc, #92]	; (8001008 <MQTT_Open_Connect+0x88>)
 8000faa:	2201      	movs	r2, #1
 8000fac:	701a      	strb	r2, [r3, #0]

	/*wait to connect to broker*/
	g_flag = RESPONSE_ERR;
 8000fae:	4b14      	ldr	r3, [pc, #80]	; (8001000 <MQTT_Open_Connect+0x80>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	701a      	strb	r2, [r3, #0]
	g_flag = MQTT_Connect(0, (uint8_t*)"quang", (uint8_t*)"qn052289@gmail.com", (uint8_t*)"182739");
 8000fb4:	4b15      	ldr	r3, [pc, #84]	; (800100c <MQTT_Open_Connect+0x8c>)
 8000fb6:	4a16      	ldr	r2, [pc, #88]	; (8001010 <MQTT_Open_Connect+0x90>)
 8000fb8:	4916      	ldr	r1, [pc, #88]	; (8001014 <MQTT_Open_Connect+0x94>)
 8000fba:	2000      	movs	r0, #0
 8000fbc:	f006 f822 	bl	8007004 <MQTT_Connect>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	4b0e      	ldr	r3, [pc, #56]	; (8001000 <MQTT_Open_Connect+0x80>)
 8000fc6:	701a      	strb	r2, [r3, #0]
	while(g_flag != RESPONSE_OK)
 8000fc8:	e00f      	b.n	8000fea <MQTT_Open_Connect+0x6a>
	{
			//Reopen network and reconnect
			#if TEST_MQTT_SSL == 1
			MQTT_Open(0, (uint8_t*)"test.mosquitto.org", 8883);
 8000fca:	f242 22b3 	movw	r2, #8883	; 0x22b3
 8000fce:	490d      	ldr	r1, [pc, #52]	; (8001004 <MQTT_Open_Connect+0x84>)
 8000fd0:	2000      	movs	r0, #0
 8000fd2:	f005 ff53 	bl	8006e7c <MQTT_Open>
			#else
			MQTT_Open(0, (uint8_t*)"test.mosquitto.org", 1883);
			#endif
			g_flag = MQTT_Connect(0, (uint8_t*)"quang", (uint8_t*)"qn052289@gmail.com", (uint8_t*)"182739");
 8000fd6:	4b0d      	ldr	r3, [pc, #52]	; (800100c <MQTT_Open_Connect+0x8c>)
 8000fd8:	4a0d      	ldr	r2, [pc, #52]	; (8001010 <MQTT_Open_Connect+0x90>)
 8000fda:	490e      	ldr	r1, [pc, #56]	; (8001014 <MQTT_Open_Connect+0x94>)
 8000fdc:	2000      	movs	r0, #0
 8000fde:	f006 f811 	bl	8007004 <MQTT_Connect>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4b06      	ldr	r3, [pc, #24]	; (8001000 <MQTT_Open_Connect+0x80>)
 8000fe8:	701a      	strb	r2, [r3, #0]
	while(g_flag != RESPONSE_OK)
 8000fea:	4b05      	ldr	r3, [pc, #20]	; (8001000 <MQTT_Open_Connect+0x80>)
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	d1eb      	bne.n	8000fca <MQTT_Open_Connect+0x4a>
	}
	g_flag = RESPONSE_ERR;
 8000ff2:	4b03      	ldr	r3, [pc, #12]	; (8001000 <MQTT_Open_Connect+0x80>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	701a      	strb	r2, [r3, #0]
	return RESPONSE_OK;
 8000ff8:	2301      	movs	r3, #1
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	20000452 	.word	0x20000452
 8001004:	0800e900 	.word	0x0800e900
 8001008:	20000658 	.word	0x20000658
 800100c:	0800e914 	.word	0x0800e914
 8001010:	0800e91c 	.word	0x0800e91c
 8001014:	0800e930 	.word	0x0800e930

08001018 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b0b6      	sub	sp, #216	; 0xd8
 800101c:	af04      	add	r7, sp, #16
    /* USER CODE BEGIN 1 */
	char test_GNGGA[100] = {0};
 800101e:	2300      	movs	r3, #0
 8001020:	667b      	str	r3, [r7, #100]	; 0x64
 8001022:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001026:	2260      	movs	r2, #96	; 0x60
 8001028:	2100      	movs	r1, #0
 800102a:	4618      	mov	r0, r3
 800102c:	f009 f95e 	bl	800a2ec <memset>
	char test_GNRMC[100] = {0};
 8001030:	2300      	movs	r3, #0
 8001032:	603b      	str	r3, [r7, #0]
 8001034:	1d3b      	adds	r3, r7, #4
 8001036:	2260      	movs	r2, #96	; 0x60
 8001038:	2100      	movs	r1, #0
 800103a:	4618      	mov	r0, r3
 800103c:	f009 f956 	bl	800a2ec <memset>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001040:	f001 f960 	bl	8002304 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001044:	f000 f8ec 	bl	8001220 <SystemClock_Config>

  	/* USER CODE BEGIN SysInit */
    g_test_L76.u8Day = 10;
 8001048:	4b60      	ldr	r3, [pc, #384]	; (80011cc <main+0x1b4>)
 800104a:	220a      	movs	r2, #10
 800104c:	741a      	strb	r2, [r3, #16]
    g_test_L76.u8Hour = 0;
 800104e:	4b5f      	ldr	r3, [pc, #380]	; (80011cc <main+0x1b4>)
 8001050:	2200      	movs	r2, #0
 8001052:	751a      	strb	r2, [r3, #20]
    g_test_L76.u8Minute = 0;
 8001054:	4b5d      	ldr	r3, [pc, #372]	; (80011cc <main+0x1b4>)
 8001056:	2200      	movs	r2, #0
 8001058:	755a      	strb	r2, [r3, #21]
    g_test_L76.u8Month = 0;
 800105a:	4b5c      	ldr	r3, [pc, #368]	; (80011cc <main+0x1b4>)
 800105c:	2200      	movs	r2, #0
 800105e:	745a      	strb	r2, [r3, #17]
    g_test_L76.u8Second = 0;
 8001060:	4b5a      	ldr	r3, [pc, #360]	; (80011cc <main+0x1b4>)
 8001062:	2200      	movs	r2, #0
 8001064:	759a      	strb	r2, [r3, #22]
    g_test_L76.u16Year = 2000;
 8001066:	4b59      	ldr	r3, [pc, #356]	; (80011cc <main+0x1b4>)
 8001068:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800106c:	825a      	strh	r2, [r3, #18]
    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 800106e:	f000 fa47 	bl	8001500 <MX_GPIO_Init>
    MX_I2C1_Init();
 8001072:	f000 f93f 	bl	80012f4 <MX_I2C1_Init>
    MX_USART2_UART_Init();
 8001076:	f000 fa19 	bl	80014ac <MX_USART2_UART_Init>
    MX_USART1_UART_Init();
 800107a:	f000 f9ed 	bl	8001458 <MX_USART1_UART_Init>
    MX_SPI2_Init();
 800107e:	f000 f967 	bl	8001350 <MX_SPI2_Init>
    MX_TIM3_Init();
 8001082:	f000 f99b 	bl	80013bc <MX_TIM3_Init>
    /* USER CODE BEGIN 2 */

    /* Acce init */
    g_u8Test = SC7A20_Init();
 8001086:	f009 f83d 	bl	800a104 <SC7A20_Init>
 800108a:	4603      	mov	r3, r0
 800108c:	461a      	mov	r2, r3
 800108e:	4b50      	ldr	r3, [pc, #320]	; (80011d0 <main+0x1b8>)
 8001090:	701a      	strb	r2, [r3, #0]

    /* Flash memory init */
    Flash_Init();
 8001092:	f000 fdf9 	bl	8001c88 <Flash_Init>

    HAL_Delay(500);
 8001096:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800109a:	f001 f9a5 	bl	80023e8 <HAL_Delay>

    /* LTE module Init */
    LTE_Init();
 800109e:	f000 fdaf 	bl	8001c00 <LTE_Init>

  	/**************MQTT TEST ***************/
  	/***************************************/
	#if TEST_MQTT == 1

		MQTT_Recv_Mode(0, 0, 1);
 80010a2:	2201      	movs	r2, #1
 80010a4:	2100      	movs	r1, #0
 80010a6:	2000      	movs	r0, #0
 80010a8:	f005 fe74 	bl	8006d94 <MQTT_Recv_Mode>
		MQTT_Session(0, 0);
 80010ac:	2100      	movs	r1, #0
 80010ae:	2000      	movs	r0, #0
 80010b0:	f005 feac 	bl	8006e0c <MQTT_Session>


		#if TEST_MQTT_SSL == 1
			/*Connect with SSL*/
			MQTT_SSL_Mode(0, 1, 0);
 80010b4:	2200      	movs	r2, #0
 80010b6:	2101      	movs	r1, #1
 80010b8:	2000      	movs	r0, #0
 80010ba:	f006 f8f9 	bl	80072b0 <MQTT_SSL_Mode>
			MQTT_SSL_Certificate(0);
 80010be:	2000      	movs	r0, #0
 80010c0:	f006 f932 	bl	8007328 <MQTT_SSL_Certificate>
			MQTT_SSL_Level(0, 0);
 80010c4:	2100      	movs	r1, #0
 80010c6:	2000      	movs	r0, #0
 80010c8:	f006 f99e 	bl	8007408 <MQTT_SSL_Level>
			MQTT_SSL_Version(0, 4);
 80010cc:	2104      	movs	r1, #4
 80010ce:	2000      	movs	r0, #0
 80010d0:	f006 f9d2 	bl	8007478 <MQTT_SSL_Version>
			MQTT_SSL_Ciphersuite(0, (uint8_t*)"0xFFFF");
 80010d4:	493f      	ldr	r1, [pc, #252]	; (80011d4 <main+0x1bc>)
 80010d6:	2000      	movs	r0, #0
 80010d8:	f006 fa06 	bl	80074e8 <MQTT_SSL_Ciphersuite>
			MQTT_SSL_Ignore(0, 1);
 80010dc:	2101      	movs	r1, #1
 80010de:	2000      	movs	r0, #0
 80010e0:	f006 fa38 	bl	8007554 <MQTT_SSL_Ignore>
		#endif

		if (MQTT_Check_Connect() != RESPONSE_OK)
 80010e4:	f006 f80a 	bl	80070fc <MQTT_Check_Connect>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d001      	beq.n	80010f2 <main+0xda>
		{
			MQTT_Open_Connect();
 80010ee:	f7ff ff47 	bl	8000f80 <MQTT_Open_Connect>
		}
		HAL_Delay(1000);
 80010f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010f6:	f001 f977 	bl	80023e8 <HAL_Delay>
		/*Test Pub data*/
		MQTT_Publish(0, 0, 0, 1, (uint8_t*)"qn052289@gmail.com/topic1", 5, (uint8_t*)"12345");
 80010fa:	4b37      	ldr	r3, [pc, #220]	; (80011d8 <main+0x1c0>)
 80010fc:	9302      	str	r3, [sp, #8]
 80010fe:	2305      	movs	r3, #5
 8001100:	9301      	str	r3, [sp, #4]
 8001102:	4b36      	ldr	r3, [pc, #216]	; (80011dc <main+0x1c4>)
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	2301      	movs	r3, #1
 8001108:	2200      	movs	r2, #0
 800110a:	2100      	movs	r1, #0
 800110c:	2000      	movs	r0, #0
 800110e:	f006 f83b 	bl	8007188 <MQTT_Publish>
	#endif

	/* Enable the power of GPS module */
	gps_power_EnOrDi(ENABLE);
 8001112:	2001      	movs	r0, #1
 8001114:	f008 ffdc 	bl	800a0d0 <gps_power_EnOrDi>

	HAL_UART_Receive_IT(&huart2, (uint8_t*)g_rxBuffer, sizeof(g_rxBuffer));
 8001118:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800111c:	4930      	ldr	r1, [pc, #192]	; (80011e0 <main+0x1c8>)
 800111e:	4831      	ldr	r0, [pc, #196]	; (80011e4 <main+0x1cc>)
 8001120:	f004 fbae 	bl	8005880 <HAL_UART_Receive_IT>


	/* Print log to indicate that we initialize the program */
	printf("************GTRACK STM32 PROGRAM*************\r\n");
 8001124:	4830      	ldr	r0, [pc, #192]	; (80011e8 <main+0x1d0>)
 8001126:	f009 fdd9 	bl	800acdc <puts>

    	/* USER CODE BEGIN 3 */
	#if (TEST_GPS == 1)

		/* Check whether the inmotion state lasts 5 minutes or not */
		if (((HAL_GetTick() - g_u32CurrentTime) > TIME_5MINUTE) && (g_bIsSetGPS == true))
 800112a:	f001 f951 	bl	80023d0 <HAL_GetTick>
 800112e:	4602      	mov	r2, r0
 8001130:	4b2e      	ldr	r3, [pc, #184]	; (80011ec <main+0x1d4>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	1ad3      	subs	r3, r2, r3
 8001136:	4a2e      	ldr	r2, [pc, #184]	; (80011f0 <main+0x1d8>)
 8001138:	4293      	cmp	r3, r2
 800113a:	d90f      	bls.n	800115c <main+0x144>
 800113c:	4b2d      	ldr	r3, [pc, #180]	; (80011f4 <main+0x1dc>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d00b      	beq.n	800115c <main+0x144>
		{
			g_bIsInMotion = true;
 8001144:	4b2c      	ldr	r3, [pc, #176]	; (80011f8 <main+0x1e0>)
 8001146:	2201      	movs	r2, #1
 8001148:	701a      	strb	r2, [r3, #0]
			printf("!!!INMOTION DETECTION!!!\r\n");
 800114a:	482c      	ldr	r0, [pc, #176]	; (80011fc <main+0x1e4>)
 800114c:	f009 fdc6 	bl	800acdc <puts>
			g_bIsSetGPS = false;
 8001150:	4b28      	ldr	r3, [pc, #160]	; (80011f4 <main+0x1dc>)
 8001152:	2200      	movs	r2, #0
 8001154:	701a      	strb	r2, [r3, #0]
			g_bIsMotion = false;
 8001156:	4b2a      	ldr	r3, [pc, #168]	; (8001200 <main+0x1e8>)
 8001158:	2200      	movs	r2, #0
 800115a:	701a      	strb	r2, [r3, #0]
		}

		SC7A20_coordinate_read(&g_testXYZ);							/* Debug purpose */
 800115c:	4829      	ldr	r0, [pc, #164]	; (8001204 <main+0x1ec>)
 800115e:	f008 ffff 	bl	800a160 <SC7A20_coordinate_read>
		g_u8ReceiveTest = SC7A20_read(SC7A20_ADDR_INT1_SOURCE);  	/* Debug purpose */
 8001162:	2031      	movs	r0, #49	; 0x31
 8001164:	f009 f856 	bl	800a214 <SC7A20_read>
 8001168:	4603      	mov	r3, r0
 800116a:	461a      	mov	r2, r3
 800116c:	4b26      	ldr	r3, [pc, #152]	; (8001208 <main+0x1f0>)
 800116e:	701a      	strb	r2, [r3, #0]

		/* Motion detected after stop mode */
		if(g_bIsMotion && g_bIsStop)
 8001170:	4b23      	ldr	r3, [pc, #140]	; (8001200 <main+0x1e8>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d005      	beq.n	8001184 <main+0x16c>
 8001178:	4b24      	ldr	r3, [pc, #144]	; (800120c <main+0x1f4>)
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <main+0x16c>
		{
			Wakeup_CallBack();
 8001180:	f000 fcb2 	bl	8001ae8 <Wakeup_CallBack>
		}

		/* If the motion is detected, the GPS will get data and then publish the data to MQTT server */
		if(g_bIsSetGPS)
 8001184:	4b1b      	ldr	r3, [pc, #108]	; (80011f4 <main+0x1dc>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d01c      	beq.n	80011c6 <main+0x1ae>
		{
			/* Ensure that the power of GPS module is turned on */
			gps_power_EnOrDi(ENABLE);
 800118c:	2001      	movs	r0, #1
 800118e:	f008 ff9f 	bl	800a0d0 <gps_power_EnOrDi>

			printf("\r\n****START THE CONVERSION******\r\n\n");
 8001192:	481f      	ldr	r0, [pc, #124]	; (8001210 <main+0x1f8>)
 8001194:	f009 fda2 	bl	800acdc <puts>

			/* 2 strings to split the GNGAA from the NMEA sent from the Quectel L76 LB */
			printf("%s\r\n\n", g_rxBuffer);
 8001198:	4911      	ldr	r1, [pc, #68]	; (80011e0 <main+0x1c8>)
 800119a:	481e      	ldr	r0, [pc, #120]	; (8001214 <main+0x1fc>)
 800119c:	f009 fd18 	bl	800abd0 <iprintf>
			printf("%d\r\n\n", strlen(g_rxBuffer));
 80011a0:	480f      	ldr	r0, [pc, #60]	; (80011e0 <main+0x1c8>)
 80011a2:	f7ff f81d 	bl	80001e0 <strlen>
 80011a6:	4603      	mov	r3, r0
 80011a8:	4619      	mov	r1, r3
 80011aa:	481b      	ldr	r0, [pc, #108]	; (8001218 <main+0x200>)
 80011ac:	f009 fd10 	bl	800abd0 <iprintf>
			gps_read(g_testBuffer, &g_test_L76, test_GNGGA, test_GNRMC);
 80011b0:	4b1a      	ldr	r3, [pc, #104]	; (800121c <main+0x204>)
 80011b2:	6818      	ldr	r0, [r3, #0]
 80011b4:	463b      	mov	r3, r7
 80011b6:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80011ba:	4904      	ldr	r1, [pc, #16]	; (80011cc <main+0x1b4>)
 80011bc:	f008 fa86 	bl	80096cc <gps_read>

			/* Write to Flash, Read from Flash and then publish the infos to MQTT serser */
			FlashMQTT_WriteRead();
 80011c0:	f000 fa8e 	bl	80016e0 <FlashMQTT_WriteRead>
 80011c4:	e7b1      	b.n	800112a <main+0x112>
		}
		else					/* InMotion status */
		{
			Stop_Callback();
 80011c6:	f000 fcf5 	bl	8001bb4 <Stop_Callback>
		if (((HAL_GetTick() - g_u32CurrentTime) > TIME_5MINUTE) && (g_bIsSetGPS == true))
 80011ca:	e7ae      	b.n	800112a <main+0x112>
 80011cc:	20000d80 	.word	0x20000d80
 80011d0:	20000000 	.word	0x20000000
 80011d4:	0800e938 	.word	0x0800e938
 80011d8:	0800e940 	.word	0x0800e940
 80011dc:	0800e948 	.word	0x0800e948
 80011e0:	20000830 	.word	0x20000830
 80011e4:	20000dac 	.word	0x20000dac
 80011e8:	0800e964 	.word	0x0800e964
 80011ec:	2000020c 	.word	0x2000020c
 80011f0:	000493e0 	.word	0x000493e0
 80011f4:	20000208 	.word	0x20000208
 80011f8:	20000207 	.word	0x20000207
 80011fc:	0800e994 	.word	0x0800e994
 8001200:	20000206 	.word	0x20000206
 8001204:	20000c70 	.word	0x20000c70
 8001208:	20000204 	.word	0x20000204
 800120c:	20000209 	.word	0x20000209
 8001210:	0800e9b0 	.word	0x0800e9b0
 8001214:	0800e9d4 	.word	0x0800e9d4
 8001218:	0800e9dc 	.word	0x0800e9dc
 800121c:	20000004 	.word	0x20000004

08001220 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b094      	sub	sp, #80	; 0x50
 8001224:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001226:	f107 0320 	add.w	r3, r7, #32
 800122a:	2230      	movs	r2, #48	; 0x30
 800122c:	2100      	movs	r1, #0
 800122e:	4618      	mov	r0, r3
 8001230:	f009 f85c 	bl	800a2ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001234:	f107 030c 	add.w	r3, r7, #12
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	60da      	str	r2, [r3, #12]
 8001242:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001244:	2300      	movs	r3, #0
 8001246:	60bb      	str	r3, [r7, #8]
 8001248:	4b28      	ldr	r3, [pc, #160]	; (80012ec <SystemClock_Config+0xcc>)
 800124a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124c:	4a27      	ldr	r2, [pc, #156]	; (80012ec <SystemClock_Config+0xcc>)
 800124e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001252:	6413      	str	r3, [r2, #64]	; 0x40
 8001254:	4b25      	ldr	r3, [pc, #148]	; (80012ec <SystemClock_Config+0xcc>)
 8001256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001258:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125c:	60bb      	str	r3, [r7, #8]
 800125e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001260:	2300      	movs	r3, #0
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	4b22      	ldr	r3, [pc, #136]	; (80012f0 <SystemClock_Config+0xd0>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800126c:	4a20      	ldr	r2, [pc, #128]	; (80012f0 <SystemClock_Config+0xd0>)
 800126e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001272:	6013      	str	r3, [r2, #0]
 8001274:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <SystemClock_Config+0xd0>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800127c:	607b      	str	r3, [r7, #4]
 800127e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001280:	2302      	movs	r3, #2
 8001282:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001284:	2301      	movs	r3, #1
 8001286:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001288:	2310      	movs	r3, #16
 800128a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800128c:	2302      	movs	r3, #2
 800128e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001290:	2300      	movs	r3, #0
 8001292:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001294:	2308      	movs	r3, #8
 8001296:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001298:	2354      	movs	r3, #84	; 0x54
 800129a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800129c:	2302      	movs	r3, #2
 800129e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80012a0:	2304      	movs	r3, #4
 80012a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012a4:	f107 0320 	add.w	r3, r7, #32
 80012a8:	4618      	mov	r0, r3
 80012aa:	f002 fdd1 	bl	8003e50 <HAL_RCC_OscConfig>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80012b4:	f000 fcf6 	bl	8001ca4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012b8:	230f      	movs	r3, #15
 80012ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012bc:	2302      	movs	r3, #2
 80012be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012c0:	2300      	movs	r3, #0
 80012c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80012c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012ce:	f107 030c 	add.w	r3, r7, #12
 80012d2:	2102      	movs	r1, #2
 80012d4:	4618      	mov	r0, r3
 80012d6:	f003 f82b 	bl	8004330 <HAL_RCC_ClockConfig>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80012e0:	f000 fce0 	bl	8001ca4 <Error_Handler>
  }
}
 80012e4:	bf00      	nop
 80012e6:	3750      	adds	r7, #80	; 0x50
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40023800 	.word	0x40023800
 80012f0:	40007000 	.word	0x40007000

080012f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012f8:	4b12      	ldr	r3, [pc, #72]	; (8001344 <MX_I2C1_Init+0x50>)
 80012fa:	4a13      	ldr	r2, [pc, #76]	; (8001348 <MX_I2C1_Init+0x54>)
 80012fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80012fe:	4b11      	ldr	r3, [pc, #68]	; (8001344 <MX_I2C1_Init+0x50>)
 8001300:	4a12      	ldr	r2, [pc, #72]	; (800134c <MX_I2C1_Init+0x58>)
 8001302:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001304:	4b0f      	ldr	r3, [pc, #60]	; (8001344 <MX_I2C1_Init+0x50>)
 8001306:	2200      	movs	r2, #0
 8001308:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800130a:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <MX_I2C1_Init+0x50>)
 800130c:	2200      	movs	r2, #0
 800130e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001310:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <MX_I2C1_Init+0x50>)
 8001312:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001316:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001318:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <MX_I2C1_Init+0x50>)
 800131a:	2200      	movs	r2, #0
 800131c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800131e:	4b09      	ldr	r3, [pc, #36]	; (8001344 <MX_I2C1_Init+0x50>)
 8001320:	2200      	movs	r2, #0
 8001322:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001324:	4b07      	ldr	r3, [pc, #28]	; (8001344 <MX_I2C1_Init+0x50>)
 8001326:	2200      	movs	r2, #0
 8001328:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800132a:	4b06      	ldr	r3, [pc, #24]	; (8001344 <MX_I2C1_Init+0x50>)
 800132c:	2200      	movs	r2, #0
 800132e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001330:	4804      	ldr	r0, [pc, #16]	; (8001344 <MX_I2C1_Init+0x50>)
 8001332:	f001 fdcb 	bl	8002ecc <HAL_I2C_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800133c:	f000 fcb2 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000c78 	.word	0x20000c78
 8001348:	40005400 	.word	0x40005400
 800134c:	00061a80 	.word	0x00061a80

08001350 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001354:	4b17      	ldr	r3, [pc, #92]	; (80013b4 <MX_SPI2_Init+0x64>)
 8001356:	4a18      	ldr	r2, [pc, #96]	; (80013b8 <MX_SPI2_Init+0x68>)
 8001358:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800135a:	4b16      	ldr	r3, [pc, #88]	; (80013b4 <MX_SPI2_Init+0x64>)
 800135c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001360:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001362:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <MX_SPI2_Init+0x64>)
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001368:	4b12      	ldr	r3, [pc, #72]	; (80013b4 <MX_SPI2_Init+0x64>)
 800136a:	2200      	movs	r2, #0
 800136c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800136e:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <MX_SPI2_Init+0x64>)
 8001370:	2200      	movs	r2, #0
 8001372:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001374:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <MX_SPI2_Init+0x64>)
 8001376:	2200      	movs	r2, #0
 8001378:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800137a:	4b0e      	ldr	r3, [pc, #56]	; (80013b4 <MX_SPI2_Init+0x64>)
 800137c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001380:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001382:	4b0c      	ldr	r3, [pc, #48]	; (80013b4 <MX_SPI2_Init+0x64>)
 8001384:	2200      	movs	r2, #0
 8001386:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001388:	4b0a      	ldr	r3, [pc, #40]	; (80013b4 <MX_SPI2_Init+0x64>)
 800138a:	2200      	movs	r2, #0
 800138c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800138e:	4b09      	ldr	r3, [pc, #36]	; (80013b4 <MX_SPI2_Init+0x64>)
 8001390:	2200      	movs	r2, #0
 8001392:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001394:	4b07      	ldr	r3, [pc, #28]	; (80013b4 <MX_SPI2_Init+0x64>)
 8001396:	2200      	movs	r2, #0
 8001398:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800139a:	4b06      	ldr	r3, [pc, #24]	; (80013b4 <MX_SPI2_Init+0x64>)
 800139c:	220a      	movs	r2, #10
 800139e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80013a0:	4804      	ldr	r0, [pc, #16]	; (80013b4 <MX_SPI2_Init+0x64>)
 80013a2:	f003 f995 	bl	80046d0 <HAL_SPI_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80013ac:	f000 fc7a 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80013b0:	bf00      	nop
 80013b2:	bd80      	pop	{r7, pc}
 80013b4:	20000c18 	.word	0x20000c18
 80013b8:	40003800 	.word	0x40003800

080013bc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b086      	sub	sp, #24
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013c2:	f107 0308 	add.w	r3, r7, #8
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	605a      	str	r2, [r3, #4]
 80013cc:	609a      	str	r2, [r3, #8]
 80013ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d0:	463b      	mov	r3, r7
 80013d2:	2200      	movs	r2, #0
 80013d4:	601a      	str	r2, [r3, #0]
 80013d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013d8:	4b1d      	ldr	r3, [pc, #116]	; (8001450 <MX_TIM3_Init+0x94>)
 80013da:	4a1e      	ldr	r2, [pc, #120]	; (8001454 <MX_TIM3_Init+0x98>)
 80013dc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80013de:	4b1c      	ldr	r3, [pc, #112]	; (8001450 <MX_TIM3_Init+0x94>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013e4:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <MX_TIM3_Init+0x94>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80013ea:	4b19      	ldr	r3, [pc, #100]	; (8001450 <MX_TIM3_Init+0x94>)
 80013ec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013f0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013f2:	4b17      	ldr	r3, [pc, #92]	; (8001450 <MX_TIM3_Init+0x94>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f8:	4b15      	ldr	r3, [pc, #84]	; (8001450 <MX_TIM3_Init+0x94>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013fe:	4814      	ldr	r0, [pc, #80]	; (8001450 <MX_TIM3_Init+0x94>)
 8001400:	f003 feba 	bl	8005178 <HAL_TIM_Base_Init>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d001      	beq.n	800140e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800140a:	f000 fc4b 	bl	8001ca4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800140e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001412:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001414:	f107 0308 	add.w	r3, r7, #8
 8001418:	4619      	mov	r1, r3
 800141a:	480d      	ldr	r0, [pc, #52]	; (8001450 <MX_TIM3_Init+0x94>)
 800141c:	f003 fed7 	bl	80051ce <HAL_TIM_ConfigClockSource>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001426:	f000 fc3d 	bl	8001ca4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800142a:	2300      	movs	r3, #0
 800142c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800142e:	2300      	movs	r3, #0
 8001430:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001432:	463b      	mov	r3, r7
 8001434:	4619      	mov	r1, r3
 8001436:	4806      	ldr	r0, [pc, #24]	; (8001450 <MX_TIM3_Init+0x94>)
 8001438:	f004 f8ce 	bl	80055d8 <HAL_TIMEx_MasterConfigSynchronization>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001442:	f000 fc2f 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001446:	bf00      	nop
 8001448:	3718      	adds	r7, #24
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	20000ccc 	.word	0x20000ccc
 8001454:	40000400 	.word	0x40000400

08001458 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800145c:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <MX_USART1_UART_Init+0x4c>)
 800145e:	4a12      	ldr	r2, [pc, #72]	; (80014a8 <MX_USART1_UART_Init+0x50>)
 8001460:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001462:	4b10      	ldr	r3, [pc, #64]	; (80014a4 <MX_USART1_UART_Init+0x4c>)
 8001464:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001468:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800146a:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <MX_USART1_UART_Init+0x4c>)
 800146c:	2200      	movs	r2, #0
 800146e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001470:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <MX_USART1_UART_Init+0x4c>)
 8001472:	2200      	movs	r2, #0
 8001474:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001476:	4b0b      	ldr	r3, [pc, #44]	; (80014a4 <MX_USART1_UART_Init+0x4c>)
 8001478:	2200      	movs	r2, #0
 800147a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800147c:	4b09      	ldr	r3, [pc, #36]	; (80014a4 <MX_USART1_UART_Init+0x4c>)
 800147e:	220c      	movs	r2, #12
 8001480:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001482:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <MX_USART1_UART_Init+0x4c>)
 8001484:	2200      	movs	r2, #0
 8001486:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001488:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <MX_USART1_UART_Init+0x4c>)
 800148a:	2200      	movs	r2, #0
 800148c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800148e:	4805      	ldr	r0, [pc, #20]	; (80014a4 <MX_USART1_UART_Init+0x4c>)
 8001490:	f004 f910 	bl	80056b4 <HAL_UART_Init>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800149a:	f000 fc03 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000d0c 	.word	0x20000d0c
 80014a8:	40011000 	.word	0x40011000

080014ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80014b0:	4b11      	ldr	r3, [pc, #68]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014b2:	4a12      	ldr	r2, [pc, #72]	; (80014fc <MX_USART2_UART_Init+0x50>)
 80014b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80014b6:	4b10      	ldr	r3, [pc, #64]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80014bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80014be:	4b0e      	ldr	r3, [pc, #56]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80014c4:	4b0c      	ldr	r3, [pc, #48]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80014ca:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80014d0:	4b09      	ldr	r3, [pc, #36]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014d2:	220c      	movs	r2, #12
 80014d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014d6:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80014dc:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014de:	2200      	movs	r2, #0
 80014e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80014e2:	4805      	ldr	r0, [pc, #20]	; (80014f8 <MX_USART2_UART_Init+0x4c>)
 80014e4:	f004 f8e6 	bl	80056b4 <HAL_UART_Init>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80014ee:	f000 fbd9 	bl	8001ca4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000dac 	.word	0x20000dac
 80014fc:	40004400 	.word	0x40004400

08001500 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b088      	sub	sp, #32
 8001504:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001506:	f107 030c 	add.w	r3, r7, #12
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
 800150e:	605a      	str	r2, [r3, #4]
 8001510:	609a      	str	r2, [r3, #8]
 8001512:	60da      	str	r2, [r3, #12]
 8001514:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001516:	2300      	movs	r3, #0
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	4b48      	ldr	r3, [pc, #288]	; (800163c <MX_GPIO_Init+0x13c>)
 800151c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151e:	4a47      	ldr	r2, [pc, #284]	; (800163c <MX_GPIO_Init+0x13c>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6313      	str	r3, [r2, #48]	; 0x30
 8001526:	4b45      	ldr	r3, [pc, #276]	; (800163c <MX_GPIO_Init+0x13c>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	60bb      	str	r3, [r7, #8]
 8001530:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001532:	2300      	movs	r3, #0
 8001534:	607b      	str	r3, [r7, #4]
 8001536:	4b41      	ldr	r3, [pc, #260]	; (800163c <MX_GPIO_Init+0x13c>)
 8001538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153a:	4a40      	ldr	r2, [pc, #256]	; (800163c <MX_GPIO_Init+0x13c>)
 800153c:	f043 0302 	orr.w	r3, r3, #2
 8001540:	6313      	str	r3, [r2, #48]	; 0x30
 8001542:	4b3e      	ldr	r3, [pc, #248]	; (800163c <MX_GPIO_Init+0x13c>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	f003 0302 	and.w	r3, r3, #2
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	603b      	str	r3, [r7, #0]
 8001552:	4b3a      	ldr	r3, [pc, #232]	; (800163c <MX_GPIO_Init+0x13c>)
 8001554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001556:	4a39      	ldr	r2, [pc, #228]	; (800163c <MX_GPIO_Init+0x13c>)
 8001558:	f043 0304 	orr.w	r3, r3, #4
 800155c:	6313      	str	r3, [r2, #48]	; 0x30
 800155e:	4b37      	ldr	r3, [pc, #220]	; (800163c <MX_GPIO_Init+0x13c>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001562:	f003 0304 	and.w	r3, r3, #4
 8001566:	603b      	str	r3, [r7, #0]
 8001568:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_7, GPIO_PIN_RESET);
 800156a:	2200      	movs	r2, #0
 800156c:	2190      	movs	r1, #144	; 0x90
 800156e:	4834      	ldr	r0, [pc, #208]	; (8001640 <MX_GPIO_Init+0x140>)
 8001570:	f001 fc7a 	bl	8002e68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|WAKEUP_CTRL_Pin|RESET_CTRL_Pin|PWRKEY_CTRL_Pin, GPIO_PIN_SET);
 8001574:	2201      	movs	r2, #1
 8001576:	f241 0138 	movw	r1, #4152	; 0x1038
 800157a:	4832      	ldr	r0, [pc, #200]	; (8001644 <MX_GPIO_Init+0x144>)
 800157c:	f001 fc74 	bl	8002e68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8001580:	2201      	movs	r2, #1
 8001582:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001586:	4830      	ldr	r0, [pc, #192]	; (8001648 <MX_GPIO_Init+0x148>)
 8001588:	f001 fc6e 	bl	8002e68 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);
 800158c:	2200      	movs	r2, #0
 800158e:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8001592:	482d      	ldr	r0, [pc, #180]	; (8001648 <MX_GPIO_Init+0x148>)
 8001594:	f001 fc68 	bl	8002e68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001598:	2301      	movs	r3, #1
 800159a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800159c:	4b2b      	ldr	r3, [pc, #172]	; (800164c <MX_GPIO_Init+0x14c>)
 800159e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a0:	2300      	movs	r3, #0
 80015a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a4:	f107 030c 	add.w	r3, r7, #12
 80015a8:	4619      	mov	r1, r3
 80015aa:	4825      	ldr	r0, [pc, #148]	; (8001640 <MX_GPIO_Init+0x140>)
 80015ac:	f001 f9f4 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_7;
 80015b0:	2390      	movs	r3, #144	; 0x90
 80015b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b4:	2301      	movs	r3, #1
 80015b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b8:	2300      	movs	r3, #0
 80015ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015bc:	2300      	movs	r3, #0
 80015be:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c0:	f107 030c 	add.w	r3, r7, #12
 80015c4:	4619      	mov	r1, r3
 80015c6:	481e      	ldr	r0, [pc, #120]	; (8001640 <MX_GPIO_Init+0x140>)
 80015c8:	f001 f9e6 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|WAKEUP_CTRL_Pin|PWRKEY_CTRL_Pin;
 80015cc:	f241 0328 	movw	r3, #4136	; 0x1028
 80015d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d2:	2301      	movs	r3, #1
 80015d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d6:	2300      	movs	r3, #0
 80015d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015da:	2300      	movs	r3, #0
 80015dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015de:	f107 030c 	add.w	r3, r7, #12
 80015e2:	4619      	mov	r1, r3
 80015e4:	4817      	ldr	r0, [pc, #92]	; (8001644 <MX_GPIO_Init+0x144>)
 80015e6:	f001 f9d7 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC7 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80015ea:	f44f 7360 	mov.w	r3, #896	; 0x380
 80015ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f0:	2301      	movs	r3, #1
 80015f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f4:	2300      	movs	r3, #0
 80015f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015f8:	2300      	movs	r3, #0
 80015fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015fc:	f107 030c 	add.w	r3, r7, #12
 8001600:	4619      	mov	r1, r3
 8001602:	4811      	ldr	r0, [pc, #68]	; (8001648 <MX_GPIO_Init+0x148>)
 8001604:	f001 f9c8 	bl	8002998 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_CTRL_Pin */
  GPIO_InitStruct.Pin = RESET_CTRL_Pin;
 8001608:	2310      	movs	r3, #16
 800160a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800160c:	2311      	movs	r3, #17
 800160e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001614:	2303      	movs	r3, #3
 8001616:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RESET_CTRL_GPIO_Port, &GPIO_InitStruct);
 8001618:	f107 030c 	add.w	r3, r7, #12
 800161c:	4619      	mov	r1, r3
 800161e:	4809      	ldr	r0, [pc, #36]	; (8001644 <MX_GPIO_Init+0x144>)
 8001620:	f001 f9ba 	bl	8002998 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001624:	2200      	movs	r2, #0
 8001626:	2100      	movs	r1, #0
 8001628:	2006      	movs	r0, #6
 800162a:	f000 fffc 	bl	8002626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800162e:	2006      	movs	r0, #6
 8001630:	f001 f815 	bl	800265e <HAL_NVIC_EnableIRQ>

}
 8001634:	bf00      	nop
 8001636:	3720      	adds	r7, #32
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40023800 	.word	0x40023800
 8001640:	40020000 	.word	0x40020000
 8001644:	40020400 	.word	0x40020400
 8001648:	40020800 	.word	0x40020800
 800164c:	10310000 	.word	0x10310000

08001650 <LTE_Disable>:

/* USER CODE BEGIN 4 */

static void LTE_Disable(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(PWR_EN_PORT, PWR_EN_PIN, GPIO_PIN_SET);
 8001654:	2201      	movs	r2, #1
 8001656:	f44f 7100 	mov.w	r1, #512	; 0x200
 800165a:	4802      	ldr	r0, [pc, #8]	; (8001664 <LTE_Disable+0x14>)
 800165c:	f001 fc04 	bl	8002e68 <HAL_GPIO_WritePin>
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	40020800 	.word	0x40020800

08001668 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_IT(&huart2, (uint8_t*)g_rxBuffer, sizeof(g_rxBuffer));
 8001670:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001674:	4903      	ldr	r1, [pc, #12]	; (8001684 <HAL_UART_RxCpltCallback+0x1c>)
 8001676:	4804      	ldr	r0, [pc, #16]	; (8001688 <HAL_UART_RxCpltCallback+0x20>)
 8001678:	f004 f902 	bl	8005880 <HAL_UART_Receive_IT>
}
 800167c:	bf00      	nop
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000830 	.word	0x20000830
 8001688:	20000dac 	.word	0x20000dac

0800168c <softUART_DeInit>:

static void softUART_DeInit(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
	HAL_GPIO_DeInit(UART_EMUL_RX_PORT, UART_EMUL_RX_PIN);
 8001690:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001694:	4802      	ldr	r0, [pc, #8]	; (80016a0 <softUART_DeInit+0x14>)
 8001696:	f001 fb03 	bl	8002ca0 <HAL_GPIO_DeInit>
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40020000 	.word	0x40020000

080016a4 <softUART_ReInit>:


static void softUART_ReInit(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef   GPIO_InitStruct;

	/* Configure GPIOC for UART Emulation Rx */
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016aa:	4b0b      	ldr	r3, [pc, #44]	; (80016d8 <softUART_ReInit+0x34>)
 80016ac:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pin  = UART_EMUL_RX_PIN;
 80016ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016b2:	607b      	str	r3, [r7, #4]

	HAL_GPIO_Init(UART_EMUL_RX_PORT, &GPIO_InitStruct);
 80016b4:	1d3b      	adds	r3, r7, #4
 80016b6:	4619      	mov	r1, r3
 80016b8:	4808      	ldr	r0, [pc, #32]	; (80016dc <softUART_ReInit+0x38>)
 80016ba:	f001 f96d 	bl	8002998 <HAL_GPIO_Init>

	/*##-2- Enable NVIC for line Rx  #################################*/
	/* Enable and set EXTI Line Interrupt to the highest priority */
	HAL_NVIC_SetPriority(UART_EMUL_EXTI_IRQ, 0, 0);
 80016be:	2200      	movs	r2, #0
 80016c0:	2100      	movs	r1, #0
 80016c2:	2028      	movs	r0, #40	; 0x28
 80016c4:	f000 ffaf 	bl	8002626 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(UART_EMUL_EXTI_IRQ);
 80016c8:	2028      	movs	r0, #40	; 0x28
 80016ca:	f000 ffc8 	bl	800265e <HAL_NVIC_EnableIRQ>
}
 80016ce:	bf00      	nop
 80016d0:	3718      	adds	r7, #24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	10210000 	.word	0x10210000
 80016dc:	40020000 	.word	0x40020000

080016e0 <FlashMQTT_WriteRead>:

static void FlashMQTT_WriteRead(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b086      	sub	sp, #24
 80016e4:	af04      	add	r7, sp, #16
	g_gps_data.long_t.dLongRaw = g_test_L76.dLongtitude;
 80016e6:	4b65      	ldr	r3, [pc, #404]	; (800187c <FlashMQTT_WriteRead+0x19c>)
 80016e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ec:	4964      	ldr	r1, [pc, #400]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 80016ee:	e9c1 2300 	strd	r2, r3, [r1]
	g_gps_data.lat_t.dLatRaw = g_test_L76.dLattitude;
 80016f2:	4b62      	ldr	r3, [pc, #392]	; (800187c <FlashMQTT_WriteRead+0x19c>)
 80016f4:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80016f8:	4961      	ldr	r1, [pc, #388]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 80016fa:	e9c1 2302 	strd	r2, r3, [r1, #8]
	g_gps_data.u8Month = g_test_L76.u8Month;
 80016fe:	4b5f      	ldr	r3, [pc, #380]	; (800187c <FlashMQTT_WriteRead+0x19c>)
 8001700:	7c5a      	ldrb	r2, [r3, #17]
 8001702:	4b5f      	ldr	r3, [pc, #380]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 8001704:	745a      	strb	r2, [r3, #17]
	g_gps_data.u8Day = g_test_L76.u8Day;
 8001706:	4b5d      	ldr	r3, [pc, #372]	; (800187c <FlashMQTT_WriteRead+0x19c>)
 8001708:	7c1a      	ldrb	r2, [r3, #16]
 800170a:	4b5d      	ldr	r3, [pc, #372]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 800170c:	741a      	strb	r2, [r3, #16]
	g_gps_data.year_t.u16YearRaw = g_test_L76.u16Year;
 800170e:	4b5b      	ldr	r3, [pc, #364]	; (800187c <FlashMQTT_WriteRead+0x19c>)
 8001710:	8a5a      	ldrh	r2, [r3, #18]
 8001712:	4b5b      	ldr	r3, [pc, #364]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 8001714:	825a      	strh	r2, [r3, #18]
	g_gps_data.u8Hour = g_test_L76.u8Hour;
 8001716:	4b59      	ldr	r3, [pc, #356]	; (800187c <FlashMQTT_WriteRead+0x19c>)
 8001718:	7d1a      	ldrb	r2, [r3, #20]
 800171a:	4b59      	ldr	r3, [pc, #356]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 800171c:	751a      	strb	r2, [r3, #20]
	g_gps_data.u8Minute = g_test_L76.u8Minute;
 800171e:	4b57      	ldr	r3, [pc, #348]	; (800187c <FlashMQTT_WriteRead+0x19c>)
 8001720:	7d5a      	ldrb	r2, [r3, #21]
 8001722:	4b57      	ldr	r3, [pc, #348]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 8001724:	755a      	strb	r2, [r3, #21]
	g_gps_data.u8Second = g_test_L76.u8Second;
 8001726:	4b55      	ldr	r3, [pc, #340]	; (800187c <FlashMQTT_WriteRead+0x19c>)
 8001728:	7d9a      	ldrb	r2, [r3, #22]
 800172a:	4b55      	ldr	r3, [pc, #340]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 800172c:	759a      	strb	r2, [r3, #22]

	printf("\n\n\rWrite data\r\n");
 800172e:	4855      	ldr	r0, [pc, #340]	; (8001884 <FlashMQTT_WriteRead+0x1a4>)
 8001730:	f009 fad4 	bl	800acdc <puts>

	for (uint8_t i = 0; i < 8; i++)
 8001734:	2300      	movs	r3, #0
 8001736:	71fb      	strb	r3, [r7, #7]
 8001738:	e008      	b.n	800174c <FlashMQTT_WriteRead+0x6c>
	{
			g_write_buffer[i] = g_gps_data.long_t.longBytes[i];
 800173a:	79fa      	ldrb	r2, [r7, #7]
 800173c:	79fb      	ldrb	r3, [r7, #7]
 800173e:	4950      	ldr	r1, [pc, #320]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 8001740:	5c89      	ldrb	r1, [r1, r2]
 8001742:	4a51      	ldr	r2, [pc, #324]	; (8001888 <FlashMQTT_WriteRead+0x1a8>)
 8001744:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < 8; i++)
 8001746:	79fb      	ldrb	r3, [r7, #7]
 8001748:	3301      	adds	r3, #1
 800174a:	71fb      	strb	r3, [r7, #7]
 800174c:	79fb      	ldrb	r3, [r7, #7]
 800174e:	2b07      	cmp	r3, #7
 8001750:	d9f3      	bls.n	800173a <FlashMQTT_WriteRead+0x5a>
	}
	for (uint8_t i = 8; i < 16; i++)
 8001752:	2308      	movs	r3, #8
 8001754:	71bb      	strb	r3, [r7, #6]
 8001756:	e00b      	b.n	8001770 <FlashMQTT_WriteRead+0x90>
	{
			g_write_buffer[i] = g_gps_data.lat_t.latBytes[i - 8];
 8001758:	79bb      	ldrb	r3, [r7, #6]
 800175a:	f1a3 0208 	sub.w	r2, r3, #8
 800175e:	79bb      	ldrb	r3, [r7, #6]
 8001760:	4947      	ldr	r1, [pc, #284]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 8001762:	440a      	add	r2, r1
 8001764:	7a11      	ldrb	r1, [r2, #8]
 8001766:	4a48      	ldr	r2, [pc, #288]	; (8001888 <FlashMQTT_WriteRead+0x1a8>)
 8001768:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 8; i < 16; i++)
 800176a:	79bb      	ldrb	r3, [r7, #6]
 800176c:	3301      	adds	r3, #1
 800176e:	71bb      	strb	r3, [r7, #6]
 8001770:	79bb      	ldrb	r3, [r7, #6]
 8001772:	2b0f      	cmp	r3, #15
 8001774:	d9f0      	bls.n	8001758 <FlashMQTT_WriteRead+0x78>
	}

	g_write_buffer[16] = g_gps_data.u8Day;
 8001776:	4b42      	ldr	r3, [pc, #264]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 8001778:	7c1a      	ldrb	r2, [r3, #16]
 800177a:	4b43      	ldr	r3, [pc, #268]	; (8001888 <FlashMQTT_WriteRead+0x1a8>)
 800177c:	741a      	strb	r2, [r3, #16]
	g_write_buffer[17] = g_gps_data.u8Month;
 800177e:	4b40      	ldr	r3, [pc, #256]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 8001780:	7c5a      	ldrb	r2, [r3, #17]
 8001782:	4b41      	ldr	r3, [pc, #260]	; (8001888 <FlashMQTT_WriteRead+0x1a8>)
 8001784:	745a      	strb	r2, [r3, #17]
	g_write_buffer[18] = g_gps_data.year_t.yearBytes[0];
 8001786:	4b3e      	ldr	r3, [pc, #248]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 8001788:	7c9a      	ldrb	r2, [r3, #18]
 800178a:	4b3f      	ldr	r3, [pc, #252]	; (8001888 <FlashMQTT_WriteRead+0x1a8>)
 800178c:	749a      	strb	r2, [r3, #18]
	g_write_buffer[19] = g_gps_data.year_t.yearBytes[1];
 800178e:	4b3c      	ldr	r3, [pc, #240]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 8001790:	7cda      	ldrb	r2, [r3, #19]
 8001792:	4b3d      	ldr	r3, [pc, #244]	; (8001888 <FlashMQTT_WriteRead+0x1a8>)
 8001794:	74da      	strb	r2, [r3, #19]
	g_write_buffer[20] = g_gps_data.u8Hour;
 8001796:	4b3a      	ldr	r3, [pc, #232]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 8001798:	7d1a      	ldrb	r2, [r3, #20]
 800179a:	4b3b      	ldr	r3, [pc, #236]	; (8001888 <FlashMQTT_WriteRead+0x1a8>)
 800179c:	751a      	strb	r2, [r3, #20]
	g_write_buffer[21] = g_gps_data.u8Minute;
 800179e:	4b38      	ldr	r3, [pc, #224]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 80017a0:	7d5a      	ldrb	r2, [r3, #21]
 80017a2:	4b39      	ldr	r3, [pc, #228]	; (8001888 <FlashMQTT_WriteRead+0x1a8>)
 80017a4:	755a      	strb	r2, [r3, #21]
	g_write_buffer[22] = g_gps_data.u8Second;
 80017a6:	4b36      	ldr	r3, [pc, #216]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 80017a8:	7d9a      	ldrb	r2, [r3, #22]
 80017aa:	4b37      	ldr	r3, [pc, #220]	; (8001888 <FlashMQTT_WriteRead+0x1a8>)
 80017ac:	759a      	strb	r2, [r3, #22]

	W25Q16_WritePage(g_write_buffer, 0, 0x00, 23);
 80017ae:	2317      	movs	r3, #23
 80017b0:	2200      	movs	r2, #0
 80017b2:	2100      	movs	r1, #0
 80017b4:	4834      	ldr	r0, [pc, #208]	; (8001888 <FlashMQTT_WriteRead+0x1a8>)
 80017b6:	f005 f897 	bl	80068e8 <W25Q16_WritePage>



	HAL_Delay(500);
 80017ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017be:	f000 fe13 	bl	80023e8 <HAL_Delay>

	printf("\n\rRead some bytes \r\n");
 80017c2:	4832      	ldr	r0, [pc, #200]	; (800188c <FlashMQTT_WriteRead+0x1ac>)
 80017c4:	f009 fa8a 	bl	800acdc <puts>

	W25Q16_ReadSomeBytes(g_read_buffer, 0x00, 23);
 80017c8:	2217      	movs	r2, #23
 80017ca:	2100      	movs	r1, #0
 80017cc:	4830      	ldr	r0, [pc, #192]	; (8001890 <FlashMQTT_WriteRead+0x1b0>)
 80017ce:	f005 f8f7 	bl	80069c0 <W25Q16_ReadSomeBytes>

	g_gps_data.long_t.dLongRaw = 0;
 80017d2:	492b      	ldr	r1, [pc, #172]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 80017d4:	f04f 0200 	mov.w	r2, #0
 80017d8:	f04f 0300 	mov.w	r3, #0
 80017dc:	e9c1 2300 	strd	r2, r3, [r1]
	g_gps_data.lat_t.dLatRaw = 0;
 80017e0:	4927      	ldr	r1, [pc, #156]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 80017e2:	f04f 0200 	mov.w	r2, #0
 80017e6:	f04f 0300 	mov.w	r3, #0
 80017ea:	e9c1 2302 	strd	r2, r3, [r1, #8]
	g_gps_data.u8Day = 0;
 80017ee:	4b24      	ldr	r3, [pc, #144]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	741a      	strb	r2, [r3, #16]
	g_gps_data.u8Month = 0;
 80017f4:	4b22      	ldr	r3, [pc, #136]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	745a      	strb	r2, [r3, #17]
	g_gps_data.year_t.u16YearRaw = 0;
 80017fa:	4b21      	ldr	r3, [pc, #132]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	825a      	strh	r2, [r3, #18]
	g_gps_data.u8Hour = 0;
 8001800:	4b1f      	ldr	r3, [pc, #124]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 8001802:	2200      	movs	r2, #0
 8001804:	751a      	strb	r2, [r3, #20]
	g_gps_data.u8Minute = 0;
 8001806:	4b1e      	ldr	r3, [pc, #120]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 8001808:	2200      	movs	r2, #0
 800180a:	755a      	strb	r2, [r3, #21]
	g_gps_data.u8Second = 0;
 800180c:	4b1c      	ldr	r3, [pc, #112]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 800180e:	2200      	movs	r2, #0
 8001810:	759a      	strb	r2, [r3, #22]

	/* Read and pub longitude */
	for(uint8_t i = 0; i < 8; i++)
 8001812:	2300      	movs	r3, #0
 8001814:	717b      	strb	r3, [r7, #5]
 8001816:	e008      	b.n	800182a <FlashMQTT_WriteRead+0x14a>
	{
		g_gps_data.long_t.longBytes[i] = g_read_buffer[i];
 8001818:	797a      	ldrb	r2, [r7, #5]
 800181a:	797b      	ldrb	r3, [r7, #5]
 800181c:	491c      	ldr	r1, [pc, #112]	; (8001890 <FlashMQTT_WriteRead+0x1b0>)
 800181e:	5c89      	ldrb	r1, [r1, r2]
 8001820:	4a17      	ldr	r2, [pc, #92]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 8001822:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < 8; i++)
 8001824:	797b      	ldrb	r3, [r7, #5]
 8001826:	3301      	adds	r3, #1
 8001828:	717b      	strb	r3, [r7, #5]
 800182a:	797b      	ldrb	r3, [r7, #5]
 800182c:	2b07      	cmp	r3, #7
 800182e:	d9f3      	bls.n	8001818 <FlashMQTT_WriteRead+0x138>
	}
	memset(g_buff_send, '\0', sizeof(g_buff_send));
 8001830:	221e      	movs	r2, #30
 8001832:	2100      	movs	r1, #0
 8001834:	4817      	ldr	r0, [pc, #92]	; (8001894 <FlashMQTT_WriteRead+0x1b4>)
 8001836:	f008 fd59 	bl	800a2ec <memset>
	sprintf(g_buff_send, "%f", g_gps_data.long_t.dLongRaw);
 800183a:	4b11      	ldr	r3, [pc, #68]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 800183c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001840:	4915      	ldr	r1, [pc, #84]	; (8001898 <FlashMQTT_WriteRead+0x1b8>)
 8001842:	4814      	ldr	r0, [pc, #80]	; (8001894 <FlashMQTT_WriteRead+0x1b4>)
 8001844:	f009 fa52 	bl	800acec <siprintf>
	MQTT_Publish(0, 0, 0, 1, (uint8_t*)"qn052289@gmail.com/topic1", strlen(g_buff_send), (uint8_t*)g_buff_send);
 8001848:	4812      	ldr	r0, [pc, #72]	; (8001894 <FlashMQTT_WriteRead+0x1b4>)
 800184a:	f7fe fcc9 	bl	80001e0 <strlen>
 800184e:	4603      	mov	r3, r0
 8001850:	b2db      	uxtb	r3, r3
 8001852:	4a10      	ldr	r2, [pc, #64]	; (8001894 <FlashMQTT_WriteRead+0x1b4>)
 8001854:	9202      	str	r2, [sp, #8]
 8001856:	9301      	str	r3, [sp, #4]
 8001858:	4b10      	ldr	r3, [pc, #64]	; (800189c <FlashMQTT_WriteRead+0x1bc>)
 800185a:	9300      	str	r3, [sp, #0]
 800185c:	2301      	movs	r3, #1
 800185e:	2200      	movs	r2, #0
 8001860:	2100      	movs	r1, #0
 8001862:	2000      	movs	r0, #0
 8001864:	f005 fc90 	bl	8007188 <MQTT_Publish>
	printf("Long: %lf\r\n", g_gps_data.long_t.dLongRaw);
 8001868:	4b05      	ldr	r3, [pc, #20]	; (8001880 <FlashMQTT_WriteRead+0x1a0>)
 800186a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186e:	480c      	ldr	r0, [pc, #48]	; (80018a0 <FlashMQTT_WriteRead+0x1c0>)
 8001870:	f009 f9ae 	bl	800abd0 <iprintf>

	/* Read and pub latitude */
	for (uint8_t i = 0; i < 8; i++)
 8001874:	2300      	movs	r3, #0
 8001876:	713b      	strb	r3, [r7, #4]
 8001878:	e021      	b.n	80018be <FlashMQTT_WriteRead+0x1de>
 800187a:	bf00      	nop
 800187c:	20000d80 	.word	0x20000d80
 8001880:	20000410 	.word	0x20000410
 8001884:	0800e9e4 	.word	0x0800e9e4
 8001888:	20000210 	.word	0x20000210
 800188c:	0800e9f4 	.word	0x0800e9f4
 8001890:	20000310 	.word	0x20000310
 8001894:	20000428 	.word	0x20000428
 8001898:	0800ea08 	.word	0x0800ea08
 800189c:	0800e948 	.word	0x0800e948
 80018a0:	0800ea0c 	.word	0x0800ea0c
	{
		g_gps_data.lat_t.latBytes[i] = g_read_buffer[i+8];
 80018a4:	793b      	ldrb	r3, [r7, #4]
 80018a6:	f103 0208 	add.w	r2, r3, #8
 80018aa:	793b      	ldrb	r3, [r7, #4]
 80018ac:	4982      	ldr	r1, [pc, #520]	; (8001ab8 <FlashMQTT_WriteRead+0x3d8>)
 80018ae:	5c89      	ldrb	r1, [r1, r2]
 80018b0:	4a82      	ldr	r2, [pc, #520]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 80018b2:	4413      	add	r3, r2
 80018b4:	460a      	mov	r2, r1
 80018b6:	721a      	strb	r2, [r3, #8]
	for (uint8_t i = 0; i < 8; i++)
 80018b8:	793b      	ldrb	r3, [r7, #4]
 80018ba:	3301      	adds	r3, #1
 80018bc:	713b      	strb	r3, [r7, #4]
 80018be:	793b      	ldrb	r3, [r7, #4]
 80018c0:	2b07      	cmp	r3, #7
 80018c2:	d9ef      	bls.n	80018a4 <FlashMQTT_WriteRead+0x1c4>
	}
	memset(g_buff_send, '\0', sizeof(g_buff_send));
 80018c4:	221e      	movs	r2, #30
 80018c6:	2100      	movs	r1, #0
 80018c8:	487d      	ldr	r0, [pc, #500]	; (8001ac0 <FlashMQTT_WriteRead+0x3e0>)
 80018ca:	f008 fd0f 	bl	800a2ec <memset>
	sprintf(g_buff_send, "%f", g_gps_data.lat_t.dLatRaw);
 80018ce:	4b7b      	ldr	r3, [pc, #492]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 80018d0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80018d4:	497b      	ldr	r1, [pc, #492]	; (8001ac4 <FlashMQTT_WriteRead+0x3e4>)
 80018d6:	487a      	ldr	r0, [pc, #488]	; (8001ac0 <FlashMQTT_WriteRead+0x3e0>)
 80018d8:	f009 fa08 	bl	800acec <siprintf>
	MQTT_Publish(0, 0, 0, 1, (uint8_t*)"qn052289@gmail.com/topic1", strlen(g_buff_send), (uint8_t*)g_buff_send);
 80018dc:	4878      	ldr	r0, [pc, #480]	; (8001ac0 <FlashMQTT_WriteRead+0x3e0>)
 80018de:	f7fe fc7f 	bl	80001e0 <strlen>
 80018e2:	4603      	mov	r3, r0
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	4a76      	ldr	r2, [pc, #472]	; (8001ac0 <FlashMQTT_WriteRead+0x3e0>)
 80018e8:	9202      	str	r2, [sp, #8]
 80018ea:	9301      	str	r3, [sp, #4]
 80018ec:	4b76      	ldr	r3, [pc, #472]	; (8001ac8 <FlashMQTT_WriteRead+0x3e8>)
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	2301      	movs	r3, #1
 80018f2:	2200      	movs	r2, #0
 80018f4:	2100      	movs	r1, #0
 80018f6:	2000      	movs	r0, #0
 80018f8:	f005 fc46 	bl	8007188 <MQTT_Publish>
	printf("Lat: %lf\r\n", g_gps_data.lat_t.dLatRaw);
 80018fc:	4b6f      	ldr	r3, [pc, #444]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 80018fe:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001902:	4872      	ldr	r0, [pc, #456]	; (8001acc <FlashMQTT_WriteRead+0x3ec>)
 8001904:	f009 f964 	bl	800abd0 <iprintf>

	/* Read and pub date */
	g_gps_data.u8Day = g_read_buffer[16];
 8001908:	4b6b      	ldr	r3, [pc, #428]	; (8001ab8 <FlashMQTT_WriteRead+0x3d8>)
 800190a:	7c1a      	ldrb	r2, [r3, #16]
 800190c:	4b6b      	ldr	r3, [pc, #428]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 800190e:	741a      	strb	r2, [r3, #16]
	u16_to_String(g_buff_send_date, g_gps_data.u8Day);
 8001910:	4b6a      	ldr	r3, [pc, #424]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 8001912:	7c1b      	ldrb	r3, [r3, #16]
 8001914:	b29b      	uxth	r3, r3
 8001916:	4619      	mov	r1, r3
 8001918:	486d      	ldr	r0, [pc, #436]	; (8001ad0 <FlashMQTT_WriteRead+0x3f0>)
 800191a:	f005 f899 	bl	8006a50 <u16_to_String>
	printf("Day string: %s\r\n", g_buff_send_date);
 800191e:	496c      	ldr	r1, [pc, #432]	; (8001ad0 <FlashMQTT_WriteRead+0x3f0>)
 8001920:	486c      	ldr	r0, [pc, #432]	; (8001ad4 <FlashMQTT_WriteRead+0x3f4>)
 8001922:	f009 f955 	bl	800abd0 <iprintf>
	MQTT_Publish(0, 0, 0, 1, (uint8_t*)"qn052289@gmail.com/topic1", strlen(g_buff_send_date), (uint8_t*)g_buff_send_date);
 8001926:	486a      	ldr	r0, [pc, #424]	; (8001ad0 <FlashMQTT_WriteRead+0x3f0>)
 8001928:	f7fe fc5a 	bl	80001e0 <strlen>
 800192c:	4603      	mov	r3, r0
 800192e:	b2db      	uxtb	r3, r3
 8001930:	4a67      	ldr	r2, [pc, #412]	; (8001ad0 <FlashMQTT_WriteRead+0x3f0>)
 8001932:	9202      	str	r2, [sp, #8]
 8001934:	9301      	str	r3, [sp, #4]
 8001936:	4b64      	ldr	r3, [pc, #400]	; (8001ac8 <FlashMQTT_WriteRead+0x3e8>)
 8001938:	9300      	str	r3, [sp, #0]
 800193a:	2301      	movs	r3, #1
 800193c:	2200      	movs	r2, #0
 800193e:	2100      	movs	r1, #0
 8001940:	2000      	movs	r0, #0
 8001942:	f005 fc21 	bl	8007188 <MQTT_Publish>
	memset(g_buff_send_date, '\0', 2);
 8001946:	2202      	movs	r2, #2
 8001948:	2100      	movs	r1, #0
 800194a:	4861      	ldr	r0, [pc, #388]	; (8001ad0 <FlashMQTT_WriteRead+0x3f0>)
 800194c:	f008 fcce 	bl	800a2ec <memset>

	/* Read and pub month */
	g_gps_data.u8Month = g_read_buffer[17];
 8001950:	4b59      	ldr	r3, [pc, #356]	; (8001ab8 <FlashMQTT_WriteRead+0x3d8>)
 8001952:	7c5a      	ldrb	r2, [r3, #17]
 8001954:	4b59      	ldr	r3, [pc, #356]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 8001956:	745a      	strb	r2, [r3, #17]
	u16_to_String(g_buff_send_date, g_gps_data.u8Month);
 8001958:	4b58      	ldr	r3, [pc, #352]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 800195a:	7c5b      	ldrb	r3, [r3, #17]
 800195c:	b29b      	uxth	r3, r3
 800195e:	4619      	mov	r1, r3
 8001960:	485b      	ldr	r0, [pc, #364]	; (8001ad0 <FlashMQTT_WriteRead+0x3f0>)
 8001962:	f005 f875 	bl	8006a50 <u16_to_String>
	printf("month string %s\r\n", g_buff_send_date);
 8001966:	495a      	ldr	r1, [pc, #360]	; (8001ad0 <FlashMQTT_WriteRead+0x3f0>)
 8001968:	485b      	ldr	r0, [pc, #364]	; (8001ad8 <FlashMQTT_WriteRead+0x3f8>)
 800196a:	f009 f931 	bl	800abd0 <iprintf>
	MQTT_Publish(0, 0, 0, 1, (uint8_t*)"qn052289@gmail.com/topic1", strlen(g_buff_send_date), (uint8_t*)g_buff_send_date);
 800196e:	4858      	ldr	r0, [pc, #352]	; (8001ad0 <FlashMQTT_WriteRead+0x3f0>)
 8001970:	f7fe fc36 	bl	80001e0 <strlen>
 8001974:	4603      	mov	r3, r0
 8001976:	b2db      	uxtb	r3, r3
 8001978:	4a55      	ldr	r2, [pc, #340]	; (8001ad0 <FlashMQTT_WriteRead+0x3f0>)
 800197a:	9202      	str	r2, [sp, #8]
 800197c:	9301      	str	r3, [sp, #4]
 800197e:	4b52      	ldr	r3, [pc, #328]	; (8001ac8 <FlashMQTT_WriteRead+0x3e8>)
 8001980:	9300      	str	r3, [sp, #0]
 8001982:	2301      	movs	r3, #1
 8001984:	2200      	movs	r2, #0
 8001986:	2100      	movs	r1, #0
 8001988:	2000      	movs	r0, #0
 800198a:	f005 fbfd 	bl	8007188 <MQTT_Publish>
	memset(g_buff_send_date, '\0', 2);
 800198e:	2202      	movs	r2, #2
 8001990:	2100      	movs	r1, #0
 8001992:	484f      	ldr	r0, [pc, #316]	; (8001ad0 <FlashMQTT_WriteRead+0x3f0>)
 8001994:	f008 fcaa 	bl	800a2ec <memset>

	/* Read and pub year */
	g_gps_data.year_t.yearBytes[0] = g_read_buffer[18];
 8001998:	4b47      	ldr	r3, [pc, #284]	; (8001ab8 <FlashMQTT_WriteRead+0x3d8>)
 800199a:	7c9a      	ldrb	r2, [r3, #18]
 800199c:	4b47      	ldr	r3, [pc, #284]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 800199e:	749a      	strb	r2, [r3, #18]
	g_gps_data.year_t.yearBytes[1] = g_read_buffer[19];
 80019a0:	4b45      	ldr	r3, [pc, #276]	; (8001ab8 <FlashMQTT_WriteRead+0x3d8>)
 80019a2:	7cda      	ldrb	r2, [r3, #19]
 80019a4:	4b45      	ldr	r3, [pc, #276]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 80019a6:	74da      	strb	r2, [r3, #19]
	u16_to_String(g_buff_send_year, g_gps_data.year_t.u16YearRaw);
 80019a8:	4b44      	ldr	r3, [pc, #272]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 80019aa:	8a5b      	ldrh	r3, [r3, #18]
 80019ac:	4619      	mov	r1, r3
 80019ae:	484b      	ldr	r0, [pc, #300]	; (8001adc <FlashMQTT_WriteRead+0x3fc>)
 80019b0:	f005 f84e 	bl	8006a50 <u16_to_String>
	printf("Year string: %s\r\n",g_buff_send_year);
 80019b4:	4949      	ldr	r1, [pc, #292]	; (8001adc <FlashMQTT_WriteRead+0x3fc>)
 80019b6:	484a      	ldr	r0, [pc, #296]	; (8001ae0 <FlashMQTT_WriteRead+0x400>)
 80019b8:	f009 f90a 	bl	800abd0 <iprintf>
	MQTT_Publish(0, 0, 0, 1, (uint8_t*)"qn052289@gmail.com/topic1", strlen(g_buff_send_year), (uint8_t*)g_buff_send_year);
 80019bc:	4847      	ldr	r0, [pc, #284]	; (8001adc <FlashMQTT_WriteRead+0x3fc>)
 80019be:	f7fe fc0f 	bl	80001e0 <strlen>
 80019c2:	4603      	mov	r3, r0
 80019c4:	b2db      	uxtb	r3, r3
 80019c6:	4a45      	ldr	r2, [pc, #276]	; (8001adc <FlashMQTT_WriteRead+0x3fc>)
 80019c8:	9202      	str	r2, [sp, #8]
 80019ca:	9301      	str	r3, [sp, #4]
 80019cc:	4b3e      	ldr	r3, [pc, #248]	; (8001ac8 <FlashMQTT_WriteRead+0x3e8>)
 80019ce:	9300      	str	r3, [sp, #0]
 80019d0:	2301      	movs	r3, #1
 80019d2:	2200      	movs	r2, #0
 80019d4:	2100      	movs	r1, #0
 80019d6:	2000      	movs	r0, #0
 80019d8:	f005 fbd6 	bl	8007188 <MQTT_Publish>
	memset(g_buff_send_year, '\0', 2);
 80019dc:	2202      	movs	r2, #2
 80019de:	2100      	movs	r1, #0
 80019e0:	483e      	ldr	r0, [pc, #248]	; (8001adc <FlashMQTT_WriteRead+0x3fc>)
 80019e2:	f008 fc83 	bl	800a2ec <memset>

	/* Read and pub hour */
	g_gps_data.u8Hour = g_read_buffer[20];
 80019e6:	4b34      	ldr	r3, [pc, #208]	; (8001ab8 <FlashMQTT_WriteRead+0x3d8>)
 80019e8:	7d1a      	ldrb	r2, [r3, #20]
 80019ea:	4b34      	ldr	r3, [pc, #208]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 80019ec:	751a      	strb	r2, [r3, #20]
	u16_to_String(g_buff_send_time, g_gps_data.u8Hour);
 80019ee:	4b33      	ldr	r3, [pc, #204]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 80019f0:	7d1b      	ldrb	r3, [r3, #20]
 80019f2:	b29b      	uxth	r3, r3
 80019f4:	4619      	mov	r1, r3
 80019f6:	483b      	ldr	r0, [pc, #236]	; (8001ae4 <FlashMQTT_WriteRead+0x404>)
 80019f8:	f005 f82a 	bl	8006a50 <u16_to_String>
	MQTT_Publish(0, 0, 0, 1, (uint8_t*)"qn052289@gmail.com/topic1", strlen(g_buff_send_time), (uint8_t*)g_buff_send_time);
 80019fc:	4839      	ldr	r0, [pc, #228]	; (8001ae4 <FlashMQTT_WriteRead+0x404>)
 80019fe:	f7fe fbef 	bl	80001e0 <strlen>
 8001a02:	4603      	mov	r3, r0
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	4a37      	ldr	r2, [pc, #220]	; (8001ae4 <FlashMQTT_WriteRead+0x404>)
 8001a08:	9202      	str	r2, [sp, #8]
 8001a0a:	9301      	str	r3, [sp, #4]
 8001a0c:	4b2e      	ldr	r3, [pc, #184]	; (8001ac8 <FlashMQTT_WriteRead+0x3e8>)
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	2301      	movs	r3, #1
 8001a12:	2200      	movs	r2, #0
 8001a14:	2100      	movs	r1, #0
 8001a16:	2000      	movs	r0, #0
 8001a18:	f005 fbb6 	bl	8007188 <MQTT_Publish>
	memset(g_buff_send_time, '\0', 2);
 8001a1c:	2202      	movs	r2, #2
 8001a1e:	2100      	movs	r1, #0
 8001a20:	4830      	ldr	r0, [pc, #192]	; (8001ae4 <FlashMQTT_WriteRead+0x404>)
 8001a22:	f008 fc63 	bl	800a2ec <memset>

	/* Read and pub minute */
	g_gps_data.u8Minute = g_read_buffer[21];
 8001a26:	4b24      	ldr	r3, [pc, #144]	; (8001ab8 <FlashMQTT_WriteRead+0x3d8>)
 8001a28:	7d5a      	ldrb	r2, [r3, #21]
 8001a2a:	4b24      	ldr	r3, [pc, #144]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 8001a2c:	755a      	strb	r2, [r3, #21]
	u16_to_String(g_buff_send_time, g_gps_data.u8Minute);
 8001a2e:	4b23      	ldr	r3, [pc, #140]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 8001a30:	7d5b      	ldrb	r3, [r3, #21]
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	4619      	mov	r1, r3
 8001a36:	482b      	ldr	r0, [pc, #172]	; (8001ae4 <FlashMQTT_WriteRead+0x404>)
 8001a38:	f005 f80a 	bl	8006a50 <u16_to_String>
	MQTT_Publish(0, 0, 0, 1, (uint8_t*)"qn052289@gmail.com/topic1", strlen(g_buff_send_time), (uint8_t*)g_buff_send_time);
 8001a3c:	4829      	ldr	r0, [pc, #164]	; (8001ae4 <FlashMQTT_WriteRead+0x404>)
 8001a3e:	f7fe fbcf 	bl	80001e0 <strlen>
 8001a42:	4603      	mov	r3, r0
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	4a27      	ldr	r2, [pc, #156]	; (8001ae4 <FlashMQTT_WriteRead+0x404>)
 8001a48:	9202      	str	r2, [sp, #8]
 8001a4a:	9301      	str	r3, [sp, #4]
 8001a4c:	4b1e      	ldr	r3, [pc, #120]	; (8001ac8 <FlashMQTT_WriteRead+0x3e8>)
 8001a4e:	9300      	str	r3, [sp, #0]
 8001a50:	2301      	movs	r3, #1
 8001a52:	2200      	movs	r2, #0
 8001a54:	2100      	movs	r1, #0
 8001a56:	2000      	movs	r0, #0
 8001a58:	f005 fb96 	bl	8007188 <MQTT_Publish>
	memset(g_buff_send_time, '\0', 2);
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	2100      	movs	r1, #0
 8001a60:	4820      	ldr	r0, [pc, #128]	; (8001ae4 <FlashMQTT_WriteRead+0x404>)
 8001a62:	f008 fc43 	bl	800a2ec <memset>

	/* Read and pub second */
	g_gps_data.u8Second = g_read_buffer[22];
 8001a66:	4b14      	ldr	r3, [pc, #80]	; (8001ab8 <FlashMQTT_WriteRead+0x3d8>)
 8001a68:	7d9a      	ldrb	r2, [r3, #22]
 8001a6a:	4b14      	ldr	r3, [pc, #80]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 8001a6c:	759a      	strb	r2, [r3, #22]
	u16_to_String(g_buff_send_time, g_gps_data.u8Second);
 8001a6e:	4b13      	ldr	r3, [pc, #76]	; (8001abc <FlashMQTT_WriteRead+0x3dc>)
 8001a70:	7d9b      	ldrb	r3, [r3, #22]
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	4619      	mov	r1, r3
 8001a76:	481b      	ldr	r0, [pc, #108]	; (8001ae4 <FlashMQTT_WriteRead+0x404>)
 8001a78:	f004 ffea 	bl	8006a50 <u16_to_String>
	MQTT_Publish(0, 0, 0, 1, (uint8_t*)"qn052289@gmail.com/topic1", strlen(g_buff_send_time), (uint8_t*)g_buff_send_time);
 8001a7c:	4819      	ldr	r0, [pc, #100]	; (8001ae4 <FlashMQTT_WriteRead+0x404>)
 8001a7e:	f7fe fbaf 	bl	80001e0 <strlen>
 8001a82:	4603      	mov	r3, r0
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	4a17      	ldr	r2, [pc, #92]	; (8001ae4 <FlashMQTT_WriteRead+0x404>)
 8001a88:	9202      	str	r2, [sp, #8]
 8001a8a:	9301      	str	r3, [sp, #4]
 8001a8c:	4b0e      	ldr	r3, [pc, #56]	; (8001ac8 <FlashMQTT_WriteRead+0x3e8>)
 8001a8e:	9300      	str	r3, [sp, #0]
 8001a90:	2301      	movs	r3, #1
 8001a92:	2200      	movs	r2, #0
 8001a94:	2100      	movs	r1, #0
 8001a96:	2000      	movs	r0, #0
 8001a98:	f005 fb76 	bl	8007188 <MQTT_Publish>
	memset(g_buff_send_time, '\0', 2);
 8001a9c:	2202      	movs	r2, #2
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	4810      	ldr	r0, [pc, #64]	; (8001ae4 <FlashMQTT_WriteRead+0x404>)
 8001aa2:	f008 fc23 	bl	800a2ec <memset>

	/* Delay 500ms */
	HAL_Delay(500);
 8001aa6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001aaa:	f000 fc9d 	bl	80023e8 <HAL_Delay>
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000310 	.word	0x20000310
 8001abc:	20000410 	.word	0x20000410
 8001ac0:	20000428 	.word	0x20000428
 8001ac4:	0800ea08 	.word	0x0800ea08
 8001ac8:	0800e948 	.word	0x0800e948
 8001acc:	0800ea18 	.word	0x0800ea18
 8001ad0:	2000044c 	.word	0x2000044c
 8001ad4:	0800ea24 	.word	0x0800ea24
 8001ad8:	0800ea38 	.word	0x0800ea38
 8001adc:	20000448 	.word	0x20000448
 8001ae0:	0800ea4c 	.word	0x0800ea4c
 8001ae4:	20000450 	.word	0x20000450

08001ae8 <Wakeup_CallBack>:

static void Wakeup_CallBack(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0

	SystemClock_Config();
 8001aec:	f7ff fb98 	bl	8001220 <SystemClock_Config>

	printf("Wake up from sleep mode\r\n");
 8001af0:	4828      	ldr	r0, [pc, #160]	; (8001b94 <Wakeup_CallBack+0xac>)
 8001af2:	f009 f8f3 	bl	800acdc <puts>

	/* GPS enable */
	gps_power_EnOrDi(ENABLE);
 8001af6:	2001      	movs	r0, #1
 8001af8:	f008 faea 	bl	800a0d0 <gps_power_EnOrDi>

	/* LTE RX pin enable */
	softUART_ReInit();
 8001afc:	f7ff fdd2 	bl	80016a4 <softUART_ReInit>

	/* LTE enable */
	Enable_LTE();
 8001b00:	f005 f820 	bl	8006b44 <Enable_LTE>

	/* Wait until the LTE finishs initialization */
	HAL_Delay(15000);
 8001b04:	f643 2098 	movw	r0, #15000	; 0x3a98
 8001b08:	f000 fc6e 	bl	80023e8 <HAL_Delay>

	/* Config the MQTT */
	MQTT_Recv_Mode(0, 0, 1);
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	2100      	movs	r1, #0
 8001b10:	2000      	movs	r0, #0
 8001b12:	f005 f93f 	bl	8006d94 <MQTT_Recv_Mode>
	MQTT_Session(0, 0);
 8001b16:	2100      	movs	r1, #0
 8001b18:	2000      	movs	r0, #0
 8001b1a:	f005 f977 	bl	8006e0c <MQTT_Session>



	/*Connect with SSL*/
	MQTT_SSL_Mode(0, 1, 0);
 8001b1e:	2200      	movs	r2, #0
 8001b20:	2101      	movs	r1, #1
 8001b22:	2000      	movs	r0, #0
 8001b24:	f005 fbc4 	bl	80072b0 <MQTT_SSL_Mode>
	MQTT_SSL_Certificate(0);
 8001b28:	2000      	movs	r0, #0
 8001b2a:	f005 fbfd 	bl	8007328 <MQTT_SSL_Certificate>
	MQTT_SSL_Level(0, 0);
 8001b2e:	2100      	movs	r1, #0
 8001b30:	2000      	movs	r0, #0
 8001b32:	f005 fc69 	bl	8007408 <MQTT_SSL_Level>
	MQTT_SSL_Version(0, 4);
 8001b36:	2104      	movs	r1, #4
 8001b38:	2000      	movs	r0, #0
 8001b3a:	f005 fc9d 	bl	8007478 <MQTT_SSL_Version>
	MQTT_SSL_Ciphersuite(0, (uint8_t*)"0xFFFF");
 8001b3e:	4916      	ldr	r1, [pc, #88]	; (8001b98 <Wakeup_CallBack+0xb0>)
 8001b40:	2000      	movs	r0, #0
 8001b42:	f005 fcd1 	bl	80074e8 <MQTT_SSL_Ciphersuite>
	MQTT_SSL_Ignore(0, 1);
 8001b46:	2101      	movs	r1, #1
 8001b48:	2000      	movs	r0, #0
 8001b4a:	f005 fd03 	bl	8007554 <MQTT_SSL_Ignore>

	#if TEST_CONNECT == 1
		/* Check whether the mqtt server is connected or not. If not, reconnected! */
		if(MQTT_Check_Connect() != RESPONSE_OK)
 8001b4e:	f005 fad5 	bl	80070fc <MQTT_Check_Connect>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d005      	beq.n	8001b64 <Wakeup_CallBack+0x7c>
		{
			MQTT_Open_Connect();
 8001b58:	f7ff fa12 	bl	8000f80 <MQTT_Open_Connect>
			HAL_Delay(500);
 8001b5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b60:	f000 fc42 	bl	80023e8 <HAL_Delay>
		}
	#endif

	/* Print log */
	printf("!!!!MOTION DETECTED !!!!!\n\r");
 8001b64:	480d      	ldr	r0, [pc, #52]	; (8001b9c <Wakeup_CallBack+0xb4>)
 8001b66:	f009 f833 	bl	800abd0 <iprintf>

	/* Re Init SOFTUART */
	HAL_ResumeTick();
 8001b6a:	f000 fc71 	bl	8002450 <HAL_ResumeTick>

	/* Quectel initialization */
	Quectel_Init();
 8001b6e:	f007 fd61 	bl	8009634 <Quectel_Init>

	/* Re Init GPS UART */
	HAL_UART_Receive_IT(&huart2, (uint8_t*)g_rxBuffer, sizeof(g_rxBuffer));
 8001b72:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b76:	490a      	ldr	r1, [pc, #40]	; (8001ba0 <Wakeup_CallBack+0xb8>)
 8001b78:	480a      	ldr	r0, [pc, #40]	; (8001ba4 <Wakeup_CallBack+0xbc>)
 8001b7a:	f003 fe81 	bl	8005880 <HAL_UART_Receive_IT>

	/* Change 2 flags */
	g_bIsMotion = false;
 8001b7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ba8 <Wakeup_CallBack+0xc0>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	701a      	strb	r2, [r3, #0]
	g_bIsSetGPS = true;
 8001b84:	4b09      	ldr	r3, [pc, #36]	; (8001bac <Wakeup_CallBack+0xc4>)
 8001b86:	2201      	movs	r2, #1
 8001b88:	701a      	strb	r2, [r3, #0]
	g_bIsStop = false;
 8001b8a:	4b09      	ldr	r3, [pc, #36]	; (8001bb0 <Wakeup_CallBack+0xc8>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	701a      	strb	r2, [r3, #0]
}
 8001b90:	bf00      	nop
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	0800ea60 	.word	0x0800ea60
 8001b98:	0800e938 	.word	0x0800e938
 8001b9c:	0800ea7c 	.word	0x0800ea7c
 8001ba0:	20000830 	.word	0x20000830
 8001ba4:	20000dac 	.word	0x20000dac
 8001ba8:	20000206 	.word	0x20000206
 8001bac:	20000208 	.word	0x20000208
 8001bb0:	20000209 	.word	0x20000209

08001bb4 <Stop_Callback>:

static void Stop_Callback(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
	printf("MOTION NOT DETECTED YET !!\r\n");
 8001bb8:	480e      	ldr	r0, [pc, #56]	; (8001bf4 <Stop_Callback+0x40>)
 8001bba:	f009 f88f 	bl	800acdc <puts>

	/* Close a Network for MQTT Client */
	MQTT_Close(0);
 8001bbe:	2000      	movs	r0, #0
 8001bc0:	f005 f9ce 	bl	8006f60 <MQTT_Close>

	/* Disable GPS Module */
	gps_power_EnOrDi(DISABLE);
 8001bc4:	2000      	movs	r0, #0
 8001bc6:	f008 fa83 	bl	800a0d0 <gps_power_EnOrDi>

	/* DeInit the RX pin of UART */
	softUART_DeInit();
 8001bca:	f7ff fd5f 	bl	800168c <softUART_DeInit>

	/* Power off Module LTE */
	LTE_PWRCRL_OFF();
 8001bce:	f004 ff8b 	bl	8006ae8 <LTE_PWRCRL_OFF>

	/* LTE POWER SUPPY DISABLE */
	LTE_Disable();
 8001bd2:	f7ff fd3d 	bl	8001650 <LTE_Disable>

	/* Enter sleep mode */
	printf("Enter Stop Mode:\r\n");
 8001bd6:	4808      	ldr	r0, [pc, #32]	; (8001bf8 <Stop_Callback+0x44>)
 8001bd8:	f009 f880 	bl	800acdc <puts>

	g_bIsStop = true;
 8001bdc:	4b07      	ldr	r3, [pc, #28]	; (8001bfc <Stop_Callback+0x48>)
 8001bde:	2201      	movs	r2, #1
 8001be0:	701a      	strb	r2, [r3, #0]

	HAL_SuspendTick();
 8001be2:	f000 fc25 	bl	8002430 <HAL_SuspendTick>

	HAL_PWR_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFI);
 8001be6:	2101      	movs	r1, #1
 8001be8:	2000      	movs	r0, #0
 8001bea:	f002 f905 	bl	8003df8 <HAL_PWR_EnterSTOPMode>
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	0800ea98 	.word	0x0800ea98
 8001bf8:	0800eab4 	.word	0x0800eab4
 8001bfc:	20000209 	.word	0x20000209

08001c00 <LTE_Init>:

static void LTE_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
	memset(&g_test_L76, 0, sizeof(g_test_L76));
 8001c04:	2218      	movs	r2, #24
 8001c06:	2100      	movs	r1, #0
 8001c08:	4819      	ldr	r0, [pc, #100]	; (8001c70 <LTE_Init+0x70>)
 8001c0a:	f008 fb6f 	bl	800a2ec <memset>

	Enable_LTE();
 8001c0e:	f004 ff99 	bl	8006b44 <Enable_LTE>
	HAL_Delay(15000);
 8001c12:	f643 2098 	movw	r0, #15000	; 0x3a98
 8001c16:	f000 fbe7 	bl	80023e8 <HAL_Delay>
	printf("LTE Enabled!!\r\n");
 8001c1a:	4816      	ldr	r0, [pc, #88]	; (8001c74 <LTE_Init+0x74>)
 8001c1c:	f009 f85e 	bl	800acdc <puts>

	HAL_Delay(1000);
 8001c20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c24:	f000 fbe0 	bl	80023e8 <HAL_Delay>
	Trans_Data(&UartEmulHandle, (uint8_t*)"AT+GMI\r", 7);
 8001c28:	2207      	movs	r2, #7
 8001c2a:	4913      	ldr	r1, [pc, #76]	; (8001c78 <LTE_Init+0x78>)
 8001c2c:	4813      	ldr	r0, [pc, #76]	; (8001c7c <LTE_Init+0x7c>)
 8001c2e:	f005 fd15 	bl	800765c <Trans_Data>

	if (Recv_Response(&UartEmulHandle, 350) == RESPONSE_OK)
 8001c32:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8001c36:	4811      	ldr	r0, [pc, #68]	; (8001c7c <LTE_Init+0x7c>)
 8001c38:	f005 fdc4 	bl	80077c4 <Recv_Response>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d104      	bne.n	8001c4c <LTE_Init+0x4c>
	{
		Log_Info((uint8_t*)"RES_OK\n", 7);
 8001c42:	2107      	movs	r1, #7
 8001c44:	480e      	ldr	r0, [pc, #56]	; (8001c80 <LTE_Init+0x80>)
 8001c46:	f004 fc8d 	bl	8006564 <Log_Info>
 8001c4a:	e003      	b.n	8001c54 <LTE_Init+0x54>
	}
	else
	{
		  Log_Info((uint8_t*)"RES_ERR\n", 8);
 8001c4c:	2108      	movs	r1, #8
 8001c4e:	480d      	ldr	r0, [pc, #52]	; (8001c84 <LTE_Init+0x84>)
 8001c50:	f004 fc88 	bl	8006564 <Log_Info>
	}

	/*Check Baudrate of EC200*/
	Check_Baud_LTE();
 8001c54:	f004 ffda 	bl	8006c0c <Check_Baud_LTE>

	/*Check sim detect of EC200 and enable*/
	Enable_SIM();
 8001c58:	f004 ffbc 	bl	8006bd4 <Enable_SIM>

	/*Check CPIN of module LTE*/
	Check_CPIN_LTE();
 8001c5c:	f004 fffc 	bl	8006c58 <Check_CPIN_LTE>

	/*Select Text mode for SMS*/
	Select_Text_Mode();
 8001c60:	f005 f820 	bl	8006ca4 <Select_Text_Mode>

	/*Select ME Memory store sms*/
	Select_ME_Memory();
 8001c64:	f005 f846 	bl	8006cf4 <Select_ME_Memory>

	/*Delete ME Memory store sms*/
	Delete_Memory_SMS();
 8001c68:	f005 f86c 	bl	8006d44 <Delete_Memory_SMS>
}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	20000d80 	.word	0x20000d80
 8001c74:	0800eac8 	.word	0x0800eac8
 8001c78:	0800ead8 	.word	0x0800ead8
 8001c7c:	20000d4c 	.word	0x20000d4c
 8001c80:	0800eae0 	.word	0x0800eae0
 8001c84:	0800eae8 	.word	0x0800eae8

08001c88 <Flash_Init>:

static void Flash_Init(void)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	af00      	add	r7, sp, #0
	Log_Info((uint8_t*)"Inited Flash\n", 13);
 8001c8c:	210d      	movs	r1, #13
 8001c8e:	4804      	ldr	r0, [pc, #16]	; (8001ca0 <Flash_Init+0x18>)
 8001c90:	f004 fc68 	bl	8006564 <Log_Info>
	W25Q16_Init();
 8001c94:	f004 fd5e 	bl	8006754 <W25Q16_Init>
	W25Q16_Erase_Chip();
 8001c98:	f004 fdf6 	bl	8006888 <W25Q16_Erase_Chip>
}
 8001c9c:	bf00      	nop
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	0800eaf4 	.word	0x0800eaf4

08001ca4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
	...

08001cb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	607b      	str	r3, [r7, #4]
 8001cbe:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <HAL_MspInit+0x4c>)
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc2:	4a0f      	ldr	r2, [pc, #60]	; (8001d00 <HAL_MspInit+0x4c>)
 8001cc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001cca:	4b0d      	ldr	r3, [pc, #52]	; (8001d00 <HAL_MspInit+0x4c>)
 8001ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001cd2:	607b      	str	r3, [r7, #4]
 8001cd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	603b      	str	r3, [r7, #0]
 8001cda:	4b09      	ldr	r3, [pc, #36]	; (8001d00 <HAL_MspInit+0x4c>)
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	4a08      	ldr	r2, [pc, #32]	; (8001d00 <HAL_MspInit+0x4c>)
 8001ce0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ce4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce6:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <HAL_MspInit+0x4c>)
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cee:	603b      	str	r3, [r7, #0]
 8001cf0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	40023800 	.word	0x40023800

08001d04 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b08a      	sub	sp, #40	; 0x28
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a19      	ldr	r2, [pc, #100]	; (8001d88 <HAL_I2C_MspInit+0x84>)
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d12b      	bne.n	8001d7e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	613b      	str	r3, [r7, #16]
 8001d2a:	4b18      	ldr	r3, [pc, #96]	; (8001d8c <HAL_I2C_MspInit+0x88>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	4a17      	ldr	r2, [pc, #92]	; (8001d8c <HAL_I2C_MspInit+0x88>)
 8001d30:	f043 0302 	orr.w	r3, r3, #2
 8001d34:	6313      	str	r3, [r2, #48]	; 0x30
 8001d36:	4b15      	ldr	r3, [pc, #84]	; (8001d8c <HAL_I2C_MspInit+0x88>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	f003 0302 	and.w	r3, r3, #2
 8001d3e:	613b      	str	r3, [r7, #16]
 8001d40:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d42:	23c0      	movs	r3, #192	; 0xc0
 8001d44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d46:	2312      	movs	r3, #18
 8001d48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d52:	2304      	movs	r3, #4
 8001d54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d56:	f107 0314 	add.w	r3, r7, #20
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	480c      	ldr	r0, [pc, #48]	; (8001d90 <HAL_I2C_MspInit+0x8c>)
 8001d5e:	f000 fe1b 	bl	8002998 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	4b09      	ldr	r3, [pc, #36]	; (8001d8c <HAL_I2C_MspInit+0x88>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	4a08      	ldr	r2, [pc, #32]	; (8001d8c <HAL_I2C_MspInit+0x88>)
 8001d6c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d70:	6413      	str	r3, [r2, #64]	; 0x40
 8001d72:	4b06      	ldr	r3, [pc, #24]	; (8001d8c <HAL_I2C_MspInit+0x88>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001d7e:	bf00      	nop
 8001d80:	3728      	adds	r7, #40	; 0x28
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	40005400 	.word	0x40005400
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	40020400 	.word	0x40020400

08001d94 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b08a      	sub	sp, #40	; 0x28
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9c:	f107 0314 	add.w	r3, r7, #20
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
 8001da4:	605a      	str	r2, [r3, #4]
 8001da6:	609a      	str	r2, [r3, #8]
 8001da8:	60da      	str	r2, [r3, #12]
 8001daa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4a19      	ldr	r2, [pc, #100]	; (8001e18 <HAL_SPI_MspInit+0x84>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d12c      	bne.n	8001e10 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	613b      	str	r3, [r7, #16]
 8001dba:	4b18      	ldr	r3, [pc, #96]	; (8001e1c <HAL_SPI_MspInit+0x88>)
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbe:	4a17      	ldr	r2, [pc, #92]	; (8001e1c <HAL_SPI_MspInit+0x88>)
 8001dc0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001dc6:	4b15      	ldr	r3, [pc, #84]	; (8001e1c <HAL_SPI_MspInit+0x88>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dce:	613b      	str	r3, [r7, #16]
 8001dd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <HAL_SPI_MspInit+0x88>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dda:	4a10      	ldr	r2, [pc, #64]	; (8001e1c <HAL_SPI_MspInit+0x88>)
 8001ddc:	f043 0302 	orr.w	r3, r3, #2
 8001de0:	6313      	str	r3, [r2, #48]	; 0x30
 8001de2:	4b0e      	ldr	r3, [pc, #56]	; (8001e1c <HAL_SPI_MspInit+0x88>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001dee:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001df2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df4:	2302      	movs	r3, #2
 8001df6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e00:	2305      	movs	r3, #5
 8001e02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	4619      	mov	r1, r3
 8001e0a:	4805      	ldr	r0, [pc, #20]	; (8001e20 <HAL_SPI_MspInit+0x8c>)
 8001e0c:	f000 fdc4 	bl	8002998 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001e10:	bf00      	nop
 8001e12:	3728      	adds	r7, #40	; 0x28
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	40003800 	.word	0x40003800
 8001e1c:	40023800 	.word	0x40023800
 8001e20:	40020400 	.word	0x40020400

08001e24 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a0b      	ldr	r2, [pc, #44]	; (8001e60 <HAL_TIM_Base_MspInit+0x3c>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d10d      	bne.n	8001e52 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <HAL_TIM_Base_MspInit+0x40>)
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3e:	4a09      	ldr	r2, [pc, #36]	; (8001e64 <HAL_TIM_Base_MspInit+0x40>)
 8001e40:	f043 0302 	orr.w	r3, r3, #2
 8001e44:	6413      	str	r3, [r2, #64]	; 0x40
 8001e46:	4b07      	ldr	r3, [pc, #28]	; (8001e64 <HAL_TIM_Base_MspInit+0x40>)
 8001e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	60fb      	str	r3, [r7, #12]
 8001e50:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001e52:	bf00      	nop
 8001e54:	3714      	adds	r7, #20
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr
 8001e5e:	bf00      	nop
 8001e60:	40000400 	.word	0x40000400
 8001e64:	40023800 	.word	0x40023800

08001e68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b08c      	sub	sp, #48	; 0x30
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 031c 	add.w	r3, r7, #28
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a36      	ldr	r2, [pc, #216]	; (8001f60 <HAL_UART_MspInit+0xf8>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d12d      	bne.n	8001ee6 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	61bb      	str	r3, [r7, #24]
 8001e8e:	4b35      	ldr	r3, [pc, #212]	; (8001f64 <HAL_UART_MspInit+0xfc>)
 8001e90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e92:	4a34      	ldr	r2, [pc, #208]	; (8001f64 <HAL_UART_MspInit+0xfc>)
 8001e94:	f043 0310 	orr.w	r3, r3, #16
 8001e98:	6453      	str	r3, [r2, #68]	; 0x44
 8001e9a:	4b32      	ldr	r3, [pc, #200]	; (8001f64 <HAL_UART_MspInit+0xfc>)
 8001e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9e:	f003 0310 	and.w	r3, r3, #16
 8001ea2:	61bb      	str	r3, [r7, #24]
 8001ea4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	617b      	str	r3, [r7, #20]
 8001eaa:	4b2e      	ldr	r3, [pc, #184]	; (8001f64 <HAL_UART_MspInit+0xfc>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eae:	4a2d      	ldr	r2, [pc, #180]	; (8001f64 <HAL_UART_MspInit+0xfc>)
 8001eb0:	f043 0301 	orr.w	r3, r3, #1
 8001eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001eb6:	4b2b      	ldr	r3, [pc, #172]	; (8001f64 <HAL_UART_MspInit+0xfc>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	f003 0301 	and.w	r3, r3, #1
 8001ebe:	617b      	str	r3, [r7, #20]
 8001ec0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001ec2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ed4:	2307      	movs	r3, #7
 8001ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed8:	f107 031c 	add.w	r3, r7, #28
 8001edc:	4619      	mov	r1, r3
 8001ede:	4822      	ldr	r0, [pc, #136]	; (8001f68 <HAL_UART_MspInit+0x100>)
 8001ee0:	f000 fd5a 	bl	8002998 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ee4:	e038      	b.n	8001f58 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a20      	ldr	r2, [pc, #128]	; (8001f6c <HAL_UART_MspInit+0x104>)
 8001eec:	4293      	cmp	r3, r2
 8001eee:	d133      	bne.n	8001f58 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	613b      	str	r3, [r7, #16]
 8001ef4:	4b1b      	ldr	r3, [pc, #108]	; (8001f64 <HAL_UART_MspInit+0xfc>)
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef8:	4a1a      	ldr	r2, [pc, #104]	; (8001f64 <HAL_UART_MspInit+0xfc>)
 8001efa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001efe:	6413      	str	r3, [r2, #64]	; 0x40
 8001f00:	4b18      	ldr	r3, [pc, #96]	; (8001f64 <HAL_UART_MspInit+0xfc>)
 8001f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f08:	613b      	str	r3, [r7, #16]
 8001f0a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	4b14      	ldr	r3, [pc, #80]	; (8001f64 <HAL_UART_MspInit+0xfc>)
 8001f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f14:	4a13      	ldr	r2, [pc, #76]	; (8001f64 <HAL_UART_MspInit+0xfc>)
 8001f16:	f043 0301 	orr.w	r3, r3, #1
 8001f1a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1c:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <HAL_UART_MspInit+0xfc>)
 8001f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f28:	230c      	movs	r3, #12
 8001f2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f34:	2303      	movs	r3, #3
 8001f36:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f38:	2307      	movs	r3, #7
 8001f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3c:	f107 031c 	add.w	r3, r7, #28
 8001f40:	4619      	mov	r1, r3
 8001f42:	4809      	ldr	r0, [pc, #36]	; (8001f68 <HAL_UART_MspInit+0x100>)
 8001f44:	f000 fd28 	bl	8002998 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	2100      	movs	r1, #0
 8001f4c:	2026      	movs	r0, #38	; 0x26
 8001f4e:	f000 fb6a 	bl	8002626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f52:	2026      	movs	r0, #38	; 0x26
 8001f54:	f000 fb83 	bl	800265e <HAL_NVIC_EnableIRQ>
}
 8001f58:	bf00      	nop
 8001f5a:	3730      	adds	r7, #48	; 0x30
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	40011000 	.word	0x40011000
 8001f64:	40023800 	.word	0x40023800
 8001f68:	40020000 	.word	0x40020000
 8001f6c:	40004400 	.word	0x40004400

08001f70 <HAL_UART_Emul_MspInit>:
 *           - Pin Tx and Rx
  * @param  htim: UART Emulation handle pointer
  * @retval None
  */
void HAL_UART_Emul_MspInit(UART_Emul_HandleTypeDef *huart)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b08c      	sub	sp, #48	; 0x30
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStruct;

  /*##-1- Enable peripherals and GPIO Clocks #######################*/
  /* Enable clock for UART Emul */
  __UART_EMUL_CLK_ENABLE();
 8001f78:	2300      	movs	r3, #0
 8001f7a:	61bb      	str	r3, [r7, #24]
 8001f7c:	4b34      	ldr	r3, [pc, #208]	; (8002050 <HAL_UART_Emul_MspInit+0xe0>)
 8001f7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f80:	4a33      	ldr	r2, [pc, #204]	; (8002050 <HAL_UART_Emul_MspInit+0xe0>)
 8001f82:	f043 0301 	orr.w	r3, r3, #1
 8001f86:	6453      	str	r3, [r2, #68]	; 0x44
 8001f88:	4b31      	ldr	r3, [pc, #196]	; (8002050 <HAL_UART_Emul_MspInit+0xe0>)
 8001f8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	61bb      	str	r3, [r7, #24]
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]
 8001f98:	4b2d      	ldr	r3, [pc, #180]	; (8002050 <HAL_UART_Emul_MspInit+0xe0>)
 8001f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9c:	4a2c      	ldr	r2, [pc, #176]	; (8002050 <HAL_UART_Emul_MspInit+0xe0>)
 8001f9e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fa2:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa4:	4b2a      	ldr	r3, [pc, #168]	; (8002050 <HAL_UART_Emul_MspInit+0xe0>)
 8001fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	697b      	ldr	r3, [r7, #20]

  /* Enable GPIO TX/RX clock */
  UART_EMUL_TX_GPIO_CLK_ENABLE();
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	613b      	str	r3, [r7, #16]
 8001fb4:	4b26      	ldr	r3, [pc, #152]	; (8002050 <HAL_UART_Emul_MspInit+0xe0>)
 8001fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb8:	4a25      	ldr	r2, [pc, #148]	; (8002050 <HAL_UART_Emul_MspInit+0xe0>)
 8001fba:	f043 0301 	orr.w	r3, r3, #1
 8001fbe:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc0:	4b23      	ldr	r3, [pc, #140]	; (8002050 <HAL_UART_Emul_MspInit+0xe0>)
 8001fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc4:	f003 0301 	and.w	r3, r3, #1
 8001fc8:	613b      	str	r3, [r7, #16]
 8001fca:	693b      	ldr	r3, [r7, #16]
  UART_EMUL_RX_GPIO_CLK_ENABLE();
 8001fcc:	2300      	movs	r3, #0
 8001fce:	60fb      	str	r3, [r7, #12]
 8001fd0:	4b1f      	ldr	r3, [pc, #124]	; (8002050 <HAL_UART_Emul_MspInit+0xe0>)
 8001fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd4:	4a1e      	ldr	r2, [pc, #120]	; (8002050 <HAL_UART_Emul_MspInit+0xe0>)
 8001fd6:	f043 0301 	orr.w	r3, r3, #1
 8001fda:	6313      	str	r3, [r2, #48]	; 0x30
 8001fdc:	4b1c      	ldr	r3, [pc, #112]	; (8002050 <HAL_UART_Emul_MspInit+0xe0>)
 8001fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe0:	f003 0301 	and.w	r3, r3, #1
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	68fb      	ldr	r3, [r7, #12]

  /* Initialize UART Emulation port name */
  UartEmulHandle.TxPortName = UART_EMUL_TX_PORT;
 8001fe8:	4b1a      	ldr	r3, [pc, #104]	; (8002054 <HAL_UART_Emul_MspInit+0xe4>)
 8001fea:	4a1b      	ldr	r2, [pc, #108]	; (8002058 <HAL_UART_Emul_MspInit+0xe8>)
 8001fec:	629a      	str	r2, [r3, #40]	; 0x28
  UartEmulHandle.RxPortName = UART_EMUL_RX_PORT;
 8001fee:	4b19      	ldr	r3, [pc, #100]	; (8002054 <HAL_UART_Emul_MspInit+0xe4>)
 8001ff0:	4a19      	ldr	r2, [pc, #100]	; (8002058 <HAL_UART_Emul_MspInit+0xe8>)
 8001ff2:	625a      	str	r2, [r3, #36]	; 0x24

  /*Initialize UART Emulation pin number for Tx */
  UartEmulHandle.Init.RxPinNumber = UART_EMUL_RX_PIN;
 8001ff4:	4b17      	ldr	r3, [pc, #92]	; (8002054 <HAL_UART_Emul_MspInit+0xe4>)
 8001ff6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001ffa:	821a      	strh	r2, [r3, #16]
  UartEmulHandle.Init.TxPinNumber = UART_EMUL_TX_PIN;
 8001ffc:	4b15      	ldr	r3, [pc, #84]	; (8002054 <HAL_UART_Emul_MspInit+0xe4>)
 8001ffe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002002:	825a      	strh	r2, [r3, #18]

  /* Configure GPIOE for UART Emulation Tx */
  GPIO_InitStruct.Pin    = UART_EMUL_TX_PIN;
 8002004:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002008:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 800200a:	2301      	movs	r3, #1
 800200c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 800200e:	2300      	movs	r3, #0
 8002010:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed  = GPIO_SPEED_HIGH;
 8002012:	2303      	movs	r3, #3
 8002014:	62bb      	str	r3, [r7, #40]	; 0x28

  HAL_GPIO_Init(UART_EMUL_TX_PORT, &GPIO_InitStruct);
 8002016:	f107 031c 	add.w	r3, r7, #28
 800201a:	4619      	mov	r1, r3
 800201c:	480e      	ldr	r0, [pc, #56]	; (8002058 <HAL_UART_Emul_MspInit+0xe8>)
 800201e:	f000 fcbb 	bl	8002998 <HAL_GPIO_Init>

  /* Configure GPIOC for UART Emulation Rx */
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002022:	4b0e      	ldr	r3, [pc, #56]	; (800205c <HAL_UART_Emul_MspInit+0xec>)
 8002024:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pin  = UART_EMUL_RX_PIN;
 8002026:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800202a:	61fb      	str	r3, [r7, #28]

  HAL_GPIO_Init(UART_EMUL_RX_PORT, &GPIO_InitStruct);
 800202c:	f107 031c 	add.w	r3, r7, #28
 8002030:	4619      	mov	r1, r3
 8002032:	4809      	ldr	r0, [pc, #36]	; (8002058 <HAL_UART_Emul_MspInit+0xe8>)
 8002034:	f000 fcb0 	bl	8002998 <HAL_GPIO_Init>

  /*##-2- Enable NVIC for line Rx  #################################*/
  /* Enable and set EXTI Line Interrupt to the highest priority */
  HAL_NVIC_SetPriority(UART_EMUL_EXTI_IRQ, 0, 0);
 8002038:	2200      	movs	r2, #0
 800203a:	2100      	movs	r1, #0
 800203c:	2028      	movs	r0, #40	; 0x28
 800203e:	f000 faf2 	bl	8002626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(UART_EMUL_EXTI_IRQ);
 8002042:	2028      	movs	r0, #40	; 0x28
 8002044:	f000 fb0b 	bl	800265e <HAL_NVIC_EnableIRQ>
}
 8002048:	bf00      	nop
 800204a:	3730      	adds	r7, #48	; 0x30
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40023800 	.word	0x40023800
 8002054:	20000d4c 	.word	0x20000d4c
 8002058:	40020000 	.word	0x40020000
 800205c:	10210000 	.word	0x10210000

08002060 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002060:	b480      	push	{r7}
 8002062:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002064:	bf00      	nop
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr

0800206e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800206e:	b480      	push	{r7}
 8002070:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002072:	e7fe      	b.n	8002072 <HardFault_Handler+0x4>

08002074 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002078:	e7fe      	b.n	8002078 <MemManage_Handler+0x4>

0800207a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800207a:	b480      	push	{r7}
 800207c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800207e:	e7fe      	b.n	800207e <BusFault_Handler+0x4>

08002080 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002084:	e7fe      	b.n	8002084 <UsageFault_Handler+0x4>

08002086 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002086:	b480      	push	{r7}
 8002088:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800208a:	bf00      	nop
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002098:	bf00      	nop
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr

080020a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020a2:	b480      	push	{r7}
 80020a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020a6:	bf00      	nop
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80020b4:	f000 f978 	bl	80023a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80020b8:	bf00      	nop
 80020ba:	bd80      	pop	{r7, pc}

080020bc <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80020c0:	2001      	movs	r0, #1
 80020c2:	f000 feeb 	bl	8002e9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */
  printf("MOTION DETECTED !!\r\n");
 80020c6:	4802      	ldr	r0, [pc, #8]	; (80020d0 <EXTI0_IRQHandler+0x14>)
 80020c8:	f008 fe08 	bl	800acdc <puts>
  /* USER CODE END EXTI0_IRQn 1 */
}
 80020cc:	bf00      	nop
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	0800eb04 	.word	0x0800eb04

080020d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80020d8:	4802      	ldr	r0, [pc, #8]	; (80020e4 <USART2_IRQHandler+0x10>)
 80020da:	f003 fc27 	bl	800592c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000dac 	.word	0x20000dac

080020e8 <EXTI15_10_IRQHandler>:
* @brief  This function handles EXTI interrupt Rx Line.
* @param  None
* @retval None
*/
void UART_EMUL_EXTI_IRQHandler (void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(UART_EMUL_RX_PIN);
 80020ec:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80020f0:	f000 fed4 	bl	8002e9c <HAL_GPIO_EXTI_IRQHandler>
  //printf("Detected SOFTUART!!!\r\n");
}
 80020f4:	bf00      	nop
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
	return 1;
 80020fc:	2301      	movs	r3, #1
}
 80020fe:	4618      	mov	r0, r3
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <_kill>:

int _kill(int pid, int sig)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002112:	f008 f8c1 	bl	800a298 <__errno>
 8002116:	4603      	mov	r3, r0
 8002118:	2216      	movs	r2, #22
 800211a:	601a      	str	r2, [r3, #0]
	return -1;
 800211c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002120:	4618      	mov	r0, r3
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}

08002128 <_exit>:

void _exit (int status)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002130:	f04f 31ff 	mov.w	r1, #4294967295
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f7ff ffe7 	bl	8002108 <_kill>
	while (1) {}		/* Make sure we hang here */
 800213a:	e7fe      	b.n	800213a <_exit+0x12>

0800213c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b086      	sub	sp, #24
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002148:	2300      	movs	r3, #0
 800214a:	617b      	str	r3, [r7, #20]
 800214c:	e00a      	b.n	8002164 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800214e:	f3af 8000 	nop.w
 8002152:	4601      	mov	r1, r0
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	1c5a      	adds	r2, r3, #1
 8002158:	60ba      	str	r2, [r7, #8]
 800215a:	b2ca      	uxtb	r2, r1
 800215c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	3301      	adds	r3, #1
 8002162:	617b      	str	r3, [r7, #20]
 8002164:	697a      	ldr	r2, [r7, #20]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	429a      	cmp	r2, r3
 800216a:	dbf0      	blt.n	800214e <_read+0x12>
	}

return len;
 800216c:	687b      	ldr	r3, [r7, #4]
}
 800216e:	4618      	mov	r0, r3
 8002170:	3718      	adds	r7, #24
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b086      	sub	sp, #24
 800217a:	af00      	add	r7, sp, #0
 800217c:	60f8      	str	r0, [r7, #12]
 800217e:	60b9      	str	r1, [r7, #8]
 8002180:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002182:	2300      	movs	r3, #0
 8002184:	617b      	str	r3, [r7, #20]
 8002186:	e009      	b.n	800219c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	1c5a      	adds	r2, r3, #1
 800218c:	60ba      	str	r2, [r7, #8]
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	4618      	mov	r0, r3
 8002192:	f7fe fee3 	bl	8000f5c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	3301      	adds	r3, #1
 800219a:	617b      	str	r3, [r7, #20]
 800219c:	697a      	ldr	r2, [r7, #20]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	dbf1      	blt.n	8002188 <_write+0x12>
	}
	return len;
 80021a4:	687b      	ldr	r3, [r7, #4]
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	3718      	adds	r7, #24
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd80      	pop	{r7, pc}

080021ae <_close>:

int _close(int file)
{
 80021ae:	b480      	push	{r7}
 80021b0:	b083      	sub	sp, #12
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
	return -1;
 80021b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr

080021c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021c6:	b480      	push	{r7}
 80021c8:	b083      	sub	sp, #12
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
 80021ce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021d6:	605a      	str	r2, [r3, #4]
	return 0;
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <_isatty>:

int _isatty(int file)
{
 80021e6:	b480      	push	{r7}
 80021e8:	b083      	sub	sp, #12
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
	return 1;
 80021ee:	2301      	movs	r3, #1
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	370c      	adds	r7, #12
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr

080021fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b085      	sub	sp, #20
 8002200:	af00      	add	r7, sp, #0
 8002202:	60f8      	str	r0, [r7, #12]
 8002204:	60b9      	str	r1, [r7, #8]
 8002206:	607a      	str	r2, [r7, #4]
	return 0;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	3714      	adds	r7, #20
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
	...

08002218 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b086      	sub	sp, #24
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002220:	4a14      	ldr	r2, [pc, #80]	; (8002274 <_sbrk+0x5c>)
 8002222:	4b15      	ldr	r3, [pc, #84]	; (8002278 <_sbrk+0x60>)
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800222c:	4b13      	ldr	r3, [pc, #76]	; (800227c <_sbrk+0x64>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d102      	bne.n	800223a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002234:	4b11      	ldr	r3, [pc, #68]	; (800227c <_sbrk+0x64>)
 8002236:	4a12      	ldr	r2, [pc, #72]	; (8002280 <_sbrk+0x68>)
 8002238:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800223a:	4b10      	ldr	r3, [pc, #64]	; (800227c <_sbrk+0x64>)
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4413      	add	r3, r2
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	429a      	cmp	r2, r3
 8002246:	d207      	bcs.n	8002258 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002248:	f008 f826 	bl	800a298 <__errno>
 800224c:	4603      	mov	r3, r0
 800224e:	220c      	movs	r2, #12
 8002250:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002252:	f04f 33ff 	mov.w	r3, #4294967295
 8002256:	e009      	b.n	800226c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002258:	4b08      	ldr	r3, [pc, #32]	; (800227c <_sbrk+0x64>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800225e:	4b07      	ldr	r3, [pc, #28]	; (800227c <_sbrk+0x64>)
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4413      	add	r3, r2
 8002266:	4a05      	ldr	r2, [pc, #20]	; (800227c <_sbrk+0x64>)
 8002268:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800226a:	68fb      	ldr	r3, [r7, #12]
}
 800226c:	4618      	mov	r0, r3
 800226e:	3718      	adds	r7, #24
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	20010000 	.word	0x20010000
 8002278:	00000400 	.word	0x00000400
 800227c:	20000660 	.word	0x20000660
 8002280:	20000e20 	.word	0x20000e20

08002284 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002288:	4b08      	ldr	r3, [pc, #32]	; (80022ac <SystemInit+0x28>)
 800228a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800228e:	4a07      	ldr	r2, [pc, #28]	; (80022ac <SystemInit+0x28>)
 8002290:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002294:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002298:	4b04      	ldr	r3, [pc, #16]	; (80022ac <SystemInit+0x28>)
 800229a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800229e:	609a      	str	r2, [r3, #8]
#endif
}
 80022a0:	bf00      	nop
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80022b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80022e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80022b4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80022b6:	e003      	b.n	80022c0 <LoopCopyDataInit>

080022b8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80022b8:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80022ba:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80022bc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80022be:	3104      	adds	r1, #4

080022c0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80022c0:	480b      	ldr	r0, [pc, #44]	; (80022f0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80022c2:	4b0c      	ldr	r3, [pc, #48]	; (80022f4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80022c4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80022c6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80022c8:	d3f6      	bcc.n	80022b8 <CopyDataInit>
  ldr  r2, =_sbss
 80022ca:	4a0b      	ldr	r2, [pc, #44]	; (80022f8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80022cc:	e002      	b.n	80022d4 <LoopFillZerobss>

080022ce <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80022ce:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80022d0:	f842 3b04 	str.w	r3, [r2], #4

080022d4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80022d4:	4b09      	ldr	r3, [pc, #36]	; (80022fc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80022d6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80022d8:	d3f9      	bcc.n	80022ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80022da:	f7ff ffd3 	bl	8002284 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022de:	f007 ffe1 	bl	800a2a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022e2:	f7fe fe99 	bl	8001018 <main>
  bx  lr    
 80022e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80022e8:	20010000 	.word	0x20010000
  ldr  r3, =_sidata
 80022ec:	0800f784 	.word	0x0800f784
  ldr  r0, =_sdata
 80022f0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80022f4:	200001e8 	.word	0x200001e8
  ldr  r2, =_sbss
 80022f8:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 80022fc:	20000e1c 	.word	0x20000e1c

08002300 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002300:	e7fe      	b.n	8002300 <ADC_IRQHandler>
	...

08002304 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002308:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <HAL_Init+0x40>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	4a0d      	ldr	r2, [pc, #52]	; (8002344 <HAL_Init+0x40>)
 800230e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002312:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002314:	4b0b      	ldr	r3, [pc, #44]	; (8002344 <HAL_Init+0x40>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0a      	ldr	r2, [pc, #40]	; (8002344 <HAL_Init+0x40>)
 800231a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800231e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002320:	4b08      	ldr	r3, [pc, #32]	; (8002344 <HAL_Init+0x40>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a07      	ldr	r2, [pc, #28]	; (8002344 <HAL_Init+0x40>)
 8002326:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800232a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800232c:	2003      	movs	r0, #3
 800232e:	f000 f96f 	bl	8002610 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002332:	2000      	movs	r0, #0
 8002334:	f000 f808 	bl	8002348 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002338:	f7ff fcbc 	bl	8001cb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800233c:	2300      	movs	r3, #0
}
 800233e:	4618      	mov	r0, r3
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	40023c00 	.word	0x40023c00

08002348 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002350:	4b12      	ldr	r3, [pc, #72]	; (800239c <HAL_InitTick+0x54>)
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	4b12      	ldr	r3, [pc, #72]	; (80023a0 <HAL_InitTick+0x58>)
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	4619      	mov	r1, r3
 800235a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800235e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002362:	fbb2 f3f3 	udiv	r3, r2, r3
 8002366:	4618      	mov	r0, r3
 8002368:	f000 f987 	bl	800267a <HAL_SYSTICK_Config>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e00e      	b.n	8002394 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b0f      	cmp	r3, #15
 800237a:	d80a      	bhi.n	8002392 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800237c:	2200      	movs	r2, #0
 800237e:	6879      	ldr	r1, [r7, #4]
 8002380:	f04f 30ff 	mov.w	r0, #4294967295
 8002384:	f000 f94f 	bl	8002626 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002388:	4a06      	ldr	r2, [pc, #24]	; (80023a4 <HAL_InitTick+0x5c>)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800238e:	2300      	movs	r3, #0
 8002390:	e000      	b.n	8002394 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
}
 8002394:	4618      	mov	r0, r3
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000008 	.word	0x20000008
 80023a0:	20000010 	.word	0x20000010
 80023a4:	2000000c 	.word	0x2000000c

080023a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023ac:	4b06      	ldr	r3, [pc, #24]	; (80023c8 <HAL_IncTick+0x20>)
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	461a      	mov	r2, r3
 80023b2:	4b06      	ldr	r3, [pc, #24]	; (80023cc <HAL_IncTick+0x24>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4413      	add	r3, r2
 80023b8:	4a04      	ldr	r2, [pc, #16]	; (80023cc <HAL_IncTick+0x24>)
 80023ba:	6013      	str	r3, [r2, #0]
}
 80023bc:	bf00      	nop
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
 80023c6:	bf00      	nop
 80023c8:	20000010 	.word	0x20000010
 80023cc:	20000dec 	.word	0x20000dec

080023d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0
  return uwTick;
 80023d4:	4b03      	ldr	r3, [pc, #12]	; (80023e4 <HAL_GetTick+0x14>)
 80023d6:	681b      	ldr	r3, [r3, #0]
}
 80023d8:	4618      	mov	r0, r3
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	20000dec 	.word	0x20000dec

080023e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023f0:	f7ff ffee 	bl	80023d0 <HAL_GetTick>
 80023f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002400:	d005      	beq.n	800240e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002402:	4b0a      	ldr	r3, [pc, #40]	; (800242c <HAL_Delay+0x44>)
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	461a      	mov	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	4413      	add	r3, r2
 800240c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800240e:	bf00      	nop
 8002410:	f7ff ffde 	bl	80023d0 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	68fa      	ldr	r2, [r7, #12]
 800241c:	429a      	cmp	r2, r3
 800241e:	d8f7      	bhi.n	8002410 <HAL_Delay+0x28>
  {
  }
}
 8002420:	bf00      	nop
 8002422:	bf00      	nop
 8002424:	3710      	adds	r7, #16
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	20000010 	.word	0x20000010

08002430 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8002434:	4b05      	ldr	r3, [pc, #20]	; (800244c <HAL_SuspendTick+0x1c>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a04      	ldr	r2, [pc, #16]	; (800244c <HAL_SuspendTick+0x1c>)
 800243a:	f023 0302 	bic.w	r3, r3, #2
 800243e:	6013      	str	r3, [r2, #0]
}
 8002440:	bf00      	nop
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	e000e010 	.word	0xe000e010

08002450 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8002454:	4b05      	ldr	r3, [pc, #20]	; (800246c <HAL_ResumeTick+0x1c>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a04      	ldr	r2, [pc, #16]	; (800246c <HAL_ResumeTick+0x1c>)
 800245a:	f043 0302 	orr.w	r3, r3, #2
 800245e:	6013      	str	r3, [r2, #0]
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	e000e010 	.word	0xe000e010

08002470 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f003 0307 	and.w	r3, r3, #7
 800247e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002480:	4b0c      	ldr	r3, [pc, #48]	; (80024b4 <__NVIC_SetPriorityGrouping+0x44>)
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002486:	68ba      	ldr	r2, [r7, #8]
 8002488:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800248c:	4013      	ands	r3, r2
 800248e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002498:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800249c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024a2:	4a04      	ldr	r2, [pc, #16]	; (80024b4 <__NVIC_SetPriorityGrouping+0x44>)
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	60d3      	str	r3, [r2, #12]
}
 80024a8:	bf00      	nop
 80024aa:	3714      	adds	r7, #20
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	e000ed00 	.word	0xe000ed00

080024b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024bc:	4b04      	ldr	r3, [pc, #16]	; (80024d0 <__NVIC_GetPriorityGrouping+0x18>)
 80024be:	68db      	ldr	r3, [r3, #12]
 80024c0:	0a1b      	lsrs	r3, r3, #8
 80024c2:	f003 0307 	and.w	r3, r3, #7
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	e000ed00 	.word	0xe000ed00

080024d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	4603      	mov	r3, r0
 80024dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	db0b      	blt.n	80024fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024e6:	79fb      	ldrb	r3, [r7, #7]
 80024e8:	f003 021f 	and.w	r2, r3, #31
 80024ec:	4907      	ldr	r1, [pc, #28]	; (800250c <__NVIC_EnableIRQ+0x38>)
 80024ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f2:	095b      	lsrs	r3, r3, #5
 80024f4:	2001      	movs	r0, #1
 80024f6:	fa00 f202 	lsl.w	r2, r0, r2
 80024fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024fe:	bf00      	nop
 8002500:	370c      	adds	r7, #12
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	e000e100 	.word	0xe000e100

08002510 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	4603      	mov	r3, r0
 8002518:	6039      	str	r1, [r7, #0]
 800251a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800251c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002520:	2b00      	cmp	r3, #0
 8002522:	db0a      	blt.n	800253a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	b2da      	uxtb	r2, r3
 8002528:	490c      	ldr	r1, [pc, #48]	; (800255c <__NVIC_SetPriority+0x4c>)
 800252a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252e:	0112      	lsls	r2, r2, #4
 8002530:	b2d2      	uxtb	r2, r2
 8002532:	440b      	add	r3, r1
 8002534:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002538:	e00a      	b.n	8002550 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	b2da      	uxtb	r2, r3
 800253e:	4908      	ldr	r1, [pc, #32]	; (8002560 <__NVIC_SetPriority+0x50>)
 8002540:	79fb      	ldrb	r3, [r7, #7]
 8002542:	f003 030f 	and.w	r3, r3, #15
 8002546:	3b04      	subs	r3, #4
 8002548:	0112      	lsls	r2, r2, #4
 800254a:	b2d2      	uxtb	r2, r2
 800254c:	440b      	add	r3, r1
 800254e:	761a      	strb	r2, [r3, #24]
}
 8002550:	bf00      	nop
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255a:	4770      	bx	lr
 800255c:	e000e100 	.word	0xe000e100
 8002560:	e000ed00 	.word	0xe000ed00

08002564 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002564:	b480      	push	{r7}
 8002566:	b089      	sub	sp, #36	; 0x24
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002578:	69fb      	ldr	r3, [r7, #28]
 800257a:	f1c3 0307 	rsb	r3, r3, #7
 800257e:	2b04      	cmp	r3, #4
 8002580:	bf28      	it	cs
 8002582:	2304      	movcs	r3, #4
 8002584:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002586:	69fb      	ldr	r3, [r7, #28]
 8002588:	3304      	adds	r3, #4
 800258a:	2b06      	cmp	r3, #6
 800258c:	d902      	bls.n	8002594 <NVIC_EncodePriority+0x30>
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	3b03      	subs	r3, #3
 8002592:	e000      	b.n	8002596 <NVIC_EncodePriority+0x32>
 8002594:	2300      	movs	r3, #0
 8002596:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002598:	f04f 32ff 	mov.w	r2, #4294967295
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	fa02 f303 	lsl.w	r3, r2, r3
 80025a2:	43da      	mvns	r2, r3
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	401a      	ands	r2, r3
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025ac:	f04f 31ff 	mov.w	r1, #4294967295
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	fa01 f303 	lsl.w	r3, r1, r3
 80025b6:	43d9      	mvns	r1, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025bc:	4313      	orrs	r3, r2
         );
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3724      	adds	r7, #36	; 0x24
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
	...

080025cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	3b01      	subs	r3, #1
 80025d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025dc:	d301      	bcc.n	80025e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025de:	2301      	movs	r3, #1
 80025e0:	e00f      	b.n	8002602 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025e2:	4a0a      	ldr	r2, [pc, #40]	; (800260c <SysTick_Config+0x40>)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	3b01      	subs	r3, #1
 80025e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025ea:	210f      	movs	r1, #15
 80025ec:	f04f 30ff 	mov.w	r0, #4294967295
 80025f0:	f7ff ff8e 	bl	8002510 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025f4:	4b05      	ldr	r3, [pc, #20]	; (800260c <SysTick_Config+0x40>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025fa:	4b04      	ldr	r3, [pc, #16]	; (800260c <SysTick_Config+0x40>)
 80025fc:	2207      	movs	r2, #7
 80025fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002600:	2300      	movs	r3, #0
}
 8002602:	4618      	mov	r0, r3
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	e000e010 	.word	0xe000e010

08002610 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	f7ff ff29 	bl	8002470 <__NVIC_SetPriorityGrouping>
}
 800261e:	bf00      	nop
 8002620:	3708      	adds	r7, #8
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002626:	b580      	push	{r7, lr}
 8002628:	b086      	sub	sp, #24
 800262a:	af00      	add	r7, sp, #0
 800262c:	4603      	mov	r3, r0
 800262e:	60b9      	str	r1, [r7, #8]
 8002630:	607a      	str	r2, [r7, #4]
 8002632:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002634:	2300      	movs	r3, #0
 8002636:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002638:	f7ff ff3e 	bl	80024b8 <__NVIC_GetPriorityGrouping>
 800263c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	68b9      	ldr	r1, [r7, #8]
 8002642:	6978      	ldr	r0, [r7, #20]
 8002644:	f7ff ff8e 	bl	8002564 <NVIC_EncodePriority>
 8002648:	4602      	mov	r2, r0
 800264a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800264e:	4611      	mov	r1, r2
 8002650:	4618      	mov	r0, r3
 8002652:	f7ff ff5d 	bl	8002510 <__NVIC_SetPriority>
}
 8002656:	bf00      	nop
 8002658:	3718      	adds	r7, #24
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b082      	sub	sp, #8
 8002662:	af00      	add	r7, sp, #0
 8002664:	4603      	mov	r3, r0
 8002666:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266c:	4618      	mov	r0, r3
 800266e:	f7ff ff31 	bl	80024d4 <__NVIC_EnableIRQ>
}
 8002672:	bf00      	nop
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}

0800267a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800267a:	b580      	push	{r7, lr}
 800267c:	b082      	sub	sp, #8
 800267e:	af00      	add	r7, sp, #0
 8002680:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f7ff ffa2 	bl	80025cc <SysTick_Config>
 8002688:	4603      	mov	r3, r0
}
 800268a:	4618      	mov	r0, r3
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
	...

08002694 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800269c:	2300      	movs	r3, #0
 800269e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026a0:	f7ff fe96 	bl	80023d0 <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d101      	bne.n	80026b0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e099      	b.n	80027e4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2200      	movs	r2, #0
 80026b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2202      	movs	r2, #2
 80026bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f022 0201 	bic.w	r2, r2, #1
 80026ce:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026d0:	e00f      	b.n	80026f2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026d2:	f7ff fe7d 	bl	80023d0 <HAL_GetTick>
 80026d6:	4602      	mov	r2, r0
 80026d8:	693b      	ldr	r3, [r7, #16]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	2b05      	cmp	r3, #5
 80026de:	d908      	bls.n	80026f2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2220      	movs	r2, #32
 80026e4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2203      	movs	r2, #3
 80026ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e078      	b.n	80027e4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0301 	and.w	r3, r3, #1
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d1e8      	bne.n	80026d2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002708:	697a      	ldr	r2, [r7, #20]
 800270a:	4b38      	ldr	r3, [pc, #224]	; (80027ec <HAL_DMA_Init+0x158>)
 800270c:	4013      	ands	r3, r2
 800270e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685a      	ldr	r2, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800271e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	691b      	ldr	r3, [r3, #16]
 8002724:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800272a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002736:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a1b      	ldr	r3, [r3, #32]
 800273c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800273e:	697a      	ldr	r2, [r7, #20]
 8002740:	4313      	orrs	r3, r2
 8002742:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002748:	2b04      	cmp	r3, #4
 800274a:	d107      	bne.n	800275c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002754:	4313      	orrs	r3, r2
 8002756:	697a      	ldr	r2, [r7, #20]
 8002758:	4313      	orrs	r3, r2
 800275a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	697a      	ldr	r2, [r7, #20]
 8002762:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	f023 0307 	bic.w	r3, r3, #7
 8002772:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002778:	697a      	ldr	r2, [r7, #20]
 800277a:	4313      	orrs	r3, r2
 800277c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002782:	2b04      	cmp	r3, #4
 8002784:	d117      	bne.n	80027b6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800278a:	697a      	ldr	r2, [r7, #20]
 800278c:	4313      	orrs	r3, r2
 800278e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002794:	2b00      	cmp	r3, #0
 8002796:	d00e      	beq.n	80027b6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f000 f881 	bl	80028a0 <DMA_CheckFifoParam>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d008      	beq.n	80027b6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2240      	movs	r2, #64	; 0x40
 80027a8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80027b2:	2301      	movs	r3, #1
 80027b4:	e016      	b.n	80027e4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	697a      	ldr	r2, [r7, #20]
 80027bc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f000 f838 	bl	8002834 <DMA_CalcBaseAndBitshift>
 80027c4:	4603      	mov	r3, r0
 80027c6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027cc:	223f      	movs	r2, #63	; 0x3f
 80027ce:	409a      	lsls	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	f010803f 	.word	0xf010803f

080027f0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	2b02      	cmp	r3, #2
 8002802:	d004      	beq.n	800280e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2280      	movs	r2, #128	; 0x80
 8002808:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e00c      	b.n	8002828 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2205      	movs	r2, #5
 8002812:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681a      	ldr	r2, [r3, #0]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f022 0201 	bic.w	r2, r2, #1
 8002824:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr

08002834 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002834:	b480      	push	{r7}
 8002836:	b085      	sub	sp, #20
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	b2db      	uxtb	r3, r3
 8002842:	3b10      	subs	r3, #16
 8002844:	4a14      	ldr	r2, [pc, #80]	; (8002898 <DMA_CalcBaseAndBitshift+0x64>)
 8002846:	fba2 2303 	umull	r2, r3, r2, r3
 800284a:	091b      	lsrs	r3, r3, #4
 800284c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800284e:	4a13      	ldr	r2, [pc, #76]	; (800289c <DMA_CalcBaseAndBitshift+0x68>)
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	4413      	add	r3, r2
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	461a      	mov	r2, r3
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2b03      	cmp	r3, #3
 8002860:	d909      	bls.n	8002876 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800286a:	f023 0303 	bic.w	r3, r3, #3
 800286e:	1d1a      	adds	r2, r3, #4
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	659a      	str	r2, [r3, #88]	; 0x58
 8002874:	e007      	b.n	8002886 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800287e:	f023 0303 	bic.w	r3, r3, #3
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800288a:	4618      	mov	r0, r3
 800288c:	3714      	adds	r7, #20
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	aaaaaaab 	.word	0xaaaaaaab
 800289c:	0800f2c0 	.word	0x0800f2c0

080028a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b085      	sub	sp, #20
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028a8:	2300      	movs	r3, #0
 80028aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	699b      	ldr	r3, [r3, #24]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d11f      	bne.n	80028fa <DMA_CheckFifoParam+0x5a>
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	2b03      	cmp	r3, #3
 80028be:	d856      	bhi.n	800296e <DMA_CheckFifoParam+0xce>
 80028c0:	a201      	add	r2, pc, #4	; (adr r2, 80028c8 <DMA_CheckFifoParam+0x28>)
 80028c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028c6:	bf00      	nop
 80028c8:	080028d9 	.word	0x080028d9
 80028cc:	080028eb 	.word	0x080028eb
 80028d0:	080028d9 	.word	0x080028d9
 80028d4:	0800296f 	.word	0x0800296f
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d046      	beq.n	8002972 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028e8:	e043      	b.n	8002972 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80028f2:	d140      	bne.n	8002976 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028f8:	e03d      	b.n	8002976 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	699b      	ldr	r3, [r3, #24]
 80028fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002902:	d121      	bne.n	8002948 <DMA_CheckFifoParam+0xa8>
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	2b03      	cmp	r3, #3
 8002908:	d837      	bhi.n	800297a <DMA_CheckFifoParam+0xda>
 800290a:	a201      	add	r2, pc, #4	; (adr r2, 8002910 <DMA_CheckFifoParam+0x70>)
 800290c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002910:	08002921 	.word	0x08002921
 8002914:	08002927 	.word	0x08002927
 8002918:	08002921 	.word	0x08002921
 800291c:	08002939 	.word	0x08002939
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002920:	2301      	movs	r3, #1
 8002922:	73fb      	strb	r3, [r7, #15]
      break;
 8002924:	e030      	b.n	8002988 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800292a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800292e:	2b00      	cmp	r3, #0
 8002930:	d025      	beq.n	800297e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002936:	e022      	b.n	800297e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800293c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002940:	d11f      	bne.n	8002982 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002946:	e01c      	b.n	8002982 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	2b02      	cmp	r3, #2
 800294c:	d903      	bls.n	8002956 <DMA_CheckFifoParam+0xb6>
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	2b03      	cmp	r3, #3
 8002952:	d003      	beq.n	800295c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002954:	e018      	b.n	8002988 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	73fb      	strb	r3, [r7, #15]
      break;
 800295a:	e015      	b.n	8002988 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002960:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d00e      	beq.n	8002986 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002968:	2301      	movs	r3, #1
 800296a:	73fb      	strb	r3, [r7, #15]
      break;
 800296c:	e00b      	b.n	8002986 <DMA_CheckFifoParam+0xe6>
      break;
 800296e:	bf00      	nop
 8002970:	e00a      	b.n	8002988 <DMA_CheckFifoParam+0xe8>
      break;
 8002972:	bf00      	nop
 8002974:	e008      	b.n	8002988 <DMA_CheckFifoParam+0xe8>
      break;
 8002976:	bf00      	nop
 8002978:	e006      	b.n	8002988 <DMA_CheckFifoParam+0xe8>
      break;
 800297a:	bf00      	nop
 800297c:	e004      	b.n	8002988 <DMA_CheckFifoParam+0xe8>
      break;
 800297e:	bf00      	nop
 8002980:	e002      	b.n	8002988 <DMA_CheckFifoParam+0xe8>
      break;   
 8002982:	bf00      	nop
 8002984:	e000      	b.n	8002988 <DMA_CheckFifoParam+0xe8>
      break;
 8002986:	bf00      	nop
    }
  } 
  
  return status; 
 8002988:	7bfb      	ldrb	r3, [r7, #15]
}
 800298a:	4618      	mov	r0, r3
 800298c:	3714      	adds	r7, #20
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop

08002998 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002998:	b480      	push	{r7}
 800299a:	b089      	sub	sp, #36	; 0x24
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029a2:	2300      	movs	r3, #0
 80029a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029a6:	2300      	movs	r3, #0
 80029a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029aa:	2300      	movs	r3, #0
 80029ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ae:	2300      	movs	r3, #0
 80029b0:	61fb      	str	r3, [r7, #28]
 80029b2:	e159      	b.n	8002c68 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029b4:	2201      	movs	r2, #1
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	697a      	ldr	r2, [r7, #20]
 80029c4:	4013      	ands	r3, r2
 80029c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029c8:	693a      	ldr	r2, [r7, #16]
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	f040 8148 	bne.w	8002c62 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d00b      	beq.n	80029f2 <HAL_GPIO_Init+0x5a>
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	2b02      	cmp	r3, #2
 80029e0:	d007      	beq.n	80029f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80029e6:	2b11      	cmp	r3, #17
 80029e8:	d003      	beq.n	80029f2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	2b12      	cmp	r3, #18
 80029f0:	d130      	bne.n	8002a54 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	2203      	movs	r2, #3
 80029fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002a02:	43db      	mvns	r3, r3
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	4013      	ands	r3, r2
 8002a08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	68da      	ldr	r2, [r3, #12]
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a28:	2201      	movs	r2, #1
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a30:	43db      	mvns	r3, r3
 8002a32:	69ba      	ldr	r2, [r7, #24]
 8002a34:	4013      	ands	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	091b      	lsrs	r3, r3, #4
 8002a3e:	f003 0201 	and.w	r2, r3, #1
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	fa02 f303 	lsl.w	r3, r2, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	2203      	movs	r2, #3
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	43db      	mvns	r3, r3
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	689a      	ldr	r2, [r3, #8]
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	005b      	lsls	r3, r3, #1
 8002a74:	fa02 f303 	lsl.w	r3, r2, r3
 8002a78:	69ba      	ldr	r2, [r7, #24]
 8002a7a:	4313      	orrs	r3, r2
 8002a7c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d003      	beq.n	8002a94 <HAL_GPIO_Init+0xfc>
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	2b12      	cmp	r3, #18
 8002a92:	d123      	bne.n	8002adc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a94:	69fb      	ldr	r3, [r7, #28]
 8002a96:	08da      	lsrs	r2, r3, #3
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	3208      	adds	r2, #8
 8002a9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002aa0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	f003 0307 	and.w	r3, r3, #7
 8002aa8:	009b      	lsls	r3, r3, #2
 8002aaa:	220f      	movs	r2, #15
 8002aac:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab0:	43db      	mvns	r3, r3
 8002ab2:	69ba      	ldr	r2, [r7, #24]
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	691a      	ldr	r2, [r3, #16]
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	f003 0307 	and.w	r3, r3, #7
 8002ac2:	009b      	lsls	r3, r3, #2
 8002ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	08da      	lsrs	r2, r3, #3
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	3208      	adds	r2, #8
 8002ad6:	69b9      	ldr	r1, [r7, #24]
 8002ad8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	005b      	lsls	r3, r3, #1
 8002ae6:	2203      	movs	r2, #3
 8002ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8002aec:	43db      	mvns	r3, r3
 8002aee:	69ba      	ldr	r2, [r7, #24]
 8002af0:	4013      	ands	r3, r2
 8002af2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f003 0203 	and.w	r2, r3, #3
 8002afc:	69fb      	ldr	r3, [r7, #28]
 8002afe:	005b      	lsls	r3, r3, #1
 8002b00:	fa02 f303 	lsl.w	r3, r2, r3
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	69ba      	ldr	r2, [r7, #24]
 8002b0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	685b      	ldr	r3, [r3, #4]
 8002b14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	f000 80a2 	beq.w	8002c62 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b1e:	2300      	movs	r3, #0
 8002b20:	60fb      	str	r3, [r7, #12]
 8002b22:	4b57      	ldr	r3, [pc, #348]	; (8002c80 <HAL_GPIO_Init+0x2e8>)
 8002b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b26:	4a56      	ldr	r2, [pc, #344]	; (8002c80 <HAL_GPIO_Init+0x2e8>)
 8002b28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b2e:	4b54      	ldr	r3, [pc, #336]	; (8002c80 <HAL_GPIO_Init+0x2e8>)
 8002b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b36:	60fb      	str	r3, [r7, #12]
 8002b38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b3a:	4a52      	ldr	r2, [pc, #328]	; (8002c84 <HAL_GPIO_Init+0x2ec>)
 8002b3c:	69fb      	ldr	r3, [r7, #28]
 8002b3e:	089b      	lsrs	r3, r3, #2
 8002b40:	3302      	adds	r3, #2
 8002b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	f003 0303 	and.w	r3, r3, #3
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	220f      	movs	r2, #15
 8002b52:	fa02 f303 	lsl.w	r3, r2, r3
 8002b56:	43db      	mvns	r3, r3
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4a49      	ldr	r2, [pc, #292]	; (8002c88 <HAL_GPIO_Init+0x2f0>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d019      	beq.n	8002b9a <HAL_GPIO_Init+0x202>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	4a48      	ldr	r2, [pc, #288]	; (8002c8c <HAL_GPIO_Init+0x2f4>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d013      	beq.n	8002b96 <HAL_GPIO_Init+0x1fe>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a47      	ldr	r2, [pc, #284]	; (8002c90 <HAL_GPIO_Init+0x2f8>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d00d      	beq.n	8002b92 <HAL_GPIO_Init+0x1fa>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a46      	ldr	r2, [pc, #280]	; (8002c94 <HAL_GPIO_Init+0x2fc>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d007      	beq.n	8002b8e <HAL_GPIO_Init+0x1f6>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a45      	ldr	r2, [pc, #276]	; (8002c98 <HAL_GPIO_Init+0x300>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d101      	bne.n	8002b8a <HAL_GPIO_Init+0x1f2>
 8002b86:	2304      	movs	r3, #4
 8002b88:	e008      	b.n	8002b9c <HAL_GPIO_Init+0x204>
 8002b8a:	2307      	movs	r3, #7
 8002b8c:	e006      	b.n	8002b9c <HAL_GPIO_Init+0x204>
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e004      	b.n	8002b9c <HAL_GPIO_Init+0x204>
 8002b92:	2302      	movs	r3, #2
 8002b94:	e002      	b.n	8002b9c <HAL_GPIO_Init+0x204>
 8002b96:	2301      	movs	r3, #1
 8002b98:	e000      	b.n	8002b9c <HAL_GPIO_Init+0x204>
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	69fa      	ldr	r2, [r7, #28]
 8002b9e:	f002 0203 	and.w	r2, r2, #3
 8002ba2:	0092      	lsls	r2, r2, #2
 8002ba4:	4093      	lsls	r3, r2
 8002ba6:	69ba      	ldr	r2, [r7, #24]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bac:	4935      	ldr	r1, [pc, #212]	; (8002c84 <HAL_GPIO_Init+0x2ec>)
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	089b      	lsrs	r3, r3, #2
 8002bb2:	3302      	adds	r3, #2
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bba:	4b38      	ldr	r3, [pc, #224]	; (8002c9c <HAL_GPIO_Init+0x304>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	43db      	mvns	r3, r3
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d003      	beq.n	8002bde <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002bd6:	69ba      	ldr	r2, [r7, #24]
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bde:	4a2f      	ldr	r2, [pc, #188]	; (8002c9c <HAL_GPIO_Init+0x304>)
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002be4:	4b2d      	ldr	r3, [pc, #180]	; (8002c9c <HAL_GPIO_Init+0x304>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	43db      	mvns	r3, r3
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d003      	beq.n	8002c08 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c08:	4a24      	ldr	r2, [pc, #144]	; (8002c9c <HAL_GPIO_Init+0x304>)
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c0e:	4b23      	ldr	r3, [pc, #140]	; (8002c9c <HAL_GPIO_Init+0x304>)
 8002c10:	689b      	ldr	r3, [r3, #8]
 8002c12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	43db      	mvns	r3, r3
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	4013      	ands	r3, r2
 8002c1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d003      	beq.n	8002c32 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002c2a:	69ba      	ldr	r2, [r7, #24]
 8002c2c:	693b      	ldr	r3, [r7, #16]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c32:	4a1a      	ldr	r2, [pc, #104]	; (8002c9c <HAL_GPIO_Init+0x304>)
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c38:	4b18      	ldr	r3, [pc, #96]	; (8002c9c <HAL_GPIO_Init+0x304>)
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c3e:	693b      	ldr	r3, [r7, #16]
 8002c40:	43db      	mvns	r3, r3
 8002c42:	69ba      	ldr	r2, [r7, #24]
 8002c44:	4013      	ands	r3, r2
 8002c46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d003      	beq.n	8002c5c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	693b      	ldr	r3, [r7, #16]
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c5c:	4a0f      	ldr	r2, [pc, #60]	; (8002c9c <HAL_GPIO_Init+0x304>)
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	3301      	adds	r3, #1
 8002c66:	61fb      	str	r3, [r7, #28]
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	2b0f      	cmp	r3, #15
 8002c6c:	f67f aea2 	bls.w	80029b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c70:	bf00      	nop
 8002c72:	bf00      	nop
 8002c74:	3724      	adds	r7, #36	; 0x24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	40023800 	.word	0x40023800
 8002c84:	40013800 	.word	0x40013800
 8002c88:	40020000 	.word	0x40020000
 8002c8c:	40020400 	.word	0x40020400
 8002c90:	40020800 	.word	0x40020800
 8002c94:	40020c00 	.word	0x40020c00
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	40013c00 	.word	0x40013c00

08002ca0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b087      	sub	sp, #28
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002caa:	2300      	movs	r3, #0
 8002cac:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]
 8002cba:	e0bb      	b.n	8002e34 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002cc6:	683a      	ldr	r2, [r7, #0]
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	4013      	ands	r3, r2
 8002ccc:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002cce:	68fa      	ldr	r2, [r7, #12]
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	f040 80ab 	bne.w	8002e2e <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002cd8:	4a5c      	ldr	r2, [pc, #368]	; (8002e4c <HAL_GPIO_DeInit+0x1ac>)
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	089b      	lsrs	r3, r3, #2
 8002cde:	3302      	adds	r3, #2
 8002ce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ce4:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	f003 0303 	and.w	r3, r3, #3
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	220f      	movs	r2, #15
 8002cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf4:	68ba      	ldr	r2, [r7, #8]
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a54      	ldr	r2, [pc, #336]	; (8002e50 <HAL_GPIO_DeInit+0x1b0>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d019      	beq.n	8002d36 <HAL_GPIO_DeInit+0x96>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4a53      	ldr	r2, [pc, #332]	; (8002e54 <HAL_GPIO_DeInit+0x1b4>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d013      	beq.n	8002d32 <HAL_GPIO_DeInit+0x92>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	4a52      	ldr	r2, [pc, #328]	; (8002e58 <HAL_GPIO_DeInit+0x1b8>)
 8002d0e:	4293      	cmp	r3, r2
 8002d10:	d00d      	beq.n	8002d2e <HAL_GPIO_DeInit+0x8e>
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	4a51      	ldr	r2, [pc, #324]	; (8002e5c <HAL_GPIO_DeInit+0x1bc>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d007      	beq.n	8002d2a <HAL_GPIO_DeInit+0x8a>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	4a50      	ldr	r2, [pc, #320]	; (8002e60 <HAL_GPIO_DeInit+0x1c0>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d101      	bne.n	8002d26 <HAL_GPIO_DeInit+0x86>
 8002d22:	2304      	movs	r3, #4
 8002d24:	e008      	b.n	8002d38 <HAL_GPIO_DeInit+0x98>
 8002d26:	2307      	movs	r3, #7
 8002d28:	e006      	b.n	8002d38 <HAL_GPIO_DeInit+0x98>
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e004      	b.n	8002d38 <HAL_GPIO_DeInit+0x98>
 8002d2e:	2302      	movs	r3, #2
 8002d30:	e002      	b.n	8002d38 <HAL_GPIO_DeInit+0x98>
 8002d32:	2301      	movs	r3, #1
 8002d34:	e000      	b.n	8002d38 <HAL_GPIO_DeInit+0x98>
 8002d36:	2300      	movs	r3, #0
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	f002 0203 	and.w	r2, r2, #3
 8002d3e:	0092      	lsls	r2, r2, #2
 8002d40:	4093      	lsls	r3, r2
 8002d42:	68ba      	ldr	r2, [r7, #8]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d132      	bne.n	8002dae <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002d48:	4b46      	ldr	r3, [pc, #280]	; (8002e64 <HAL_GPIO_DeInit+0x1c4>)
 8002d4a:	681a      	ldr	r2, [r3, #0]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	4944      	ldr	r1, [pc, #272]	; (8002e64 <HAL_GPIO_DeInit+0x1c4>)
 8002d52:	4013      	ands	r3, r2
 8002d54:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002d56:	4b43      	ldr	r3, [pc, #268]	; (8002e64 <HAL_GPIO_DeInit+0x1c4>)
 8002d58:	685a      	ldr	r2, [r3, #4]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	4941      	ldr	r1, [pc, #260]	; (8002e64 <HAL_GPIO_DeInit+0x1c4>)
 8002d60:	4013      	ands	r3, r2
 8002d62:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002d64:	4b3f      	ldr	r3, [pc, #252]	; (8002e64 <HAL_GPIO_DeInit+0x1c4>)
 8002d66:	689a      	ldr	r2, [r3, #8]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	43db      	mvns	r3, r3
 8002d6c:	493d      	ldr	r1, [pc, #244]	; (8002e64 <HAL_GPIO_DeInit+0x1c4>)
 8002d6e:	4013      	ands	r3, r2
 8002d70:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002d72:	4b3c      	ldr	r3, [pc, #240]	; (8002e64 <HAL_GPIO_DeInit+0x1c4>)
 8002d74:	68da      	ldr	r2, [r3, #12]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	493a      	ldr	r1, [pc, #232]	; (8002e64 <HAL_GPIO_DeInit+0x1c4>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	f003 0303 	and.w	r3, r3, #3
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	220f      	movs	r2, #15
 8002d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002d90:	4a2e      	ldr	r2, [pc, #184]	; (8002e4c <HAL_GPIO_DeInit+0x1ac>)
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	089b      	lsrs	r3, r3, #2
 8002d96:	3302      	adds	r3, #2
 8002d98:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	43da      	mvns	r2, r3
 8002da0:	482a      	ldr	r0, [pc, #168]	; (8002e4c <HAL_GPIO_DeInit+0x1ac>)
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	089b      	lsrs	r3, r3, #2
 8002da6:	400a      	ands	r2, r1
 8002da8:	3302      	adds	r3, #2
 8002daa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	2103      	movs	r1, #3
 8002db8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	401a      	ands	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	08da      	lsrs	r2, r3, #3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	3208      	adds	r2, #8
 8002dcc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	f003 0307 	and.w	r3, r3, #7
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	220f      	movs	r2, #15
 8002dda:	fa02 f303 	lsl.w	r3, r2, r3
 8002dde:	43db      	mvns	r3, r3
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	08d2      	lsrs	r2, r2, #3
 8002de4:	4019      	ands	r1, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	3208      	adds	r2, #8
 8002dea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	68da      	ldr	r2, [r3, #12]
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	2103      	movs	r1, #3
 8002df8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	401a      	ands	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685a      	ldr	r2, [r3, #4]
 8002e08:	2101      	movs	r1, #1
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e10:	43db      	mvns	r3, r3
 8002e12:	401a      	ands	r2, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	2103      	movs	r1, #3
 8002e22:	fa01 f303 	lsl.w	r3, r1, r3
 8002e26:	43db      	mvns	r3, r3
 8002e28:	401a      	ands	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	3301      	adds	r3, #1
 8002e32:	617b      	str	r3, [r7, #20]
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	2b0f      	cmp	r3, #15
 8002e38:	f67f af40 	bls.w	8002cbc <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002e3c:	bf00      	nop
 8002e3e:	bf00      	nop
 8002e40:	371c      	adds	r7, #28
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	40013800 	.word	0x40013800
 8002e50:	40020000 	.word	0x40020000
 8002e54:	40020400 	.word	0x40020400
 8002e58:	40020800 	.word	0x40020800
 8002e5c:	40020c00 	.word	0x40020c00
 8002e60:	40021000 	.word	0x40021000
 8002e64:	40013c00 	.word	0x40013c00

08002e68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
 8002e70:	460b      	mov	r3, r1
 8002e72:	807b      	strh	r3, [r7, #2]
 8002e74:	4613      	mov	r3, r2
 8002e76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e78:	787b      	ldrb	r3, [r7, #1]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d003      	beq.n	8002e86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e7e:	887a      	ldrh	r2, [r7, #2]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e84:	e003      	b.n	8002e8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e86:	887b      	ldrh	r3, [r7, #2]
 8002e88:	041a      	lsls	r2, r3, #16
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	619a      	str	r2, [r3, #24]
}
 8002e8e:	bf00      	nop
 8002e90:	370c      	adds	r7, #12
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
	...

08002e9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ea6:	4b08      	ldr	r3, [pc, #32]	; (8002ec8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ea8:	695a      	ldr	r2, [r3, #20]
 8002eaa:	88fb      	ldrh	r3, [r7, #6]
 8002eac:	4013      	ands	r3, r2
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d006      	beq.n	8002ec0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002eb2:	4a05      	ldr	r2, [pc, #20]	; (8002ec8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002eb4:	88fb      	ldrh	r3, [r7, #6]
 8002eb6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002eb8:	88fb      	ldrh	r3, [r7, #6]
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f005 fa6e 	bl	800839c <HAL_GPIO_EXTI_Callback>
  }
}
 8002ec0:	bf00      	nop
 8002ec2:	3708      	adds	r7, #8
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40013c00 	.word	0x40013c00

08002ecc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e12b      	b.n	8003136 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d106      	bne.n	8002ef8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f7fe ff06 	bl	8001d04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2224      	movs	r2, #36	; 0x24
 8002efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f022 0201 	bic.w	r2, r2, #1
 8002f0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f30:	f001 fba6 	bl	8004680 <HAL_RCC_GetPCLK1Freq>
 8002f34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	4a81      	ldr	r2, [pc, #516]	; (8003140 <HAL_I2C_Init+0x274>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d807      	bhi.n	8002f50 <HAL_I2C_Init+0x84>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	4a80      	ldr	r2, [pc, #512]	; (8003144 <HAL_I2C_Init+0x278>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	bf94      	ite	ls
 8002f48:	2301      	movls	r3, #1
 8002f4a:	2300      	movhi	r3, #0
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	e006      	b.n	8002f5e <HAL_I2C_Init+0x92>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	4a7d      	ldr	r2, [pc, #500]	; (8003148 <HAL_I2C_Init+0x27c>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	bf94      	ite	ls
 8002f58:	2301      	movls	r3, #1
 8002f5a:	2300      	movhi	r3, #0
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e0e7      	b.n	8003136 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	4a78      	ldr	r2, [pc, #480]	; (800314c <HAL_I2C_Init+0x280>)
 8002f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6e:	0c9b      	lsrs	r3, r3, #18
 8002f70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68ba      	ldr	r2, [r7, #8]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	4a6a      	ldr	r2, [pc, #424]	; (8003140 <HAL_I2C_Init+0x274>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d802      	bhi.n	8002fa0 <HAL_I2C_Init+0xd4>
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	e009      	b.n	8002fb4 <HAL_I2C_Init+0xe8>
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002fa6:	fb02 f303 	mul.w	r3, r2, r3
 8002faa:	4a69      	ldr	r2, [pc, #420]	; (8003150 <HAL_I2C_Init+0x284>)
 8002fac:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb0:	099b      	lsrs	r3, r3, #6
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	6812      	ldr	r2, [r2, #0]
 8002fb8:	430b      	orrs	r3, r1
 8002fba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002fc6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	495c      	ldr	r1, [pc, #368]	; (8003140 <HAL_I2C_Init+0x274>)
 8002fd0:	428b      	cmp	r3, r1
 8002fd2:	d819      	bhi.n	8003008 <HAL_I2C_Init+0x13c>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	1e59      	subs	r1, r3, #1
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fe2:	1c59      	adds	r1, r3, #1
 8002fe4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002fe8:	400b      	ands	r3, r1
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00a      	beq.n	8003004 <HAL_I2C_Init+0x138>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	1e59      	subs	r1, r3, #1
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003002:	e051      	b.n	80030a8 <HAL_I2C_Init+0x1dc>
 8003004:	2304      	movs	r3, #4
 8003006:	e04f      	b.n	80030a8 <HAL_I2C_Init+0x1dc>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d111      	bne.n	8003034 <HAL_I2C_Init+0x168>
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	1e58      	subs	r0, r3, #1
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6859      	ldr	r1, [r3, #4]
 8003018:	460b      	mov	r3, r1
 800301a:	005b      	lsls	r3, r3, #1
 800301c:	440b      	add	r3, r1
 800301e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003022:	3301      	adds	r3, #1
 8003024:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003028:	2b00      	cmp	r3, #0
 800302a:	bf0c      	ite	eq
 800302c:	2301      	moveq	r3, #1
 800302e:	2300      	movne	r3, #0
 8003030:	b2db      	uxtb	r3, r3
 8003032:	e012      	b.n	800305a <HAL_I2C_Init+0x18e>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	1e58      	subs	r0, r3, #1
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6859      	ldr	r1, [r3, #4]
 800303c:	460b      	mov	r3, r1
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	440b      	add	r3, r1
 8003042:	0099      	lsls	r1, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	fbb0 f3f3 	udiv	r3, r0, r3
 800304a:	3301      	adds	r3, #1
 800304c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003050:	2b00      	cmp	r3, #0
 8003052:	bf0c      	ite	eq
 8003054:	2301      	moveq	r3, #1
 8003056:	2300      	movne	r3, #0
 8003058:	b2db      	uxtb	r3, r3
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <HAL_I2C_Init+0x196>
 800305e:	2301      	movs	r3, #1
 8003060:	e022      	b.n	80030a8 <HAL_I2C_Init+0x1dc>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	689b      	ldr	r3, [r3, #8]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d10e      	bne.n	8003088 <HAL_I2C_Init+0x1bc>
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	1e58      	subs	r0, r3, #1
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6859      	ldr	r1, [r3, #4]
 8003072:	460b      	mov	r3, r1
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	440b      	add	r3, r1
 8003078:	fbb0 f3f3 	udiv	r3, r0, r3
 800307c:	3301      	adds	r3, #1
 800307e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003082:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003086:	e00f      	b.n	80030a8 <HAL_I2C_Init+0x1dc>
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	1e58      	subs	r0, r3, #1
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6859      	ldr	r1, [r3, #4]
 8003090:	460b      	mov	r3, r1
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	440b      	add	r3, r1
 8003096:	0099      	lsls	r1, r3, #2
 8003098:	440b      	add	r3, r1
 800309a:	fbb0 f3f3 	udiv	r3, r0, r3
 800309e:	3301      	adds	r3, #1
 80030a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030a4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80030a8:	6879      	ldr	r1, [r7, #4]
 80030aa:	6809      	ldr	r1, [r1, #0]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	69da      	ldr	r2, [r3, #28]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a1b      	ldr	r3, [r3, #32]
 80030c2:	431a      	orrs	r2, r3
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80030d6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030da:	687a      	ldr	r2, [r7, #4]
 80030dc:	6911      	ldr	r1, [r2, #16]
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	68d2      	ldr	r2, [r2, #12]
 80030e2:	4311      	orrs	r1, r2
 80030e4:	687a      	ldr	r2, [r7, #4]
 80030e6:	6812      	ldr	r2, [r2, #0]
 80030e8:	430b      	orrs	r3, r1
 80030ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	695a      	ldr	r2, [r3, #20]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	431a      	orrs	r2, r3
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	430a      	orrs	r2, r1
 8003106:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f042 0201 	orr.w	r2, r2, #1
 8003116:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2220      	movs	r2, #32
 8003122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2200      	movs	r2, #0
 800312a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2200      	movs	r2, #0
 8003130:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	3710      	adds	r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	000186a0 	.word	0x000186a0
 8003144:	001e847f 	.word	0x001e847f
 8003148:	003d08ff 	.word	0x003d08ff
 800314c:	431bde83 	.word	0x431bde83
 8003150:	10624dd3 	.word	0x10624dd3

08003154 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b088      	sub	sp, #32
 8003158:	af02      	add	r7, sp, #8
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	607a      	str	r2, [r7, #4]
 800315e:	461a      	mov	r2, r3
 8003160:	460b      	mov	r3, r1
 8003162:	817b      	strh	r3, [r7, #10]
 8003164:	4613      	mov	r3, r2
 8003166:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003168:	f7ff f932 	bl	80023d0 <HAL_GetTick>
 800316c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003174:	b2db      	uxtb	r3, r3
 8003176:	2b20      	cmp	r3, #32
 8003178:	f040 80e0 	bne.w	800333c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	9300      	str	r3, [sp, #0]
 8003180:	2319      	movs	r3, #25
 8003182:	2201      	movs	r2, #1
 8003184:	4970      	ldr	r1, [pc, #448]	; (8003348 <HAL_I2C_Master_Transmit+0x1f4>)
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f000 fc58 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d001      	beq.n	8003196 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003192:	2302      	movs	r3, #2
 8003194:	e0d3      	b.n	800333e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800319c:	2b01      	cmp	r3, #1
 800319e:	d101      	bne.n	80031a4 <HAL_I2C_Master_Transmit+0x50>
 80031a0:	2302      	movs	r3, #2
 80031a2:	e0cc      	b.n	800333e <HAL_I2C_Master_Transmit+0x1ea>
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0301 	and.w	r3, r3, #1
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d007      	beq.n	80031ca <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f042 0201 	orr.w	r2, r2, #1
 80031c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031d8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2221      	movs	r2, #33	; 0x21
 80031de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2210      	movs	r2, #16
 80031e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	2200      	movs	r2, #0
 80031ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	893a      	ldrh	r2, [r7, #8]
 80031fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003200:	b29a      	uxth	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	4a50      	ldr	r2, [pc, #320]	; (800334c <HAL_I2C_Master_Transmit+0x1f8>)
 800320a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800320c:	8979      	ldrh	r1, [r7, #10]
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	6a3a      	ldr	r2, [r7, #32]
 8003212:	68f8      	ldr	r0, [r7, #12]
 8003214:	f000 fac2 	bl	800379c <I2C_MasterRequestWrite>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d001      	beq.n	8003222 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800321e:	2301      	movs	r3, #1
 8003220:	e08d      	b.n	800333e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003222:	2300      	movs	r3, #0
 8003224:	613b      	str	r3, [r7, #16]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	695b      	ldr	r3, [r3, #20]
 800322c:	613b      	str	r3, [r7, #16]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	613b      	str	r3, [r7, #16]
 8003236:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003238:	e066      	b.n	8003308 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800323a:	697a      	ldr	r2, [r7, #20]
 800323c:	6a39      	ldr	r1, [r7, #32]
 800323e:	68f8      	ldr	r0, [r7, #12]
 8003240:	f000 fcd2 	bl	8003be8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003244:	4603      	mov	r3, r0
 8003246:	2b00      	cmp	r3, #0
 8003248:	d00d      	beq.n	8003266 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324e:	2b04      	cmp	r3, #4
 8003250:	d107      	bne.n	8003262 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003260:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e06b      	b.n	800333e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326a:	781a      	ldrb	r2, [r3, #0]
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003276:	1c5a      	adds	r2, r3, #1
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003280:	b29b      	uxth	r3, r3
 8003282:	3b01      	subs	r3, #1
 8003284:	b29a      	uxth	r2, r3
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800328e:	3b01      	subs	r3, #1
 8003290:	b29a      	uxth	r2, r3
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	695b      	ldr	r3, [r3, #20]
 800329c:	f003 0304 	and.w	r3, r3, #4
 80032a0:	2b04      	cmp	r3, #4
 80032a2:	d11b      	bne.n	80032dc <HAL_I2C_Master_Transmit+0x188>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d017      	beq.n	80032dc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b0:	781a      	ldrb	r2, [r3, #0]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032bc:	1c5a      	adds	r2, r3, #1
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c6:	b29b      	uxth	r3, r3
 80032c8:	3b01      	subs	r3, #1
 80032ca:	b29a      	uxth	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032d4:	3b01      	subs	r3, #1
 80032d6:	b29a      	uxth	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032dc:	697a      	ldr	r2, [r7, #20]
 80032de:	6a39      	ldr	r1, [r7, #32]
 80032e0:	68f8      	ldr	r0, [r7, #12]
 80032e2:	f000 fcc2 	bl	8003c6a <I2C_WaitOnBTFFlagUntilTimeout>
 80032e6:	4603      	mov	r3, r0
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d00d      	beq.n	8003308 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	d107      	bne.n	8003304 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003302:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e01a      	b.n	800333e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800330c:	2b00      	cmp	r3, #0
 800330e:	d194      	bne.n	800323a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800331e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2220      	movs	r2, #32
 8003324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2200      	movs	r2, #0
 8003334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003338:	2300      	movs	r3, #0
 800333a:	e000      	b.n	800333e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800333c:	2302      	movs	r3, #2
  }
}
 800333e:	4618      	mov	r0, r3
 8003340:	3718      	adds	r7, #24
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	00100002 	.word	0x00100002
 800334c:	ffff0000 	.word	0xffff0000

08003350 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b08c      	sub	sp, #48	; 0x30
 8003354:	af02      	add	r7, sp, #8
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	607a      	str	r2, [r7, #4]
 800335a:	461a      	mov	r2, r3
 800335c:	460b      	mov	r3, r1
 800335e:	817b      	strh	r3, [r7, #10]
 8003360:	4613      	mov	r3, r2
 8003362:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003364:	f7ff f834 	bl	80023d0 <HAL_GetTick>
 8003368:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b20      	cmp	r3, #32
 8003374:	f040 820b 	bne.w	800378e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337a:	9300      	str	r3, [sp, #0]
 800337c:	2319      	movs	r3, #25
 800337e:	2201      	movs	r2, #1
 8003380:	497c      	ldr	r1, [pc, #496]	; (8003574 <HAL_I2C_Master_Receive+0x224>)
 8003382:	68f8      	ldr	r0, [r7, #12]
 8003384:	f000 fb5a 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800338e:	2302      	movs	r3, #2
 8003390:	e1fe      	b.n	8003790 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003398:	2b01      	cmp	r3, #1
 800339a:	d101      	bne.n	80033a0 <HAL_I2C_Master_Receive+0x50>
 800339c:	2302      	movs	r3, #2
 800339e:	e1f7      	b.n	8003790 <HAL_I2C_Master_Receive+0x440>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d007      	beq.n	80033c6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f042 0201 	orr.w	r2, r2, #1
 80033c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033d4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2222      	movs	r2, #34	; 0x22
 80033da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2210      	movs	r2, #16
 80033e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2200      	movs	r2, #0
 80033ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	893a      	ldrh	r2, [r7, #8]
 80033f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033fc:	b29a      	uxth	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	4a5c      	ldr	r2, [pc, #368]	; (8003578 <HAL_I2C_Master_Receive+0x228>)
 8003406:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003408:	8979      	ldrh	r1, [r7, #10]
 800340a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800340c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	f000 fa46 	bl	80038a0 <I2C_MasterRequestRead>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d001      	beq.n	800341e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e1b8      	b.n	8003790 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003422:	2b00      	cmp	r3, #0
 8003424:	d113      	bne.n	800344e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003426:	2300      	movs	r3, #0
 8003428:	623b      	str	r3, [r7, #32]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	695b      	ldr	r3, [r3, #20]
 8003430:	623b      	str	r3, [r7, #32]
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	699b      	ldr	r3, [r3, #24]
 8003438:	623b      	str	r3, [r7, #32]
 800343a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	e18c      	b.n	8003768 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003452:	2b01      	cmp	r3, #1
 8003454:	d11b      	bne.n	800348e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003464:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003466:	2300      	movs	r3, #0
 8003468:	61fb      	str	r3, [r7, #28]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	695b      	ldr	r3, [r3, #20]
 8003470:	61fb      	str	r3, [r7, #28]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	699b      	ldr	r3, [r3, #24]
 8003478:	61fb      	str	r3, [r7, #28]
 800347a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800348a:	601a      	str	r2, [r3, #0]
 800348c:	e16c      	b.n	8003768 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003492:	2b02      	cmp	r3, #2
 8003494:	d11b      	bne.n	80034ce <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034a4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034b6:	2300      	movs	r3, #0
 80034b8:	61bb      	str	r3, [r7, #24]
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	695b      	ldr	r3, [r3, #20]
 80034c0:	61bb      	str	r3, [r7, #24]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	61bb      	str	r3, [r7, #24]
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	e14c      	b.n	8003768 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034de:	2300      	movs	r3, #0
 80034e0:	617b      	str	r3, [r7, #20]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	699b      	ldr	r3, [r3, #24]
 80034f0:	617b      	str	r3, [r7, #20]
 80034f2:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80034f4:	e138      	b.n	8003768 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034fa:	2b03      	cmp	r3, #3
 80034fc:	f200 80f1 	bhi.w	80036e2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003504:	2b01      	cmp	r3, #1
 8003506:	d123      	bne.n	8003550 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003508:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800350a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800350c:	68f8      	ldr	r0, [r7, #12]
 800350e:	f000 fbed 	bl	8003cec <I2C_WaitOnRXNEFlagUntilTimeout>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	d001      	beq.n	800351c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e139      	b.n	8003790 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	691a      	ldr	r2, [r3, #16]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003526:	b2d2      	uxtb	r2, r2
 8003528:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352e:	1c5a      	adds	r2, r3, #1
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003538:	3b01      	subs	r3, #1
 800353a:	b29a      	uxth	r2, r3
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003544:	b29b      	uxth	r3, r3
 8003546:	3b01      	subs	r3, #1
 8003548:	b29a      	uxth	r2, r3
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800354e:	e10b      	b.n	8003768 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003554:	2b02      	cmp	r3, #2
 8003556:	d14e      	bne.n	80035f6 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355a:	9300      	str	r3, [sp, #0]
 800355c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800355e:	2200      	movs	r2, #0
 8003560:	4906      	ldr	r1, [pc, #24]	; (800357c <HAL_I2C_Master_Receive+0x22c>)
 8003562:	68f8      	ldr	r0, [r7, #12]
 8003564:	f000 fa6a 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d008      	beq.n	8003580 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e10e      	b.n	8003790 <HAL_I2C_Master_Receive+0x440>
 8003572:	bf00      	nop
 8003574:	00100002 	.word	0x00100002
 8003578:	ffff0000 	.word	0xffff0000
 800357c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800358e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	691a      	ldr	r2, [r3, #16]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800359a:	b2d2      	uxtb	r2, r2
 800359c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a2:	1c5a      	adds	r2, r3, #1
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035ac:	3b01      	subs	r3, #1
 80035ae:	b29a      	uxth	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035b8:	b29b      	uxth	r3, r3
 80035ba:	3b01      	subs	r3, #1
 80035bc:	b29a      	uxth	r2, r3
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	691a      	ldr	r2, [r3, #16]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035cc:	b2d2      	uxtb	r2, r2
 80035ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d4:	1c5a      	adds	r2, r3, #1
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035de:	3b01      	subs	r3, #1
 80035e0:	b29a      	uxth	r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	3b01      	subs	r3, #1
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035f4:	e0b8      	b.n	8003768 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f8:	9300      	str	r3, [sp, #0]
 80035fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035fc:	2200      	movs	r2, #0
 80035fe:	4966      	ldr	r1, [pc, #408]	; (8003798 <HAL_I2C_Master_Receive+0x448>)
 8003600:	68f8      	ldr	r0, [r7, #12]
 8003602:	f000 fa1b 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d001      	beq.n	8003610 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e0bf      	b.n	8003790 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800361e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	691a      	ldr	r2, [r3, #16]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362a:	b2d2      	uxtb	r2, r2
 800362c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003632:	1c5a      	adds	r2, r3, #1
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800363c:	3b01      	subs	r3, #1
 800363e:	b29a      	uxth	r2, r3
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003648:	b29b      	uxth	r3, r3
 800364a:	3b01      	subs	r3, #1
 800364c:	b29a      	uxth	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003654:	9300      	str	r3, [sp, #0]
 8003656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003658:	2200      	movs	r2, #0
 800365a:	494f      	ldr	r1, [pc, #316]	; (8003798 <HAL_I2C_Master_Receive+0x448>)
 800365c:	68f8      	ldr	r0, [r7, #12]
 800365e:	f000 f9ed 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003662:	4603      	mov	r3, r0
 8003664:	2b00      	cmp	r3, #0
 8003666:	d001      	beq.n	800366c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e091      	b.n	8003790 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800367a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	691a      	ldr	r2, [r3, #16]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003686:	b2d2      	uxtb	r2, r2
 8003688:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800368e:	1c5a      	adds	r2, r3, #1
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003698:	3b01      	subs	r3, #1
 800369a:	b29a      	uxth	r2, r3
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036a4:	b29b      	uxth	r3, r3
 80036a6:	3b01      	subs	r3, #1
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	691a      	ldr	r2, [r3, #16]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b8:	b2d2      	uxtb	r2, r2
 80036ba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c0:	1c5a      	adds	r2, r3, #1
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ca:	3b01      	subs	r3, #1
 80036cc:	b29a      	uxth	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	3b01      	subs	r3, #1
 80036da:	b29a      	uxth	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	855a      	strh	r2, [r3, #42]	; 0x2a
 80036e0:	e042      	b.n	8003768 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036e4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f000 fb00 	bl	8003cec <I2C_WaitOnRXNEFlagUntilTimeout>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e04c      	b.n	8003790 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	691a      	ldr	r2, [r3, #16]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003700:	b2d2      	uxtb	r2, r2
 8003702:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003708:	1c5a      	adds	r2, r3, #1
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003712:	3b01      	subs	r3, #1
 8003714:	b29a      	uxth	r2, r3
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800371e:	b29b      	uxth	r3, r3
 8003720:	3b01      	subs	r3, #1
 8003722:	b29a      	uxth	r2, r3
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	f003 0304 	and.w	r3, r3, #4
 8003732:	2b04      	cmp	r3, #4
 8003734:	d118      	bne.n	8003768 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	691a      	ldr	r2, [r3, #16]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003740:	b2d2      	uxtb	r2, r2
 8003742:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003748:	1c5a      	adds	r2, r3, #1
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003752:	3b01      	subs	r3, #1
 8003754:	b29a      	uxth	r2, r3
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800375e:	b29b      	uxth	r3, r3
 8003760:	3b01      	subs	r3, #1
 8003762:	b29a      	uxth	r2, r3
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800376c:	2b00      	cmp	r3, #0
 800376e:	f47f aec2 	bne.w	80034f6 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2220      	movs	r2, #32
 8003776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2200      	movs	r2, #0
 800377e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800378a:	2300      	movs	r3, #0
 800378c:	e000      	b.n	8003790 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800378e:	2302      	movs	r3, #2
  }
}
 8003790:	4618      	mov	r0, r3
 8003792:	3728      	adds	r7, #40	; 0x28
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	00010004 	.word	0x00010004

0800379c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b088      	sub	sp, #32
 80037a0:	af02      	add	r7, sp, #8
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	607a      	str	r2, [r7, #4]
 80037a6:	603b      	str	r3, [r7, #0]
 80037a8:	460b      	mov	r3, r1
 80037aa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	2b08      	cmp	r3, #8
 80037b6:	d006      	beq.n	80037c6 <I2C_MasterRequestWrite+0x2a>
 80037b8:	697b      	ldr	r3, [r7, #20]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d003      	beq.n	80037c6 <I2C_MasterRequestWrite+0x2a>
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80037c4:	d108      	bne.n	80037d8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	681a      	ldr	r2, [r3, #0]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037d4:	601a      	str	r2, [r3, #0]
 80037d6:	e00b      	b.n	80037f0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037dc:	2b12      	cmp	r3, #18
 80037de:	d107      	bne.n	80037f0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037ee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037fc:	68f8      	ldr	r0, [r7, #12]
 80037fe:	f000 f91d 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00d      	beq.n	8003824 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003812:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003816:	d103      	bne.n	8003820 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800381e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e035      	b.n	8003890 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	691b      	ldr	r3, [r3, #16]
 8003828:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800382c:	d108      	bne.n	8003840 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800382e:	897b      	ldrh	r3, [r7, #10]
 8003830:	b2db      	uxtb	r3, r3
 8003832:	461a      	mov	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800383c:	611a      	str	r2, [r3, #16]
 800383e:	e01b      	b.n	8003878 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003840:	897b      	ldrh	r3, [r7, #10]
 8003842:	11db      	asrs	r3, r3, #7
 8003844:	b2db      	uxtb	r3, r3
 8003846:	f003 0306 	and.w	r3, r3, #6
 800384a:	b2db      	uxtb	r3, r3
 800384c:	f063 030f 	orn	r3, r3, #15
 8003850:	b2da      	uxtb	r2, r3
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	490e      	ldr	r1, [pc, #56]	; (8003898 <I2C_MasterRequestWrite+0xfc>)
 800385e:	68f8      	ldr	r0, [r7, #12]
 8003860:	f000 f943 	bl	8003aea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d001      	beq.n	800386e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e010      	b.n	8003890 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800386e:	897b      	ldrh	r3, [r7, #10]
 8003870:	b2da      	uxtb	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	4907      	ldr	r1, [pc, #28]	; (800389c <I2C_MasterRequestWrite+0x100>)
 800387e:	68f8      	ldr	r0, [r7, #12]
 8003880:	f000 f933 	bl	8003aea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d001      	beq.n	800388e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800388a:	2301      	movs	r3, #1
 800388c:	e000      	b.n	8003890 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800388e:	2300      	movs	r3, #0
}
 8003890:	4618      	mov	r0, r3
 8003892:	3718      	adds	r7, #24
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	00010008 	.word	0x00010008
 800389c:	00010002 	.word	0x00010002

080038a0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b088      	sub	sp, #32
 80038a4:	af02      	add	r7, sp, #8
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	607a      	str	r2, [r7, #4]
 80038aa:	603b      	str	r3, [r7, #0]
 80038ac:	460b      	mov	r3, r1
 80038ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80038c4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	2b08      	cmp	r3, #8
 80038ca:	d006      	beq.n	80038da <I2C_MasterRequestRead+0x3a>
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d003      	beq.n	80038da <I2C_MasterRequestRead+0x3a>
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80038d8:	d108      	bne.n	80038ec <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	e00b      	b.n	8003904 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f0:	2b11      	cmp	r3, #17
 80038f2:	d107      	bne.n	8003904 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003902:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	9300      	str	r3, [sp, #0]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003910:	68f8      	ldr	r0, [r7, #12]
 8003912:	f000 f893 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00d      	beq.n	8003938 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003926:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800392a:	d103      	bne.n	8003934 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003932:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e079      	b.n	8003a2c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	691b      	ldr	r3, [r3, #16]
 800393c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003940:	d108      	bne.n	8003954 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003942:	897b      	ldrh	r3, [r7, #10]
 8003944:	b2db      	uxtb	r3, r3
 8003946:	f043 0301 	orr.w	r3, r3, #1
 800394a:	b2da      	uxtb	r2, r3
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	611a      	str	r2, [r3, #16]
 8003952:	e05f      	b.n	8003a14 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003954:	897b      	ldrh	r3, [r7, #10]
 8003956:	11db      	asrs	r3, r3, #7
 8003958:	b2db      	uxtb	r3, r3
 800395a:	f003 0306 	and.w	r3, r3, #6
 800395e:	b2db      	uxtb	r3, r3
 8003960:	f063 030f 	orn	r3, r3, #15
 8003964:	b2da      	uxtb	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	4930      	ldr	r1, [pc, #192]	; (8003a34 <I2C_MasterRequestRead+0x194>)
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f000 f8b9 	bl	8003aea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e054      	b.n	8003a2c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003982:	897b      	ldrh	r3, [r7, #10]
 8003984:	b2da      	uxtb	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	4929      	ldr	r1, [pc, #164]	; (8003a38 <I2C_MasterRequestRead+0x198>)
 8003992:	68f8      	ldr	r0, [r7, #12]
 8003994:	f000 f8a9 	bl	8003aea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003998:	4603      	mov	r3, r0
 800399a:	2b00      	cmp	r3, #0
 800399c:	d001      	beq.n	80039a2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e044      	b.n	8003a2c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039a2:	2300      	movs	r3, #0
 80039a4:	613b      	str	r3, [r7, #16]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	695b      	ldr	r3, [r3, #20]
 80039ac:	613b      	str	r3, [r7, #16]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	613b      	str	r3, [r7, #16]
 80039b6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80039c6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	9300      	str	r3, [sp, #0]
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039d4:	68f8      	ldr	r0, [r7, #12]
 80039d6:	f000 f831 	bl	8003a3c <I2C_WaitOnFlagUntilTimeout>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d00d      	beq.n	80039fc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039ee:	d103      	bne.n	80039f8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039f6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80039f8:	2303      	movs	r3, #3
 80039fa:	e017      	b.n	8003a2c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80039fc:	897b      	ldrh	r3, [r7, #10]
 80039fe:	11db      	asrs	r3, r3, #7
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	f003 0306 	and.w	r3, r3, #6
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	f063 030e 	orn	r3, r3, #14
 8003a0c:	b2da      	uxtb	r2, r3
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	4907      	ldr	r1, [pc, #28]	; (8003a38 <I2C_MasterRequestRead+0x198>)
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f000 f865 	bl	8003aea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e000      	b.n	8003a2c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3718      	adds	r7, #24
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	00010008 	.word	0x00010008
 8003a38:	00010002 	.word	0x00010002

08003a3c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	60f8      	str	r0, [r7, #12]
 8003a44:	60b9      	str	r1, [r7, #8]
 8003a46:	603b      	str	r3, [r7, #0]
 8003a48:	4613      	mov	r3, r2
 8003a4a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a4c:	e025      	b.n	8003a9a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a54:	d021      	beq.n	8003a9a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a56:	f7fe fcbb 	bl	80023d0 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d302      	bcc.n	8003a6c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d116      	bne.n	8003a9a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	2220      	movs	r2, #32
 8003a76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a86:	f043 0220 	orr.w	r2, r3, #32
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2200      	movs	r2, #0
 8003a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e023      	b.n	8003ae2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	0c1b      	lsrs	r3, r3, #16
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d10d      	bne.n	8003ac0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	695b      	ldr	r3, [r3, #20]
 8003aaa:	43da      	mvns	r2, r3
 8003aac:	68bb      	ldr	r3, [r7, #8]
 8003aae:	4013      	ands	r3, r2
 8003ab0:	b29b      	uxth	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	bf0c      	ite	eq
 8003ab6:	2301      	moveq	r3, #1
 8003ab8:	2300      	movne	r3, #0
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	461a      	mov	r2, r3
 8003abe:	e00c      	b.n	8003ada <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	43da      	mvns	r2, r3
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	4013      	ands	r3, r2
 8003acc:	b29b      	uxth	r3, r3
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	bf0c      	ite	eq
 8003ad2:	2301      	moveq	r3, #1
 8003ad4:	2300      	movne	r3, #0
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	461a      	mov	r2, r3
 8003ada:	79fb      	ldrb	r3, [r7, #7]
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d0b6      	beq.n	8003a4e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3710      	adds	r7, #16
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}

08003aea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	b084      	sub	sp, #16
 8003aee:	af00      	add	r7, sp, #0
 8003af0:	60f8      	str	r0, [r7, #12]
 8003af2:	60b9      	str	r1, [r7, #8]
 8003af4:	607a      	str	r2, [r7, #4]
 8003af6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003af8:	e051      	b.n	8003b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b08:	d123      	bne.n	8003b52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b18:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b22:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2200      	movs	r2, #0
 8003b28:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2220      	movs	r2, #32
 8003b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	f043 0204 	orr.w	r2, r3, #4
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e046      	b.n	8003be0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b58:	d021      	beq.n	8003b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b5a:	f7fe fc39 	bl	80023d0 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d302      	bcc.n	8003b70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d116      	bne.n	8003b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	2200      	movs	r2, #0
 8003b74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2220      	movs	r2, #32
 8003b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b8a:	f043 0220 	orr.w	r2, r3, #32
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e020      	b.n	8003be0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	0c1b      	lsrs	r3, r3, #16
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d10c      	bne.n	8003bc2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	695b      	ldr	r3, [r3, #20]
 8003bae:	43da      	mvns	r2, r3
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	bf14      	ite	ne
 8003bba:	2301      	movne	r3, #1
 8003bbc:	2300      	moveq	r3, #0
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	e00b      	b.n	8003bda <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	699b      	ldr	r3, [r3, #24]
 8003bc8:	43da      	mvns	r2, r3
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	4013      	ands	r3, r2
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	bf14      	ite	ne
 8003bd4:	2301      	movne	r3, #1
 8003bd6:	2300      	moveq	r3, #0
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d18d      	bne.n	8003afa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003bde:	2300      	movs	r3, #0
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3710      	adds	r7, #16
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003bf4:	e02d      	b.n	8003c52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003bf6:	68f8      	ldr	r0, [r7, #12]
 8003bf8:	f000 f8ce 	bl	8003d98 <I2C_IsAcknowledgeFailed>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d001      	beq.n	8003c06 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e02d      	b.n	8003c62 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c0c:	d021      	beq.n	8003c52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c0e:	f7fe fbdf 	bl	80023d0 <HAL_GetTick>
 8003c12:	4602      	mov	r2, r0
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	1ad3      	subs	r3, r2, r3
 8003c18:	68ba      	ldr	r2, [r7, #8]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d302      	bcc.n	8003c24 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d116      	bne.n	8003c52 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2220      	movs	r2, #32
 8003c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3e:	f043 0220 	orr.w	r2, r3, #32
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e007      	b.n	8003c62 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	695b      	ldr	r3, [r3, #20]
 8003c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c5c:	2b80      	cmp	r3, #128	; 0x80
 8003c5e:	d1ca      	bne.n	8003bf6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	3710      	adds	r7, #16
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}

08003c6a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c6a:	b580      	push	{r7, lr}
 8003c6c:	b084      	sub	sp, #16
 8003c6e:	af00      	add	r7, sp, #0
 8003c70:	60f8      	str	r0, [r7, #12]
 8003c72:	60b9      	str	r1, [r7, #8]
 8003c74:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003c76:	e02d      	b.n	8003cd4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f000 f88d 	bl	8003d98 <I2C_IsAcknowledgeFailed>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d001      	beq.n	8003c88 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e02d      	b.n	8003ce4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c8e:	d021      	beq.n	8003cd4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c90:	f7fe fb9e 	bl	80023d0 <HAL_GetTick>
 8003c94:	4602      	mov	r2, r0
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	68ba      	ldr	r2, [r7, #8]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d302      	bcc.n	8003ca6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d116      	bne.n	8003cd4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2220      	movs	r2, #32
 8003cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc0:	f043 0220 	orr.w	r2, r3, #32
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e007      	b.n	8003ce4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	f003 0304 	and.w	r3, r3, #4
 8003cde:	2b04      	cmp	r3, #4
 8003ce0:	d1ca      	bne.n	8003c78 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3710      	adds	r7, #16
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}

08003cec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003cf8:	e042      	b.n	8003d80 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	f003 0310 	and.w	r3, r3, #16
 8003d04:	2b10      	cmp	r3, #16
 8003d06:	d119      	bne.n	8003d3c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f06f 0210 	mvn.w	r2, #16
 8003d10:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e029      	b.n	8003d90 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d3c:	f7fe fb48 	bl	80023d0 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	68ba      	ldr	r2, [r7, #8]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d302      	bcc.n	8003d52 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d116      	bne.n	8003d80 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2200      	movs	r2, #0
 8003d56:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2220      	movs	r2, #32
 8003d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6c:	f043 0220 	orr.w	r2, r3, #32
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	2200      	movs	r2, #0
 8003d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e007      	b.n	8003d90 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d8a:	2b40      	cmp	r3, #64	; 0x40
 8003d8c:	d1b5      	bne.n	8003cfa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003d8e:	2300      	movs	r3, #0
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3710      	adds	r7, #16
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}

08003d98 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003daa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dae:	d11b      	bne.n	8003de8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003db8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dd4:	f043 0204 	orr.w	r2, r3, #4
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e000      	b.n	8003dea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003de8:	2300      	movs	r3, #0
}
 8003dea:	4618      	mov	r0, r3
 8003dec:	370c      	adds	r7, #12
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
	...

08003df8 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b083      	sub	sp, #12
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	460b      	mov	r3, r1
 8003e02:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
  
  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
 8003e04:	4b10      	ldr	r3, [pc, #64]	; (8003e48 <HAL_PWR_EnterSTOPMode+0x50>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f023 0203 	bic.w	r2, r3, #3
 8003e0c:	490e      	ldr	r1, [pc, #56]	; (8003e48 <HAL_PWR_EnterSTOPMode+0x50>)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	600b      	str	r3, [r1, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003e14:	4b0d      	ldr	r3, [pc, #52]	; (8003e4c <HAL_PWR_EnterSTOPMode+0x54>)
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	4a0c      	ldr	r2, [pc, #48]	; (8003e4c <HAL_PWR_EnterSTOPMode+0x54>)
 8003e1a:	f043 0304 	orr.w	r3, r3, #4
 8003e1e:	6113      	str	r3, [r2, #16]
  
  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8003e20:	78fb      	ldrb	r3, [r7, #3]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d101      	bne.n	8003e2a <HAL_PWR_EnterSTOPMode+0x32>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8003e26:	bf30      	wfi
 8003e28:	e002      	b.n	8003e30 <HAL_PWR_EnterSTOPMode+0x38>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8003e2a:	bf40      	sev
    __WFE();
 8003e2c:	bf20      	wfe
    __WFE();
 8003e2e:	bf20      	wfe
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
 8003e30:	4b06      	ldr	r3, [pc, #24]	; (8003e4c <HAL_PWR_EnterSTOPMode+0x54>)
 8003e32:	691b      	ldr	r3, [r3, #16]
 8003e34:	4a05      	ldr	r2, [pc, #20]	; (8003e4c <HAL_PWR_EnterSTOPMode+0x54>)
 8003e36:	f023 0304 	bic.w	r3, r3, #4
 8003e3a:	6113      	str	r3, [r2, #16]
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e46:	4770      	bx	lr
 8003e48:	40007000 	.word	0x40007000
 8003e4c:	e000ed00 	.word	0xe000ed00

08003e50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b086      	sub	sp, #24
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e25b      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0301 	and.w	r3, r3, #1
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d075      	beq.n	8003f5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e6e:	4ba3      	ldr	r3, [pc, #652]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 030c 	and.w	r3, r3, #12
 8003e76:	2b04      	cmp	r3, #4
 8003e78:	d00c      	beq.n	8003e94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e7a:	4ba0      	ldr	r3, [pc, #640]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003e82:	2b08      	cmp	r3, #8
 8003e84:	d112      	bne.n	8003eac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e86:	4b9d      	ldr	r3, [pc, #628]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e92:	d10b      	bne.n	8003eac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e94:	4b99      	ldr	r3, [pc, #612]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d05b      	beq.n	8003f58 <HAL_RCC_OscConfig+0x108>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d157      	bne.n	8003f58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e236      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eb4:	d106      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x74>
 8003eb6:	4b91      	ldr	r3, [pc, #580]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a90      	ldr	r2, [pc, #576]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003ebc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ec0:	6013      	str	r3, [r2, #0]
 8003ec2:	e01d      	b.n	8003f00 <HAL_RCC_OscConfig+0xb0>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ecc:	d10c      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x98>
 8003ece:	4b8b      	ldr	r3, [pc, #556]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a8a      	ldr	r2, [pc, #552]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003ed4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ed8:	6013      	str	r3, [r2, #0]
 8003eda:	4b88      	ldr	r3, [pc, #544]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a87      	ldr	r2, [pc, #540]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003ee0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ee4:	6013      	str	r3, [r2, #0]
 8003ee6:	e00b      	b.n	8003f00 <HAL_RCC_OscConfig+0xb0>
 8003ee8:	4b84      	ldr	r3, [pc, #528]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a83      	ldr	r2, [pc, #524]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003eee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ef2:	6013      	str	r3, [r2, #0]
 8003ef4:	4b81      	ldr	r3, [pc, #516]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	4a80      	ldr	r2, [pc, #512]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003efa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003efe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d013      	beq.n	8003f30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f08:	f7fe fa62 	bl	80023d0 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f0e:	e008      	b.n	8003f22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f10:	f7fe fa5e 	bl	80023d0 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	2b64      	cmp	r3, #100	; 0x64
 8003f1c:	d901      	bls.n	8003f22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f1e:	2303      	movs	r3, #3
 8003f20:	e1fb      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f22:	4b76      	ldr	r3, [pc, #472]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d0f0      	beq.n	8003f10 <HAL_RCC_OscConfig+0xc0>
 8003f2e:	e014      	b.n	8003f5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f30:	f7fe fa4e 	bl	80023d0 <HAL_GetTick>
 8003f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f36:	e008      	b.n	8003f4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f38:	f7fe fa4a 	bl	80023d0 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	2b64      	cmp	r3, #100	; 0x64
 8003f44:	d901      	bls.n	8003f4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e1e7      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003f4a:	4b6c      	ldr	r3, [pc, #432]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d1f0      	bne.n	8003f38 <HAL_RCC_OscConfig+0xe8>
 8003f56:	e000      	b.n	8003f5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0302 	and.w	r3, r3, #2
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d063      	beq.n	800402e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f66:	4b65      	ldr	r3, [pc, #404]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f003 030c 	and.w	r3, r3, #12
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00b      	beq.n	8003f8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f72:	4b62      	ldr	r3, [pc, #392]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003f7a:	2b08      	cmp	r3, #8
 8003f7c:	d11c      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f7e:	4b5f      	ldr	r3, [pc, #380]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d116      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f8a:	4b5c      	ldr	r3, [pc, #368]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d005      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x152>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d001      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e1bb      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fa2:	4b56      	ldr	r3, [pc, #344]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	00db      	lsls	r3, r3, #3
 8003fb0:	4952      	ldr	r1, [pc, #328]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fb6:	e03a      	b.n	800402e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d020      	beq.n	8004002 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003fc0:	4b4f      	ldr	r3, [pc, #316]	; (8004100 <HAL_RCC_OscConfig+0x2b0>)
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc6:	f7fe fa03 	bl	80023d0 <HAL_GetTick>
 8003fca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fcc:	e008      	b.n	8003fe0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fce:	f7fe f9ff 	bl	80023d0 <HAL_GetTick>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d901      	bls.n	8003fe0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e19c      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fe0:	4b46      	ldr	r3, [pc, #280]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0302 	and.w	r3, r3, #2
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d0f0      	beq.n	8003fce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fec:	4b43      	ldr	r3, [pc, #268]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	691b      	ldr	r3, [r3, #16]
 8003ff8:	00db      	lsls	r3, r3, #3
 8003ffa:	4940      	ldr	r1, [pc, #256]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	600b      	str	r3, [r1, #0]
 8004000:	e015      	b.n	800402e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004002:	4b3f      	ldr	r3, [pc, #252]	; (8004100 <HAL_RCC_OscConfig+0x2b0>)
 8004004:	2200      	movs	r2, #0
 8004006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004008:	f7fe f9e2 	bl	80023d0 <HAL_GetTick>
 800400c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800400e:	e008      	b.n	8004022 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004010:	f7fe f9de 	bl	80023d0 <HAL_GetTick>
 8004014:	4602      	mov	r2, r0
 8004016:	693b      	ldr	r3, [r7, #16]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	2b02      	cmp	r3, #2
 800401c:	d901      	bls.n	8004022 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e17b      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004022:	4b36      	ldr	r3, [pc, #216]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d1f0      	bne.n	8004010 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0308 	and.w	r3, r3, #8
 8004036:	2b00      	cmp	r3, #0
 8004038:	d030      	beq.n	800409c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d016      	beq.n	8004070 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004042:	4b30      	ldr	r3, [pc, #192]	; (8004104 <HAL_RCC_OscConfig+0x2b4>)
 8004044:	2201      	movs	r2, #1
 8004046:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004048:	f7fe f9c2 	bl	80023d0 <HAL_GetTick>
 800404c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800404e:	e008      	b.n	8004062 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004050:	f7fe f9be 	bl	80023d0 <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b02      	cmp	r3, #2
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e15b      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004062:	4b26      	ldr	r3, [pc, #152]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8004064:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004066:	f003 0302 	and.w	r3, r3, #2
 800406a:	2b00      	cmp	r3, #0
 800406c:	d0f0      	beq.n	8004050 <HAL_RCC_OscConfig+0x200>
 800406e:	e015      	b.n	800409c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004070:	4b24      	ldr	r3, [pc, #144]	; (8004104 <HAL_RCC_OscConfig+0x2b4>)
 8004072:	2200      	movs	r2, #0
 8004074:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004076:	f7fe f9ab 	bl	80023d0 <HAL_GetTick>
 800407a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800407c:	e008      	b.n	8004090 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800407e:	f7fe f9a7 	bl	80023d0 <HAL_GetTick>
 8004082:	4602      	mov	r2, r0
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	2b02      	cmp	r3, #2
 800408a:	d901      	bls.n	8004090 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	e144      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004090:	4b1a      	ldr	r3, [pc, #104]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 8004092:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004094:	f003 0302 	and.w	r3, r3, #2
 8004098:	2b00      	cmp	r3, #0
 800409a:	d1f0      	bne.n	800407e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0304 	and.w	r3, r3, #4
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	f000 80a0 	beq.w	80041ea <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040aa:	2300      	movs	r3, #0
 80040ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040ae:	4b13      	ldr	r3, [pc, #76]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 80040b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d10f      	bne.n	80040da <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040ba:	2300      	movs	r3, #0
 80040bc:	60bb      	str	r3, [r7, #8]
 80040be:	4b0f      	ldr	r3, [pc, #60]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 80040c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c2:	4a0e      	ldr	r2, [pc, #56]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 80040c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040c8:	6413      	str	r3, [r2, #64]	; 0x40
 80040ca:	4b0c      	ldr	r3, [pc, #48]	; (80040fc <HAL_RCC_OscConfig+0x2ac>)
 80040cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040d2:	60bb      	str	r3, [r7, #8]
 80040d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80040d6:	2301      	movs	r3, #1
 80040d8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040da:	4b0b      	ldr	r3, [pc, #44]	; (8004108 <HAL_RCC_OscConfig+0x2b8>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d121      	bne.n	800412a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80040e6:	4b08      	ldr	r3, [pc, #32]	; (8004108 <HAL_RCC_OscConfig+0x2b8>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4a07      	ldr	r2, [pc, #28]	; (8004108 <HAL_RCC_OscConfig+0x2b8>)
 80040ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80040f2:	f7fe f96d 	bl	80023d0 <HAL_GetTick>
 80040f6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040f8:	e011      	b.n	800411e <HAL_RCC_OscConfig+0x2ce>
 80040fa:	bf00      	nop
 80040fc:	40023800 	.word	0x40023800
 8004100:	42470000 	.word	0x42470000
 8004104:	42470e80 	.word	0x42470e80
 8004108:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800410c:	f7fe f960 	bl	80023d0 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b02      	cmp	r3, #2
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e0fd      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800411e:	4b81      	ldr	r3, [pc, #516]	; (8004324 <HAL_RCC_OscConfig+0x4d4>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004126:	2b00      	cmp	r3, #0
 8004128:	d0f0      	beq.n	800410c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	2b01      	cmp	r3, #1
 8004130:	d106      	bne.n	8004140 <HAL_RCC_OscConfig+0x2f0>
 8004132:	4b7d      	ldr	r3, [pc, #500]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 8004134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004136:	4a7c      	ldr	r2, [pc, #496]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 8004138:	f043 0301 	orr.w	r3, r3, #1
 800413c:	6713      	str	r3, [r2, #112]	; 0x70
 800413e:	e01c      	b.n	800417a <HAL_RCC_OscConfig+0x32a>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	2b05      	cmp	r3, #5
 8004146:	d10c      	bne.n	8004162 <HAL_RCC_OscConfig+0x312>
 8004148:	4b77      	ldr	r3, [pc, #476]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 800414a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800414c:	4a76      	ldr	r2, [pc, #472]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 800414e:	f043 0304 	orr.w	r3, r3, #4
 8004152:	6713      	str	r3, [r2, #112]	; 0x70
 8004154:	4b74      	ldr	r3, [pc, #464]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 8004156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004158:	4a73      	ldr	r2, [pc, #460]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 800415a:	f043 0301 	orr.w	r3, r3, #1
 800415e:	6713      	str	r3, [r2, #112]	; 0x70
 8004160:	e00b      	b.n	800417a <HAL_RCC_OscConfig+0x32a>
 8004162:	4b71      	ldr	r3, [pc, #452]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 8004164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004166:	4a70      	ldr	r2, [pc, #448]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 8004168:	f023 0301 	bic.w	r3, r3, #1
 800416c:	6713      	str	r3, [r2, #112]	; 0x70
 800416e:	4b6e      	ldr	r3, [pc, #440]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 8004170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004172:	4a6d      	ldr	r2, [pc, #436]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 8004174:	f023 0304 	bic.w	r3, r3, #4
 8004178:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	2b00      	cmp	r3, #0
 8004180:	d015      	beq.n	80041ae <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004182:	f7fe f925 	bl	80023d0 <HAL_GetTick>
 8004186:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004188:	e00a      	b.n	80041a0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800418a:	f7fe f921 	bl	80023d0 <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	f241 3288 	movw	r2, #5000	; 0x1388
 8004198:	4293      	cmp	r3, r2
 800419a:	d901      	bls.n	80041a0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	e0bc      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041a0:	4b61      	ldr	r3, [pc, #388]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 80041a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d0ee      	beq.n	800418a <HAL_RCC_OscConfig+0x33a>
 80041ac:	e014      	b.n	80041d8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041ae:	f7fe f90f 	bl	80023d0 <HAL_GetTick>
 80041b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041b4:	e00a      	b.n	80041cc <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80041b6:	f7fe f90b 	bl	80023d0 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d901      	bls.n	80041cc <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e0a6      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80041cc:	4b56      	ldr	r3, [pc, #344]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 80041ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1ee      	bne.n	80041b6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80041d8:	7dfb      	ldrb	r3, [r7, #23]
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d105      	bne.n	80041ea <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80041de:	4b52      	ldr	r3, [pc, #328]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 80041e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e2:	4a51      	ldr	r2, [pc, #324]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 80041e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041e8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	f000 8092 	beq.w	8004318 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80041f4:	4b4c      	ldr	r3, [pc, #304]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	f003 030c 	and.w	r3, r3, #12
 80041fc:	2b08      	cmp	r3, #8
 80041fe:	d05c      	beq.n	80042ba <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	699b      	ldr	r3, [r3, #24]
 8004204:	2b02      	cmp	r3, #2
 8004206:	d141      	bne.n	800428c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004208:	4b48      	ldr	r3, [pc, #288]	; (800432c <HAL_RCC_OscConfig+0x4dc>)
 800420a:	2200      	movs	r2, #0
 800420c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800420e:	f7fe f8df 	bl	80023d0 <HAL_GetTick>
 8004212:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004214:	e008      	b.n	8004228 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004216:	f7fe f8db 	bl	80023d0 <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	2b02      	cmp	r3, #2
 8004222:	d901      	bls.n	8004228 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	e078      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004228:	4b3f      	ldr	r3, [pc, #252]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d1f0      	bne.n	8004216 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	69da      	ldr	r2, [r3, #28]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6a1b      	ldr	r3, [r3, #32]
 800423c:	431a      	orrs	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004242:	019b      	lsls	r3, r3, #6
 8004244:	431a      	orrs	r2, r3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800424a:	085b      	lsrs	r3, r3, #1
 800424c:	3b01      	subs	r3, #1
 800424e:	041b      	lsls	r3, r3, #16
 8004250:	431a      	orrs	r2, r3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004256:	061b      	lsls	r3, r3, #24
 8004258:	4933      	ldr	r1, [pc, #204]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 800425a:	4313      	orrs	r3, r2
 800425c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800425e:	4b33      	ldr	r3, [pc, #204]	; (800432c <HAL_RCC_OscConfig+0x4dc>)
 8004260:	2201      	movs	r2, #1
 8004262:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004264:	f7fe f8b4 	bl	80023d0 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800426a:	e008      	b.n	800427e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800426c:	f7fe f8b0 	bl	80023d0 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	2b02      	cmp	r3, #2
 8004278:	d901      	bls.n	800427e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800427a:	2303      	movs	r3, #3
 800427c:	e04d      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800427e:	4b2a      	ldr	r3, [pc, #168]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d0f0      	beq.n	800426c <HAL_RCC_OscConfig+0x41c>
 800428a:	e045      	b.n	8004318 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800428c:	4b27      	ldr	r3, [pc, #156]	; (800432c <HAL_RCC_OscConfig+0x4dc>)
 800428e:	2200      	movs	r2, #0
 8004290:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004292:	f7fe f89d 	bl	80023d0 <HAL_GetTick>
 8004296:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004298:	e008      	b.n	80042ac <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800429a:	f7fe f899 	bl	80023d0 <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e036      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ac:	4b1e      	ldr	r3, [pc, #120]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d1f0      	bne.n	800429a <HAL_RCC_OscConfig+0x44a>
 80042b8:	e02e      	b.n	8004318 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	699b      	ldr	r3, [r3, #24]
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d101      	bne.n	80042c6 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e029      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80042c6:	4b18      	ldr	r3, [pc, #96]	; (8004328 <HAL_RCC_OscConfig+0x4d8>)
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	69db      	ldr	r3, [r3, #28]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d11c      	bne.n	8004314 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d115      	bne.n	8004314 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80042ee:	4013      	ands	r3, r2
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d10d      	bne.n	8004314 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004302:	429a      	cmp	r2, r3
 8004304:	d106      	bne.n	8004314 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004310:	429a      	cmp	r2, r3
 8004312:	d001      	beq.n	8004318 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e000      	b.n	800431a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8004318:	2300      	movs	r3, #0
}
 800431a:	4618      	mov	r0, r3
 800431c:	3718      	adds	r7, #24
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	40007000 	.word	0x40007000
 8004328:	40023800 	.word	0x40023800
 800432c:	42470060 	.word	0x42470060

08004330 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b084      	sub	sp, #16
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d101      	bne.n	8004344 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e0cc      	b.n	80044de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004344:	4b68      	ldr	r3, [pc, #416]	; (80044e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 030f 	and.w	r3, r3, #15
 800434c:	683a      	ldr	r2, [r7, #0]
 800434e:	429a      	cmp	r2, r3
 8004350:	d90c      	bls.n	800436c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004352:	4b65      	ldr	r3, [pc, #404]	; (80044e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004354:	683a      	ldr	r2, [r7, #0]
 8004356:	b2d2      	uxtb	r2, r2
 8004358:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800435a:	4b63      	ldr	r3, [pc, #396]	; (80044e8 <HAL_RCC_ClockConfig+0x1b8>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 030f 	and.w	r3, r3, #15
 8004362:	683a      	ldr	r2, [r7, #0]
 8004364:	429a      	cmp	r2, r3
 8004366:	d001      	beq.n	800436c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e0b8      	b.n	80044de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0302 	and.w	r3, r3, #2
 8004374:	2b00      	cmp	r3, #0
 8004376:	d020      	beq.n	80043ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f003 0304 	and.w	r3, r3, #4
 8004380:	2b00      	cmp	r3, #0
 8004382:	d005      	beq.n	8004390 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004384:	4b59      	ldr	r3, [pc, #356]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 8004386:	689b      	ldr	r3, [r3, #8]
 8004388:	4a58      	ldr	r2, [pc, #352]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 800438a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800438e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f003 0308 	and.w	r3, r3, #8
 8004398:	2b00      	cmp	r3, #0
 800439a:	d005      	beq.n	80043a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800439c:	4b53      	ldr	r3, [pc, #332]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	4a52      	ldr	r2, [pc, #328]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 80043a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80043a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043a8:	4b50      	ldr	r3, [pc, #320]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	494d      	ldr	r1, [pc, #308]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 80043b6:	4313      	orrs	r3, r2
 80043b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0301 	and.w	r3, r3, #1
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d044      	beq.n	8004450 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d107      	bne.n	80043de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043ce:	4b47      	ldr	r3, [pc, #284]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d119      	bne.n	800440e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e07f      	b.n	80044de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	d003      	beq.n	80043ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80043ea:	2b03      	cmp	r3, #3
 80043ec:	d107      	bne.n	80043fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043ee:	4b3f      	ldr	r3, [pc, #252]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d109      	bne.n	800440e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e06f      	b.n	80044de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043fe:	4b3b      	ldr	r3, [pc, #236]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0302 	and.w	r3, r3, #2
 8004406:	2b00      	cmp	r3, #0
 8004408:	d101      	bne.n	800440e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e067      	b.n	80044de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800440e:	4b37      	ldr	r3, [pc, #220]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f023 0203 	bic.w	r2, r3, #3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	4934      	ldr	r1, [pc, #208]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 800441c:	4313      	orrs	r3, r2
 800441e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004420:	f7fd ffd6 	bl	80023d0 <HAL_GetTick>
 8004424:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004426:	e00a      	b.n	800443e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004428:	f7fd ffd2 	bl	80023d0 <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	f241 3288 	movw	r2, #5000	; 0x1388
 8004436:	4293      	cmp	r3, r2
 8004438:	d901      	bls.n	800443e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e04f      	b.n	80044de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800443e:	4b2b      	ldr	r3, [pc, #172]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	f003 020c 	and.w	r2, r3, #12
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	429a      	cmp	r2, r3
 800444e:	d1eb      	bne.n	8004428 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004450:	4b25      	ldr	r3, [pc, #148]	; (80044e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 030f 	and.w	r3, r3, #15
 8004458:	683a      	ldr	r2, [r7, #0]
 800445a:	429a      	cmp	r2, r3
 800445c:	d20c      	bcs.n	8004478 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800445e:	4b22      	ldr	r3, [pc, #136]	; (80044e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004460:	683a      	ldr	r2, [r7, #0]
 8004462:	b2d2      	uxtb	r2, r2
 8004464:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004466:	4b20      	ldr	r3, [pc, #128]	; (80044e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 030f 	and.w	r3, r3, #15
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	429a      	cmp	r2, r3
 8004472:	d001      	beq.n	8004478 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e032      	b.n	80044de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	2b00      	cmp	r3, #0
 8004482:	d008      	beq.n	8004496 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004484:	4b19      	ldr	r3, [pc, #100]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	4916      	ldr	r1, [pc, #88]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 8004492:	4313      	orrs	r3, r2
 8004494:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f003 0308 	and.w	r3, r3, #8
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d009      	beq.n	80044b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044a2:	4b12      	ldr	r3, [pc, #72]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	00db      	lsls	r3, r3, #3
 80044b0:	490e      	ldr	r1, [pc, #56]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 80044b2:	4313      	orrs	r3, r2
 80044b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80044b6:	f000 f821 	bl	80044fc <HAL_RCC_GetSysClockFreq>
 80044ba:	4602      	mov	r2, r0
 80044bc:	4b0b      	ldr	r3, [pc, #44]	; (80044ec <HAL_RCC_ClockConfig+0x1bc>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	091b      	lsrs	r3, r3, #4
 80044c2:	f003 030f 	and.w	r3, r3, #15
 80044c6:	490a      	ldr	r1, [pc, #40]	; (80044f0 <HAL_RCC_ClockConfig+0x1c0>)
 80044c8:	5ccb      	ldrb	r3, [r1, r3]
 80044ca:	fa22 f303 	lsr.w	r3, r2, r3
 80044ce:	4a09      	ldr	r2, [pc, #36]	; (80044f4 <HAL_RCC_ClockConfig+0x1c4>)
 80044d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80044d2:	4b09      	ldr	r3, [pc, #36]	; (80044f8 <HAL_RCC_ClockConfig+0x1c8>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4618      	mov	r0, r3
 80044d8:	f7fd ff36 	bl	8002348 <HAL_InitTick>

  return HAL_OK;
 80044dc:	2300      	movs	r3, #0
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3710      	adds	r7, #16
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	40023c00 	.word	0x40023c00
 80044ec:	40023800 	.word	0x40023800
 80044f0:	0800f2a8 	.word	0x0800f2a8
 80044f4:	20000008 	.word	0x20000008
 80044f8:	2000000c 	.word	0x2000000c

080044fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80044fc:	b5b0      	push	{r4, r5, r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004502:	2100      	movs	r1, #0
 8004504:	6079      	str	r1, [r7, #4]
 8004506:	2100      	movs	r1, #0
 8004508:	60f9      	str	r1, [r7, #12]
 800450a:	2100      	movs	r1, #0
 800450c:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800450e:	2100      	movs	r1, #0
 8004510:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004512:	4952      	ldr	r1, [pc, #328]	; (800465c <HAL_RCC_GetSysClockFreq+0x160>)
 8004514:	6889      	ldr	r1, [r1, #8]
 8004516:	f001 010c 	and.w	r1, r1, #12
 800451a:	2908      	cmp	r1, #8
 800451c:	d00d      	beq.n	800453a <HAL_RCC_GetSysClockFreq+0x3e>
 800451e:	2908      	cmp	r1, #8
 8004520:	f200 8094 	bhi.w	800464c <HAL_RCC_GetSysClockFreq+0x150>
 8004524:	2900      	cmp	r1, #0
 8004526:	d002      	beq.n	800452e <HAL_RCC_GetSysClockFreq+0x32>
 8004528:	2904      	cmp	r1, #4
 800452a:	d003      	beq.n	8004534 <HAL_RCC_GetSysClockFreq+0x38>
 800452c:	e08e      	b.n	800464c <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800452e:	4b4c      	ldr	r3, [pc, #304]	; (8004660 <HAL_RCC_GetSysClockFreq+0x164>)
 8004530:	60bb      	str	r3, [r7, #8]
       break;
 8004532:	e08e      	b.n	8004652 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004534:	4b4b      	ldr	r3, [pc, #300]	; (8004664 <HAL_RCC_GetSysClockFreq+0x168>)
 8004536:	60bb      	str	r3, [r7, #8]
      break;
 8004538:	e08b      	b.n	8004652 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800453a:	4948      	ldr	r1, [pc, #288]	; (800465c <HAL_RCC_GetSysClockFreq+0x160>)
 800453c:	6849      	ldr	r1, [r1, #4]
 800453e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8004542:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004544:	4945      	ldr	r1, [pc, #276]	; (800465c <HAL_RCC_GetSysClockFreq+0x160>)
 8004546:	6849      	ldr	r1, [r1, #4]
 8004548:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 800454c:	2900      	cmp	r1, #0
 800454e:	d024      	beq.n	800459a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004550:	4942      	ldr	r1, [pc, #264]	; (800465c <HAL_RCC_GetSysClockFreq+0x160>)
 8004552:	6849      	ldr	r1, [r1, #4]
 8004554:	0989      	lsrs	r1, r1, #6
 8004556:	4608      	mov	r0, r1
 8004558:	f04f 0100 	mov.w	r1, #0
 800455c:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004560:	f04f 0500 	mov.w	r5, #0
 8004564:	ea00 0204 	and.w	r2, r0, r4
 8004568:	ea01 0305 	and.w	r3, r1, r5
 800456c:	493d      	ldr	r1, [pc, #244]	; (8004664 <HAL_RCC_GetSysClockFreq+0x168>)
 800456e:	fb01 f003 	mul.w	r0, r1, r3
 8004572:	2100      	movs	r1, #0
 8004574:	fb01 f102 	mul.w	r1, r1, r2
 8004578:	1844      	adds	r4, r0, r1
 800457a:	493a      	ldr	r1, [pc, #232]	; (8004664 <HAL_RCC_GetSysClockFreq+0x168>)
 800457c:	fba2 0101 	umull	r0, r1, r2, r1
 8004580:	1863      	adds	r3, r4, r1
 8004582:	4619      	mov	r1, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	461a      	mov	r2, r3
 8004588:	f04f 0300 	mov.w	r3, #0
 800458c:	f7fc fb34 	bl	8000bf8 <__aeabi_uldivmod>
 8004590:	4602      	mov	r2, r0
 8004592:	460b      	mov	r3, r1
 8004594:	4613      	mov	r3, r2
 8004596:	60fb      	str	r3, [r7, #12]
 8004598:	e04a      	b.n	8004630 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800459a:	4b30      	ldr	r3, [pc, #192]	; (800465c <HAL_RCC_GetSysClockFreq+0x160>)
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	099b      	lsrs	r3, r3, #6
 80045a0:	461a      	mov	r2, r3
 80045a2:	f04f 0300 	mov.w	r3, #0
 80045a6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80045aa:	f04f 0100 	mov.w	r1, #0
 80045ae:	ea02 0400 	and.w	r4, r2, r0
 80045b2:	ea03 0501 	and.w	r5, r3, r1
 80045b6:	4620      	mov	r0, r4
 80045b8:	4629      	mov	r1, r5
 80045ba:	f04f 0200 	mov.w	r2, #0
 80045be:	f04f 0300 	mov.w	r3, #0
 80045c2:	014b      	lsls	r3, r1, #5
 80045c4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80045c8:	0142      	lsls	r2, r0, #5
 80045ca:	4610      	mov	r0, r2
 80045cc:	4619      	mov	r1, r3
 80045ce:	1b00      	subs	r0, r0, r4
 80045d0:	eb61 0105 	sbc.w	r1, r1, r5
 80045d4:	f04f 0200 	mov.w	r2, #0
 80045d8:	f04f 0300 	mov.w	r3, #0
 80045dc:	018b      	lsls	r3, r1, #6
 80045de:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80045e2:	0182      	lsls	r2, r0, #6
 80045e4:	1a12      	subs	r2, r2, r0
 80045e6:	eb63 0301 	sbc.w	r3, r3, r1
 80045ea:	f04f 0000 	mov.w	r0, #0
 80045ee:	f04f 0100 	mov.w	r1, #0
 80045f2:	00d9      	lsls	r1, r3, #3
 80045f4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80045f8:	00d0      	lsls	r0, r2, #3
 80045fa:	4602      	mov	r2, r0
 80045fc:	460b      	mov	r3, r1
 80045fe:	1912      	adds	r2, r2, r4
 8004600:	eb45 0303 	adc.w	r3, r5, r3
 8004604:	f04f 0000 	mov.w	r0, #0
 8004608:	f04f 0100 	mov.w	r1, #0
 800460c:	0299      	lsls	r1, r3, #10
 800460e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004612:	0290      	lsls	r0, r2, #10
 8004614:	4602      	mov	r2, r0
 8004616:	460b      	mov	r3, r1
 8004618:	4610      	mov	r0, r2
 800461a:	4619      	mov	r1, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	461a      	mov	r2, r3
 8004620:	f04f 0300 	mov.w	r3, #0
 8004624:	f7fc fae8 	bl	8000bf8 <__aeabi_uldivmod>
 8004628:	4602      	mov	r2, r0
 800462a:	460b      	mov	r3, r1
 800462c:	4613      	mov	r3, r2
 800462e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004630:	4b0a      	ldr	r3, [pc, #40]	; (800465c <HAL_RCC_GetSysClockFreq+0x160>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	0c1b      	lsrs	r3, r3, #16
 8004636:	f003 0303 	and.w	r3, r3, #3
 800463a:	3301      	adds	r3, #1
 800463c:	005b      	lsls	r3, r3, #1
 800463e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004640:	68fa      	ldr	r2, [r7, #12]
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	fbb2 f3f3 	udiv	r3, r2, r3
 8004648:	60bb      	str	r3, [r7, #8]
      break;
 800464a:	e002      	b.n	8004652 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800464c:	4b04      	ldr	r3, [pc, #16]	; (8004660 <HAL_RCC_GetSysClockFreq+0x164>)
 800464e:	60bb      	str	r3, [r7, #8]
      break;
 8004650:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004652:	68bb      	ldr	r3, [r7, #8]
}
 8004654:	4618      	mov	r0, r3
 8004656:	3710      	adds	r7, #16
 8004658:	46bd      	mov	sp, r7
 800465a:	bdb0      	pop	{r4, r5, r7, pc}
 800465c:	40023800 	.word	0x40023800
 8004660:	00f42400 	.word	0x00f42400
 8004664:	017d7840 	.word	0x017d7840

08004668 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004668:	b480      	push	{r7}
 800466a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800466c:	4b03      	ldr	r3, [pc, #12]	; (800467c <HAL_RCC_GetHCLKFreq+0x14>)
 800466e:	681b      	ldr	r3, [r3, #0]
}
 8004670:	4618      	mov	r0, r3
 8004672:	46bd      	mov	sp, r7
 8004674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004678:	4770      	bx	lr
 800467a:	bf00      	nop
 800467c:	20000008 	.word	0x20000008

08004680 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004684:	f7ff fff0 	bl	8004668 <HAL_RCC_GetHCLKFreq>
 8004688:	4602      	mov	r2, r0
 800468a:	4b05      	ldr	r3, [pc, #20]	; (80046a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	0a9b      	lsrs	r3, r3, #10
 8004690:	f003 0307 	and.w	r3, r3, #7
 8004694:	4903      	ldr	r1, [pc, #12]	; (80046a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004696:	5ccb      	ldrb	r3, [r1, r3]
 8004698:	fa22 f303 	lsr.w	r3, r2, r3
}
 800469c:	4618      	mov	r0, r3
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	40023800 	.word	0x40023800
 80046a4:	0800f2b8 	.word	0x0800f2b8

080046a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80046ac:	f7ff ffdc 	bl	8004668 <HAL_RCC_GetHCLKFreq>
 80046b0:	4602      	mov	r2, r0
 80046b2:	4b05      	ldr	r3, [pc, #20]	; (80046c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	0b5b      	lsrs	r3, r3, #13
 80046b8:	f003 0307 	and.w	r3, r3, #7
 80046bc:	4903      	ldr	r1, [pc, #12]	; (80046cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80046be:	5ccb      	ldrb	r3, [r1, r3]
 80046c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	40023800 	.word	0x40023800
 80046cc:	0800f2b8 	.word	0x0800f2b8

080046d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b082      	sub	sp, #8
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d101      	bne.n	80046e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e056      	b.n	8004790 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2200      	movs	r2, #0
 80046e6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d106      	bne.n	8004702 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046fc:	6878      	ldr	r0, [r7, #4]
 80046fe:	f7fd fb49 	bl	8001d94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2202      	movs	r2, #2
 8004706:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004718:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	685a      	ldr	r2, [r3, #4]
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	689b      	ldr	r3, [r3, #8]
 8004722:	431a      	orrs	r2, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	68db      	ldr	r3, [r3, #12]
 8004728:	431a      	orrs	r2, r3
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	431a      	orrs	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	695b      	ldr	r3, [r3, #20]
 8004734:	431a      	orrs	r2, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	699b      	ldr	r3, [r3, #24]
 800473a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800473e:	431a      	orrs	r2, r3
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	69db      	ldr	r3, [r3, #28]
 8004744:	431a      	orrs	r2, r3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	ea42 0103 	orr.w	r1, r2, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	430a      	orrs	r2, r1
 8004758:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	699b      	ldr	r3, [r3, #24]
 800475e:	0c1b      	lsrs	r3, r3, #16
 8004760:	f003 0104 	and.w	r1, r3, #4
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	430a      	orrs	r2, r1
 800476e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	69da      	ldr	r2, [r3, #28]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800477e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2201      	movs	r2, #1
 800478a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	3708      	adds	r7, #8
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}

08004798 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b088      	sub	sp, #32
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	60b9      	str	r1, [r7, #8]
 80047a2:	603b      	str	r3, [r7, #0]
 80047a4:	4613      	mov	r3, r2
 80047a6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80047a8:	2300      	movs	r3, #0
 80047aa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d101      	bne.n	80047ba <HAL_SPI_Transmit+0x22>
 80047b6:	2302      	movs	r3, #2
 80047b8:	e11e      	b.n	80049f8 <HAL_SPI_Transmit+0x260>
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2201      	movs	r2, #1
 80047be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047c2:	f7fd fe05 	bl	80023d0 <HAL_GetTick>
 80047c6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80047c8:	88fb      	ldrh	r3, [r7, #6]
 80047ca:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047d2:	b2db      	uxtb	r3, r3
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d002      	beq.n	80047de <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80047d8:	2302      	movs	r3, #2
 80047da:	77fb      	strb	r3, [r7, #31]
    goto error;
 80047dc:	e103      	b.n	80049e6 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d002      	beq.n	80047ea <HAL_SPI_Transmit+0x52>
 80047e4:	88fb      	ldrh	r3, [r7, #6]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d102      	bne.n	80047f0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	77fb      	strb	r3, [r7, #31]
    goto error;
 80047ee:	e0fa      	b.n	80049e6 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2203      	movs	r2, #3
 80047f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	68ba      	ldr	r2, [r7, #8]
 8004802:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	88fa      	ldrh	r2, [r7, #6]
 8004808:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	88fa      	ldrh	r2, [r7, #6]
 800480e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2200      	movs	r2, #0
 8004820:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	2200      	movs	r2, #0
 8004826:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2200      	movs	r2, #0
 800482c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004836:	d107      	bne.n	8004848 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004846:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004852:	2b40      	cmp	r3, #64	; 0x40
 8004854:	d007      	beq.n	8004866 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004864:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	68db      	ldr	r3, [r3, #12]
 800486a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800486e:	d14b      	bne.n	8004908 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d002      	beq.n	800487e <HAL_SPI_Transmit+0xe6>
 8004878:	8afb      	ldrh	r3, [r7, #22]
 800487a:	2b01      	cmp	r3, #1
 800487c:	d13e      	bne.n	80048fc <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004882:	881a      	ldrh	r2, [r3, #0]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800488e:	1c9a      	adds	r2, r3, #2
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004898:	b29b      	uxth	r3, r3
 800489a:	3b01      	subs	r3, #1
 800489c:	b29a      	uxth	r2, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80048a2:	e02b      	b.n	80048fc <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 0302 	and.w	r3, r3, #2
 80048ae:	2b02      	cmp	r3, #2
 80048b0:	d112      	bne.n	80048d8 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b6:	881a      	ldrh	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c2:	1c9a      	adds	r2, r3, #2
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	3b01      	subs	r3, #1
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	86da      	strh	r2, [r3, #54]	; 0x36
 80048d6:	e011      	b.n	80048fc <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048d8:	f7fd fd7a 	bl	80023d0 <HAL_GetTick>
 80048dc:	4602      	mov	r2, r0
 80048de:	69bb      	ldr	r3, [r7, #24]
 80048e0:	1ad3      	subs	r3, r2, r3
 80048e2:	683a      	ldr	r2, [r7, #0]
 80048e4:	429a      	cmp	r2, r3
 80048e6:	d803      	bhi.n	80048f0 <HAL_SPI_Transmit+0x158>
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ee:	d102      	bne.n	80048f6 <HAL_SPI_Transmit+0x15e>
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d102      	bne.n	80048fc <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80048fa:	e074      	b.n	80049e6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004900:	b29b      	uxth	r3, r3
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1ce      	bne.n	80048a4 <HAL_SPI_Transmit+0x10c>
 8004906:	e04c      	b.n	80049a2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d002      	beq.n	8004916 <HAL_SPI_Transmit+0x17e>
 8004910:	8afb      	ldrh	r3, [r7, #22]
 8004912:	2b01      	cmp	r3, #1
 8004914:	d140      	bne.n	8004998 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	330c      	adds	r3, #12
 8004920:	7812      	ldrb	r2, [r2, #0]
 8004922:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004928:	1c5a      	adds	r2, r3, #1
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004932:	b29b      	uxth	r3, r3
 8004934:	3b01      	subs	r3, #1
 8004936:	b29a      	uxth	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800493c:	e02c      	b.n	8004998 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f003 0302 	and.w	r3, r3, #2
 8004948:	2b02      	cmp	r3, #2
 800494a:	d113      	bne.n	8004974 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	330c      	adds	r3, #12
 8004956:	7812      	ldrb	r2, [r2, #0]
 8004958:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800495e:	1c5a      	adds	r2, r3, #1
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004968:	b29b      	uxth	r3, r3
 800496a:	3b01      	subs	r3, #1
 800496c:	b29a      	uxth	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	86da      	strh	r2, [r3, #54]	; 0x36
 8004972:	e011      	b.n	8004998 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004974:	f7fd fd2c 	bl	80023d0 <HAL_GetTick>
 8004978:	4602      	mov	r2, r0
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	683a      	ldr	r2, [r7, #0]
 8004980:	429a      	cmp	r2, r3
 8004982:	d803      	bhi.n	800498c <HAL_SPI_Transmit+0x1f4>
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800498a:	d102      	bne.n	8004992 <HAL_SPI_Transmit+0x1fa>
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d102      	bne.n	8004998 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004996:	e026      	b.n	80049e6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800499c:	b29b      	uxth	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1cd      	bne.n	800493e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	6839      	ldr	r1, [r7, #0]
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f000 fba4 	bl	80050f4 <SPI_EndRxTxTransaction>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d002      	beq.n	80049b8 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2220      	movs	r2, #32
 80049b6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d10a      	bne.n	80049d6 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049c0:	2300      	movs	r3, #0
 80049c2:	613b      	str	r3, [r7, #16]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	613b      	str	r3, [r7, #16]
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	613b      	str	r3, [r7, #16]
 80049d4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d002      	beq.n	80049e4 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	77fb      	strb	r3, [r7, #31]
 80049e2:	e000      	b.n	80049e6 <HAL_SPI_Transmit+0x24e>
  }

error:
 80049e4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2201      	movs	r2, #1
 80049ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80049f6:	7ffb      	ldrb	r3, [r7, #31]
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3720      	adds	r7, #32
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b088      	sub	sp, #32
 8004a04:	af02      	add	r7, sp, #8
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	603b      	str	r3, [r7, #0]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a10:	2300      	movs	r3, #0
 8004a12:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a1c:	d112      	bne.n	8004a44 <HAL_SPI_Receive+0x44>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d10e      	bne.n	8004a44 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2204      	movs	r2, #4
 8004a2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004a2e:	88fa      	ldrh	r2, [r7, #6]
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	9300      	str	r3, [sp, #0]
 8004a34:	4613      	mov	r3, r2
 8004a36:	68ba      	ldr	r2, [r7, #8]
 8004a38:	68b9      	ldr	r1, [r7, #8]
 8004a3a:	68f8      	ldr	r0, [r7, #12]
 8004a3c:	f000 f8e9 	bl	8004c12 <HAL_SPI_TransmitReceive>
 8004a40:	4603      	mov	r3, r0
 8004a42:	e0e2      	b.n	8004c0a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d101      	bne.n	8004a52 <HAL_SPI_Receive+0x52>
 8004a4e:	2302      	movs	r3, #2
 8004a50:	e0db      	b.n	8004c0a <HAL_SPI_Receive+0x20a>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2201      	movs	r2, #1
 8004a56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a5a:	f7fd fcb9 	bl	80023d0 <HAL_GetTick>
 8004a5e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a66:	b2db      	uxtb	r3, r3
 8004a68:	2b01      	cmp	r3, #1
 8004a6a:	d002      	beq.n	8004a72 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004a6c:	2302      	movs	r3, #2
 8004a6e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a70:	e0c2      	b.n	8004bf8 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d002      	beq.n	8004a7e <HAL_SPI_Receive+0x7e>
 8004a78:	88fb      	ldrh	r3, [r7, #6]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d102      	bne.n	8004a84 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a82:	e0b9      	b.n	8004bf8 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2204      	movs	r2, #4
 8004a88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	68ba      	ldr	r2, [r7, #8]
 8004a96:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	88fa      	ldrh	r2, [r7, #6]
 8004a9c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	88fa      	ldrh	r2, [r7, #6]
 8004aa2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2200      	movs	r2, #0
 8004aae:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004aca:	d107      	bne.n	8004adc <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	681a      	ldr	r2, [r3, #0]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004ada:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ae6:	2b40      	cmp	r3, #64	; 0x40
 8004ae8:	d007      	beq.n	8004afa <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004af8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	68db      	ldr	r3, [r3, #12]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d162      	bne.n	8004bc8 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004b02:	e02e      	b.n	8004b62 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	f003 0301 	and.w	r3, r3, #1
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d115      	bne.n	8004b3e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f103 020c 	add.w	r2, r3, #12
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b1e:	7812      	ldrb	r2, [r2, #0]
 8004b20:	b2d2      	uxtb	r2, r2
 8004b22:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b28:	1c5a      	adds	r2, r3, #1
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	3b01      	subs	r3, #1
 8004b36:	b29a      	uxth	r2, r3
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004b3c:	e011      	b.n	8004b62 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b3e:	f7fd fc47 	bl	80023d0 <HAL_GetTick>
 8004b42:	4602      	mov	r2, r0
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	1ad3      	subs	r3, r2, r3
 8004b48:	683a      	ldr	r2, [r7, #0]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d803      	bhi.n	8004b56 <HAL_SPI_Receive+0x156>
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b54:	d102      	bne.n	8004b5c <HAL_SPI_Receive+0x15c>
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d102      	bne.n	8004b62 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004b60:	e04a      	b.n	8004bf8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d1cb      	bne.n	8004b04 <HAL_SPI_Receive+0x104>
 8004b6c:	e031      	b.n	8004bd2 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d113      	bne.n	8004ba4 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	68da      	ldr	r2, [r3, #12]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b86:	b292      	uxth	r2, r2
 8004b88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b8e:	1c9a      	adds	r2, r3, #2
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b98:	b29b      	uxth	r3, r3
 8004b9a:	3b01      	subs	r3, #1
 8004b9c:	b29a      	uxth	r2, r3
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ba2:	e011      	b.n	8004bc8 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ba4:	f7fd fc14 	bl	80023d0 <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	683a      	ldr	r2, [r7, #0]
 8004bb0:	429a      	cmp	r2, r3
 8004bb2:	d803      	bhi.n	8004bbc <HAL_SPI_Receive+0x1bc>
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bba:	d102      	bne.n	8004bc2 <HAL_SPI_Receive+0x1c2>
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d102      	bne.n	8004bc8 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004bc6:	e017      	b.n	8004bf8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004bcc:	b29b      	uxth	r3, r3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d1cd      	bne.n	8004b6e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004bd2:	693a      	ldr	r2, [r7, #16]
 8004bd4:	6839      	ldr	r1, [r7, #0]
 8004bd6:	68f8      	ldr	r0, [r7, #12]
 8004bd8:	f000 fa27 	bl	800502a <SPI_EndRxTransaction>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d002      	beq.n	8004be8 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2220      	movs	r2, #32
 8004be6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d002      	beq.n	8004bf6 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	75fb      	strb	r3, [r7, #23]
 8004bf4:	e000      	b.n	8004bf8 <HAL_SPI_Receive+0x1f8>
  }

error :
 8004bf6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004c08:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3718      	adds	r7, #24
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b08c      	sub	sp, #48	; 0x30
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	60f8      	str	r0, [r7, #12]
 8004c1a:	60b9      	str	r1, [r7, #8]
 8004c1c:	607a      	str	r2, [r7, #4]
 8004c1e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004c20:	2301      	movs	r3, #1
 8004c22:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004c24:	2300      	movs	r3, #0
 8004c26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d101      	bne.n	8004c38 <HAL_SPI_TransmitReceive+0x26>
 8004c34:	2302      	movs	r3, #2
 8004c36:	e18a      	b.n	8004f4e <HAL_SPI_TransmitReceive+0x33c>
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c40:	f7fd fbc6 	bl	80023d0 <HAL_GetTick>
 8004c44:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004c56:	887b      	ldrh	r3, [r7, #2]
 8004c58:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c5a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d00f      	beq.n	8004c82 <HAL_SPI_TransmitReceive+0x70>
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c68:	d107      	bne.n	8004c7a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d103      	bne.n	8004c7a <HAL_SPI_TransmitReceive+0x68>
 8004c72:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c76:	2b04      	cmp	r3, #4
 8004c78:	d003      	beq.n	8004c82 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004c80:	e15b      	b.n	8004f3a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d005      	beq.n	8004c94 <HAL_SPI_TransmitReceive+0x82>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d002      	beq.n	8004c94 <HAL_SPI_TransmitReceive+0x82>
 8004c8e:	887b      	ldrh	r3, [r7, #2]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d103      	bne.n	8004c9c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004c9a:	e14e      	b.n	8004f3a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	2b04      	cmp	r3, #4
 8004ca6:	d003      	beq.n	8004cb0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2205      	movs	r2, #5
 8004cac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	887a      	ldrh	r2, [r7, #2]
 8004cc0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	887a      	ldrh	r2, [r7, #2]
 8004cc6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	68ba      	ldr	r2, [r7, #8]
 8004ccc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	887a      	ldrh	r2, [r7, #2]
 8004cd2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	887a      	ldrh	r2, [r7, #2]
 8004cd8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cf0:	2b40      	cmp	r3, #64	; 0x40
 8004cf2:	d007      	beq.n	8004d04 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d0c:	d178      	bne.n	8004e00 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d002      	beq.n	8004d1c <HAL_SPI_TransmitReceive+0x10a>
 8004d16:	8b7b      	ldrh	r3, [r7, #26]
 8004d18:	2b01      	cmp	r3, #1
 8004d1a:	d166      	bne.n	8004dea <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d20:	881a      	ldrh	r2, [r3, #0]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d2c:	1c9a      	adds	r2, r3, #2
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	b29a      	uxth	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d40:	e053      	b.n	8004dea <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f003 0302 	and.w	r3, r3, #2
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d11b      	bne.n	8004d88 <HAL_SPI_TransmitReceive+0x176>
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d54:	b29b      	uxth	r3, r3
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d016      	beq.n	8004d88 <HAL_SPI_TransmitReceive+0x176>
 8004d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d113      	bne.n	8004d88 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d64:	881a      	ldrh	r2, [r3, #0]
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d70:	1c9a      	adds	r2, r3, #2
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d84:	2300      	movs	r3, #0
 8004d86:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d119      	bne.n	8004dca <HAL_SPI_TransmitReceive+0x1b8>
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d9a:	b29b      	uxth	r3, r3
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d014      	beq.n	8004dca <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68da      	ldr	r2, [r3, #12]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004daa:	b292      	uxth	r2, r2
 8004dac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004db2:	1c9a      	adds	r2, r3, #2
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	3b01      	subs	r3, #1
 8004dc0:	b29a      	uxth	r2, r3
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004dca:	f7fd fb01 	bl	80023d0 <HAL_GetTick>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd2:	1ad3      	subs	r3, r2, r3
 8004dd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004dd6:	429a      	cmp	r2, r3
 8004dd8:	d807      	bhi.n	8004dea <HAL_SPI_TransmitReceive+0x1d8>
 8004dda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ddc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004de0:	d003      	beq.n	8004dea <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004de8:	e0a7      	b.n	8004f3a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d1a6      	bne.n	8004d42 <HAL_SPI_TransmitReceive+0x130>
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004df8:	b29b      	uxth	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d1a1      	bne.n	8004d42 <HAL_SPI_TransmitReceive+0x130>
 8004dfe:	e07c      	b.n	8004efa <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d002      	beq.n	8004e0e <HAL_SPI_TransmitReceive+0x1fc>
 8004e08:	8b7b      	ldrh	r3, [r7, #26]
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d16b      	bne.n	8004ee6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	330c      	adds	r3, #12
 8004e18:	7812      	ldrb	r2, [r2, #0]
 8004e1a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e20:	1c5a      	adds	r2, r3, #1
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e2a:	b29b      	uxth	r3, r3
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e34:	e057      	b.n	8004ee6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f003 0302 	and.w	r3, r3, #2
 8004e40:	2b02      	cmp	r3, #2
 8004e42:	d11c      	bne.n	8004e7e <HAL_SPI_TransmitReceive+0x26c>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e48:	b29b      	uxth	r3, r3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d017      	beq.n	8004e7e <HAL_SPI_TransmitReceive+0x26c>
 8004e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d114      	bne.n	8004e7e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	330c      	adds	r3, #12
 8004e5e:	7812      	ldrb	r2, [r2, #0]
 8004e60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e66:	1c5a      	adds	r2, r3, #1
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	3b01      	subs	r3, #1
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	689b      	ldr	r3, [r3, #8]
 8004e84:	f003 0301 	and.w	r3, r3, #1
 8004e88:	2b01      	cmp	r3, #1
 8004e8a:	d119      	bne.n	8004ec0 <HAL_SPI_TransmitReceive+0x2ae>
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e90:	b29b      	uxth	r3, r3
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d014      	beq.n	8004ec0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68da      	ldr	r2, [r3, #12]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea0:	b2d2      	uxtb	r2, r2
 8004ea2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ea8:	1c5a      	adds	r2, r3, #1
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	3b01      	subs	r3, #1
 8004eb6:	b29a      	uxth	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ec0:	f7fd fa86 	bl	80023d0 <HAL_GetTick>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec8:	1ad3      	subs	r3, r2, r3
 8004eca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d803      	bhi.n	8004ed8 <HAL_SPI_TransmitReceive+0x2c6>
 8004ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ed6:	d102      	bne.n	8004ede <HAL_SPI_TransmitReceive+0x2cc>
 8004ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d103      	bne.n	8004ee6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004ede:	2303      	movs	r3, #3
 8004ee0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004ee4:	e029      	b.n	8004f3a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d1a2      	bne.n	8004e36 <HAL_SPI_TransmitReceive+0x224>
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ef4:	b29b      	uxth	r3, r3
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d19d      	bne.n	8004e36 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004efa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004efc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f000 f8f8 	bl	80050f4 <SPI_EndRxTxTransaction>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d006      	beq.n	8004f18 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2220      	movs	r2, #32
 8004f14:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004f16:	e010      	b.n	8004f3a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	689b      	ldr	r3, [r3, #8]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10b      	bne.n	8004f38 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f20:	2300      	movs	r3, #0
 8004f22:	617b      	str	r3, [r7, #20]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	617b      	str	r3, [r7, #20]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689b      	ldr	r3, [r3, #8]
 8004f32:	617b      	str	r3, [r7, #20]
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	e000      	b.n	8004f3a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004f38:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2201      	movs	r2, #1
 8004f3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004f4a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	3730      	adds	r7, #48	; 0x30
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}

08004f56 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f56:	b580      	push	{r7, lr}
 8004f58:	b084      	sub	sp, #16
 8004f5a:	af00      	add	r7, sp, #0
 8004f5c:	60f8      	str	r0, [r7, #12]
 8004f5e:	60b9      	str	r1, [r7, #8]
 8004f60:	603b      	str	r3, [r7, #0]
 8004f62:	4613      	mov	r3, r2
 8004f64:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f66:	e04c      	b.n	8005002 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f6e:	d048      	beq.n	8005002 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8004f70:	f7fd fa2e 	bl	80023d0 <HAL_GetTick>
 8004f74:	4602      	mov	r2, r0
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	1ad3      	subs	r3, r2, r3
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d902      	bls.n	8004f86 <SPI_WaitFlagStateUntilTimeout+0x30>
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d13d      	bne.n	8005002 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	685a      	ldr	r2, [r3, #4]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f94:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f9e:	d111      	bne.n	8004fc4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fa8:	d004      	beq.n	8004fb4 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fb2:	d107      	bne.n	8004fc4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fc2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fcc:	d10f      	bne.n	8004fee <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fdc:	601a      	str	r2, [r3, #0]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e00f      	b.n	8005022 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	689a      	ldr	r2, [r3, #8]
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	4013      	ands	r3, r2
 800500c:	68ba      	ldr	r2, [r7, #8]
 800500e:	429a      	cmp	r2, r3
 8005010:	bf0c      	ite	eq
 8005012:	2301      	moveq	r3, #1
 8005014:	2300      	movne	r3, #0
 8005016:	b2db      	uxtb	r3, r3
 8005018:	461a      	mov	r2, r3
 800501a:	79fb      	ldrb	r3, [r7, #7]
 800501c:	429a      	cmp	r2, r3
 800501e:	d1a3      	bne.n	8004f68 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005020:	2300      	movs	r3, #0
}
 8005022:	4618      	mov	r0, r3
 8005024:	3710      	adds	r7, #16
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}

0800502a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800502a:	b580      	push	{r7, lr}
 800502c:	b086      	sub	sp, #24
 800502e:	af02      	add	r7, sp, #8
 8005030:	60f8      	str	r0, [r7, #12]
 8005032:	60b9      	str	r1, [r7, #8]
 8005034:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800503e:	d111      	bne.n	8005064 <SPI_EndRxTransaction+0x3a>
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	689b      	ldr	r3, [r3, #8]
 8005044:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005048:	d004      	beq.n	8005054 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005052:	d107      	bne.n	8005064 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005062:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800506c:	d12a      	bne.n	80050c4 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005076:	d012      	beq.n	800509e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	9300      	str	r3, [sp, #0]
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	2200      	movs	r2, #0
 8005080:	2180      	movs	r1, #128	; 0x80
 8005082:	68f8      	ldr	r0, [r7, #12]
 8005084:	f7ff ff67 	bl	8004f56 <SPI_WaitFlagStateUntilTimeout>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d02d      	beq.n	80050ea <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005092:	f043 0220 	orr.w	r2, r3, #32
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e026      	b.n	80050ec <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	9300      	str	r3, [sp, #0]
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	2200      	movs	r2, #0
 80050a6:	2101      	movs	r1, #1
 80050a8:	68f8      	ldr	r0, [r7, #12]
 80050aa:	f7ff ff54 	bl	8004f56 <SPI_WaitFlagStateUntilTimeout>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d01a      	beq.n	80050ea <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050b8:	f043 0220 	orr.w	r2, r3, #32
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e013      	b.n	80050ec <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	9300      	str	r3, [sp, #0]
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	2200      	movs	r2, #0
 80050cc:	2101      	movs	r1, #1
 80050ce:	68f8      	ldr	r0, [r7, #12]
 80050d0:	f7ff ff41 	bl	8004f56 <SPI_WaitFlagStateUntilTimeout>
 80050d4:	4603      	mov	r3, r0
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d007      	beq.n	80050ea <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050de:	f043 0220 	orr.w	r2, r3, #32
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e000      	b.n	80050ec <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80050ea:	2300      	movs	r3, #0
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3710      	adds	r7, #16
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}

080050f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b088      	sub	sp, #32
 80050f8:	af02      	add	r7, sp, #8
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005100:	4b1b      	ldr	r3, [pc, #108]	; (8005170 <SPI_EndRxTxTransaction+0x7c>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a1b      	ldr	r2, [pc, #108]	; (8005174 <SPI_EndRxTxTransaction+0x80>)
 8005106:	fba2 2303 	umull	r2, r3, r2, r3
 800510a:	0d5b      	lsrs	r3, r3, #21
 800510c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005110:	fb02 f303 	mul.w	r3, r2, r3
 8005114:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800511e:	d112      	bne.n	8005146 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	9300      	str	r3, [sp, #0]
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	2200      	movs	r2, #0
 8005128:	2180      	movs	r1, #128	; 0x80
 800512a:	68f8      	ldr	r0, [r7, #12]
 800512c:	f7ff ff13 	bl	8004f56 <SPI_WaitFlagStateUntilTimeout>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d016      	beq.n	8005164 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800513a:	f043 0220 	orr.w	r2, r3, #32
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e00f      	b.n	8005166 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d00a      	beq.n	8005162 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800514c:	697b      	ldr	r3, [r7, #20]
 800514e:	3b01      	subs	r3, #1
 8005150:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800515c:	2b80      	cmp	r3, #128	; 0x80
 800515e:	d0f2      	beq.n	8005146 <SPI_EndRxTxTransaction+0x52>
 8005160:	e000      	b.n	8005164 <SPI_EndRxTxTransaction+0x70>
        break;
 8005162:	bf00      	nop
  }

  return HAL_OK;
 8005164:	2300      	movs	r3, #0
}
 8005166:	4618      	mov	r0, r3
 8005168:	3718      	adds	r7, #24
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	20000008 	.word	0x20000008
 8005174:	165e9f81 	.word	0x165e9f81

08005178 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d101      	bne.n	800518a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e01d      	b.n	80051c6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d106      	bne.n	80051a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7fc fe40 	bl	8001e24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	3304      	adds	r3, #4
 80051b4:	4619      	mov	r1, r3
 80051b6:	4610      	mov	r0, r2
 80051b8:	f000 f8ce 	bl	8005358 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3708      	adds	r7, #8
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b084      	sub	sp, #16
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
 80051d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d101      	bne.n	80051e6 <HAL_TIM_ConfigClockSource+0x18>
 80051e2:	2302      	movs	r3, #2
 80051e4:	e0b3      	b.n	800534e <HAL_TIM_ConfigClockSource+0x180>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2201      	movs	r2, #1
 80051ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2202      	movs	r2, #2
 80051f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	689b      	ldr	r3, [r3, #8]
 80051fc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005204:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800520c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68fa      	ldr	r2, [r7, #12]
 8005214:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800521e:	d03e      	beq.n	800529e <HAL_TIM_ConfigClockSource+0xd0>
 8005220:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005224:	f200 8087 	bhi.w	8005336 <HAL_TIM_ConfigClockSource+0x168>
 8005228:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800522c:	f000 8085 	beq.w	800533a <HAL_TIM_ConfigClockSource+0x16c>
 8005230:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005234:	d87f      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x168>
 8005236:	2b70      	cmp	r3, #112	; 0x70
 8005238:	d01a      	beq.n	8005270 <HAL_TIM_ConfigClockSource+0xa2>
 800523a:	2b70      	cmp	r3, #112	; 0x70
 800523c:	d87b      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x168>
 800523e:	2b60      	cmp	r3, #96	; 0x60
 8005240:	d050      	beq.n	80052e4 <HAL_TIM_ConfigClockSource+0x116>
 8005242:	2b60      	cmp	r3, #96	; 0x60
 8005244:	d877      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x168>
 8005246:	2b50      	cmp	r3, #80	; 0x50
 8005248:	d03c      	beq.n	80052c4 <HAL_TIM_ConfigClockSource+0xf6>
 800524a:	2b50      	cmp	r3, #80	; 0x50
 800524c:	d873      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x168>
 800524e:	2b40      	cmp	r3, #64	; 0x40
 8005250:	d058      	beq.n	8005304 <HAL_TIM_ConfigClockSource+0x136>
 8005252:	2b40      	cmp	r3, #64	; 0x40
 8005254:	d86f      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x168>
 8005256:	2b30      	cmp	r3, #48	; 0x30
 8005258:	d064      	beq.n	8005324 <HAL_TIM_ConfigClockSource+0x156>
 800525a:	2b30      	cmp	r3, #48	; 0x30
 800525c:	d86b      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x168>
 800525e:	2b20      	cmp	r3, #32
 8005260:	d060      	beq.n	8005324 <HAL_TIM_ConfigClockSource+0x156>
 8005262:	2b20      	cmp	r3, #32
 8005264:	d867      	bhi.n	8005336 <HAL_TIM_ConfigClockSource+0x168>
 8005266:	2b00      	cmp	r3, #0
 8005268:	d05c      	beq.n	8005324 <HAL_TIM_ConfigClockSource+0x156>
 800526a:	2b10      	cmp	r3, #16
 800526c:	d05a      	beq.n	8005324 <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800526e:	e062      	b.n	8005336 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6818      	ldr	r0, [r3, #0]
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	6899      	ldr	r1, [r3, #8]
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	685a      	ldr	r2, [r3, #4]
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	68db      	ldr	r3, [r3, #12]
 8005280:	f000 f964 	bl	800554c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005292:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	68fa      	ldr	r2, [r7, #12]
 800529a:	609a      	str	r2, [r3, #8]
      break;
 800529c:	e04e      	b.n	800533c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6818      	ldr	r0, [r3, #0]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	6899      	ldr	r1, [r3, #8]
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	685a      	ldr	r2, [r3, #4]
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	f000 f94d 	bl	800554c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	689a      	ldr	r2, [r3, #8]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052c0:	609a      	str	r2, [r3, #8]
      break;
 80052c2:	e03b      	b.n	800533c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6818      	ldr	r0, [r3, #0]
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	6859      	ldr	r1, [r3, #4]
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	461a      	mov	r2, r3
 80052d2:	f000 f8c1 	bl	8005458 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2150      	movs	r1, #80	; 0x50
 80052dc:	4618      	mov	r0, r3
 80052de:	f000 f91a 	bl	8005516 <TIM_ITRx_SetConfig>
      break;
 80052e2:	e02b      	b.n	800533c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6818      	ldr	r0, [r3, #0]
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	6859      	ldr	r1, [r3, #4]
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	461a      	mov	r2, r3
 80052f2:	f000 f8e0 	bl	80054b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	2160      	movs	r1, #96	; 0x60
 80052fc:	4618      	mov	r0, r3
 80052fe:	f000 f90a 	bl	8005516 <TIM_ITRx_SetConfig>
      break;
 8005302:	e01b      	b.n	800533c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	6818      	ldr	r0, [r3, #0]
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	6859      	ldr	r1, [r3, #4]
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	461a      	mov	r2, r3
 8005312:	f000 f8a1 	bl	8005458 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2140      	movs	r1, #64	; 0x40
 800531c:	4618      	mov	r0, r3
 800531e:	f000 f8fa 	bl	8005516 <TIM_ITRx_SetConfig>
      break;
 8005322:	e00b      	b.n	800533c <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4619      	mov	r1, r3
 800532e:	4610      	mov	r0, r2
 8005330:	f000 f8f1 	bl	8005516 <TIM_ITRx_SetConfig>
      break;
 8005334:	e002      	b.n	800533c <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005336:	bf00      	nop
 8005338:	e000      	b.n	800533c <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800533a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2201      	movs	r2, #1
 8005340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800534c:	2300      	movs	r3, #0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3710      	adds	r7, #16
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
	...

08005358 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005358:	b480      	push	{r7}
 800535a:	b085      	sub	sp, #20
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a34      	ldr	r2, [pc, #208]	; (800543c <TIM_Base_SetConfig+0xe4>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d00f      	beq.n	8005390 <TIM_Base_SetConfig+0x38>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005376:	d00b      	beq.n	8005390 <TIM_Base_SetConfig+0x38>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a31      	ldr	r2, [pc, #196]	; (8005440 <TIM_Base_SetConfig+0xe8>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d007      	beq.n	8005390 <TIM_Base_SetConfig+0x38>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a30      	ldr	r2, [pc, #192]	; (8005444 <TIM_Base_SetConfig+0xec>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d003      	beq.n	8005390 <TIM_Base_SetConfig+0x38>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a2f      	ldr	r2, [pc, #188]	; (8005448 <TIM_Base_SetConfig+0xf0>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d108      	bne.n	80053a2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005396:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	68fa      	ldr	r2, [r7, #12]
 800539e:	4313      	orrs	r3, r2
 80053a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a25      	ldr	r2, [pc, #148]	; (800543c <TIM_Base_SetConfig+0xe4>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d01b      	beq.n	80053e2 <TIM_Base_SetConfig+0x8a>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053b0:	d017      	beq.n	80053e2 <TIM_Base_SetConfig+0x8a>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a22      	ldr	r2, [pc, #136]	; (8005440 <TIM_Base_SetConfig+0xe8>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d013      	beq.n	80053e2 <TIM_Base_SetConfig+0x8a>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4a21      	ldr	r2, [pc, #132]	; (8005444 <TIM_Base_SetConfig+0xec>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d00f      	beq.n	80053e2 <TIM_Base_SetConfig+0x8a>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4a20      	ldr	r2, [pc, #128]	; (8005448 <TIM_Base_SetConfig+0xf0>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d00b      	beq.n	80053e2 <TIM_Base_SetConfig+0x8a>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a1f      	ldr	r2, [pc, #124]	; (800544c <TIM_Base_SetConfig+0xf4>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d007      	beq.n	80053e2 <TIM_Base_SetConfig+0x8a>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a1e      	ldr	r2, [pc, #120]	; (8005450 <TIM_Base_SetConfig+0xf8>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d003      	beq.n	80053e2 <TIM_Base_SetConfig+0x8a>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a1d      	ldr	r2, [pc, #116]	; (8005454 <TIM_Base_SetConfig+0xfc>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d108      	bne.n	80053f4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	695b      	ldr	r3, [r3, #20]
 80053fe:	4313      	orrs	r3, r2
 8005400:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	68fa      	ldr	r2, [r7, #12]
 8005406:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	689a      	ldr	r2, [r3, #8]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	4a08      	ldr	r2, [pc, #32]	; (800543c <TIM_Base_SetConfig+0xe4>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d103      	bne.n	8005428 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	691a      	ldr	r2, [r3, #16]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	615a      	str	r2, [r3, #20]
}
 800542e:	bf00      	nop
 8005430:	3714      	adds	r7, #20
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr
 800543a:	bf00      	nop
 800543c:	40010000 	.word	0x40010000
 8005440:	40000400 	.word	0x40000400
 8005444:	40000800 	.word	0x40000800
 8005448:	40000c00 	.word	0x40000c00
 800544c:	40014000 	.word	0x40014000
 8005450:	40014400 	.word	0x40014400
 8005454:	40014800 	.word	0x40014800

08005458 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005458:	b480      	push	{r7}
 800545a:	b087      	sub	sp, #28
 800545c:	af00      	add	r7, sp, #0
 800545e:	60f8      	str	r0, [r7, #12]
 8005460:	60b9      	str	r1, [r7, #8]
 8005462:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6a1b      	ldr	r3, [r3, #32]
 8005468:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	6a1b      	ldr	r3, [r3, #32]
 800546e:	f023 0201 	bic.w	r2, r3, #1
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005482:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	011b      	lsls	r3, r3, #4
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	4313      	orrs	r3, r2
 800548c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	f023 030a 	bic.w	r3, r3, #10
 8005494:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005496:	697a      	ldr	r2, [r7, #20]
 8005498:	68bb      	ldr	r3, [r7, #8]
 800549a:	4313      	orrs	r3, r2
 800549c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	693a      	ldr	r2, [r7, #16]
 80054a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	697a      	ldr	r2, [r7, #20]
 80054a8:	621a      	str	r2, [r3, #32]
}
 80054aa:	bf00      	nop
 80054ac:	371c      	adds	r7, #28
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr

080054b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054b6:	b480      	push	{r7}
 80054b8:	b087      	sub	sp, #28
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	60f8      	str	r0, [r7, #12]
 80054be:	60b9      	str	r1, [r7, #8]
 80054c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	f023 0210 	bic.w	r2, r3, #16
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	699b      	ldr	r3, [r3, #24]
 80054d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	6a1b      	ldr	r3, [r3, #32]
 80054d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054da:	697b      	ldr	r3, [r7, #20]
 80054dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80054e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	031b      	lsls	r3, r3, #12
 80054e6:	697a      	ldr	r2, [r7, #20]
 80054e8:	4313      	orrs	r3, r2
 80054ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80054f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	011b      	lsls	r3, r3, #4
 80054f8:	693a      	ldr	r2, [r7, #16]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	697a      	ldr	r2, [r7, #20]
 8005502:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	621a      	str	r2, [r3, #32]
}
 800550a:	bf00      	nop
 800550c:	371c      	adds	r7, #28
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr

08005516 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005516:	b480      	push	{r7}
 8005518:	b085      	sub	sp, #20
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
 800551e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800552c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800552e:	683a      	ldr	r2, [r7, #0]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	4313      	orrs	r3, r2
 8005534:	f043 0307 	orr.w	r3, r3, #7
 8005538:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	609a      	str	r2, [r3, #8]
}
 8005540:	bf00      	nop
 8005542:	3714      	adds	r7, #20
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800554c:	b480      	push	{r7}
 800554e:	b087      	sub	sp, #28
 8005550:	af00      	add	r7, sp, #0
 8005552:	60f8      	str	r0, [r7, #12]
 8005554:	60b9      	str	r1, [r7, #8]
 8005556:	607a      	str	r2, [r7, #4]
 8005558:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	689b      	ldr	r3, [r3, #8]
 800555e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005566:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005568:	683b      	ldr	r3, [r7, #0]
 800556a:	021a      	lsls	r2, r3, #8
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	431a      	orrs	r2, r3
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	4313      	orrs	r3, r2
 8005574:	697a      	ldr	r2, [r7, #20]
 8005576:	4313      	orrs	r3, r2
 8005578:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	697a      	ldr	r2, [r7, #20]
 800557e:	609a      	str	r2, [r3, #8]
}
 8005580:	bf00      	nop
 8005582:	371c      	adds	r7, #28
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800558c:	b480      	push	{r7}
 800558e:	b087      	sub	sp, #28
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	60b9      	str	r1, [r7, #8]
 8005596:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	f003 031f 	and.w	r3, r3, #31
 800559e:	2201      	movs	r2, #1
 80055a0:	fa02 f303 	lsl.w	r3, r2, r3
 80055a4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6a1a      	ldr	r2, [r3, #32]
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	43db      	mvns	r3, r3
 80055ae:	401a      	ands	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6a1a      	ldr	r2, [r3, #32]
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	f003 031f 	and.w	r3, r3, #31
 80055be:	6879      	ldr	r1, [r7, #4]
 80055c0:	fa01 f303 	lsl.w	r3, r1, r3
 80055c4:	431a      	orrs	r2, r3
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	621a      	str	r2, [r3, #32]
}
 80055ca:	bf00      	nop
 80055cc:	371c      	adds	r7, #28
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
	...

080055d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055d8:	b480      	push	{r7}
 80055da:	b085      	sub	sp, #20
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d101      	bne.n	80055f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055ec:	2302      	movs	r3, #2
 80055ee:	e050      	b.n	8005692 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2201      	movs	r2, #1
 80055f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2202      	movs	r2, #2
 80055fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	685b      	ldr	r3, [r3, #4]
 8005606:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005616:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	68fa      	ldr	r2, [r7, #12]
 800561e:	4313      	orrs	r3, r2
 8005620:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	68fa      	ldr	r2, [r7, #12]
 8005628:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a1c      	ldr	r2, [pc, #112]	; (80056a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d018      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800563c:	d013      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a18      	ldr	r2, [pc, #96]	; (80056a4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d00e      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a16      	ldr	r2, [pc, #88]	; (80056a8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d009      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a15      	ldr	r2, [pc, #84]	; (80056ac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d004      	beq.n	8005666 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a13      	ldr	r2, [pc, #76]	; (80056b0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d10c      	bne.n	8005680 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800566c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	4313      	orrs	r3, r2
 8005676:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68ba      	ldr	r2, [r7, #8]
 800567e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005690:	2300      	movs	r3, #0
}
 8005692:	4618      	mov	r0, r3
 8005694:	3714      	adds	r7, #20
 8005696:	46bd      	mov	sp, r7
 8005698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	40010000 	.word	0x40010000
 80056a4:	40000400 	.word	0x40000400
 80056a8:	40000800 	.word	0x40000800
 80056ac:	40000c00 	.word	0x40000c00
 80056b0:	40014000 	.word	0x40014000

080056b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e03f      	b.n	8005746 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d106      	bne.n	80056e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2200      	movs	r2, #0
 80056d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056da:	6878      	ldr	r0, [r7, #4]
 80056dc:	f7fc fbc4 	bl	8001e68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2224      	movs	r2, #36	; 0x24
 80056e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68da      	ldr	r2, [r3, #12]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f000 fb97 	bl	8005e2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	691a      	ldr	r2, [r3, #16]
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800570c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	695a      	ldr	r2, [r3, #20]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800571c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68da      	ldr	r2, [r3, #12]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800572c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2220      	movs	r2, #32
 8005738:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2220      	movs	r2, #32
 8005740:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005744:	2300      	movs	r3, #0
}
 8005746:	4618      	mov	r0, r3
 8005748:	3708      	adds	r7, #8
 800574a:	46bd      	mov	sp, r7
 800574c:	bd80      	pop	{r7, pc}

0800574e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800574e:	b580      	push	{r7, lr}
 8005750:	b088      	sub	sp, #32
 8005752:	af02      	add	r7, sp, #8
 8005754:	60f8      	str	r0, [r7, #12]
 8005756:	60b9      	str	r1, [r7, #8]
 8005758:	603b      	str	r3, [r7, #0]
 800575a:	4613      	mov	r3, r2
 800575c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800575e:	2300      	movs	r3, #0
 8005760:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005768:	b2db      	uxtb	r3, r3
 800576a:	2b20      	cmp	r3, #32
 800576c:	f040 8083 	bne.w	8005876 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d002      	beq.n	800577c <HAL_UART_Transmit+0x2e>
 8005776:	88fb      	ldrh	r3, [r7, #6]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d101      	bne.n	8005780 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	e07b      	b.n	8005878 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005786:	2b01      	cmp	r3, #1
 8005788:	d101      	bne.n	800578e <HAL_UART_Transmit+0x40>
 800578a:	2302      	movs	r3, #2
 800578c:	e074      	b.n	8005878 <HAL_UART_Transmit+0x12a>
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2201      	movs	r2, #1
 8005792:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2221      	movs	r2, #33	; 0x21
 80057a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80057a4:	f7fc fe14 	bl	80023d0 <HAL_GetTick>
 80057a8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	88fa      	ldrh	r2, [r7, #6]
 80057ae:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	88fa      	ldrh	r2, [r7, #6]
 80057b4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80057be:	e042      	b.n	8005846 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	3b01      	subs	r3, #1
 80057c8:	b29a      	uxth	r2, r3
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	689b      	ldr	r3, [r3, #8]
 80057d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057d6:	d122      	bne.n	800581e <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	9300      	str	r3, [sp, #0]
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	2200      	movs	r2, #0
 80057e0:	2180      	movs	r1, #128	; 0x80
 80057e2:	68f8      	ldr	r0, [r7, #12]
 80057e4:	f000 f9b6 	bl	8005b54 <UART_WaitOnFlagUntilTimeout>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d001      	beq.n	80057f2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80057ee:	2303      	movs	r3, #3
 80057f0:	e042      	b.n	8005878 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	881b      	ldrh	r3, [r3, #0]
 80057fa:	461a      	mov	r2, r3
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005804:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	691b      	ldr	r3, [r3, #16]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d103      	bne.n	8005816 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	3302      	adds	r3, #2
 8005812:	60bb      	str	r3, [r7, #8]
 8005814:	e017      	b.n	8005846 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	3301      	adds	r3, #1
 800581a:	60bb      	str	r3, [r7, #8]
 800581c:	e013      	b.n	8005846 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	9300      	str	r3, [sp, #0]
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	2200      	movs	r2, #0
 8005826:	2180      	movs	r1, #128	; 0x80
 8005828:	68f8      	ldr	r0, [r7, #12]
 800582a:	f000 f993 	bl	8005b54 <UART_WaitOnFlagUntilTimeout>
 800582e:	4603      	mov	r3, r0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d001      	beq.n	8005838 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e01f      	b.n	8005878 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	1c5a      	adds	r2, r3, #1
 800583c:	60ba      	str	r2, [r7, #8]
 800583e:	781a      	ldrb	r2, [r3, #0]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800584a:	b29b      	uxth	r3, r3
 800584c:	2b00      	cmp	r3, #0
 800584e:	d1b7      	bne.n	80057c0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	2200      	movs	r2, #0
 8005858:	2140      	movs	r1, #64	; 0x40
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f000 f97a 	bl	8005b54 <UART_WaitOnFlagUntilTimeout>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d001      	beq.n	800586a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e006      	b.n	8005878 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2220      	movs	r2, #32
 800586e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005872:	2300      	movs	r3, #0
 8005874:	e000      	b.n	8005878 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005876:	2302      	movs	r3, #2
  }
}
 8005878:	4618      	mov	r0, r3
 800587a:	3718      	adds	r7, #24
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005880:	b480      	push	{r7}
 8005882:	b085      	sub	sp, #20
 8005884:	af00      	add	r7, sp, #0
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	4613      	mov	r3, r2
 800588c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b20      	cmp	r3, #32
 8005898:	d140      	bne.n	800591c <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d002      	beq.n	80058a6 <HAL_UART_Receive_IT+0x26>
 80058a0:	88fb      	ldrh	r3, [r7, #6]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d101      	bne.n	80058aa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e039      	b.n	800591e <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80058b0:	2b01      	cmp	r3, #1
 80058b2:	d101      	bne.n	80058b8 <HAL_UART_Receive_IT+0x38>
 80058b4:	2302      	movs	r3, #2
 80058b6:	e032      	b.n	800591e <HAL_UART_Receive_IT+0x9e>
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	68ba      	ldr	r2, [r7, #8]
 80058c4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	88fa      	ldrh	r2, [r7, #6]
 80058ca:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	88fa      	ldrh	r2, [r7, #6]
 80058d0:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	2222      	movs	r2, #34	; 0x22
 80058dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	2200      	movs	r2, #0
 80058e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	68da      	ldr	r2, [r3, #12]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058f6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	695a      	ldr	r2, [r3, #20]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f042 0201 	orr.w	r2, r2, #1
 8005906:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68da      	ldr	r2, [r3, #12]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f042 0220 	orr.w	r2, r2, #32
 8005916:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005918:	2300      	movs	r3, #0
 800591a:	e000      	b.n	800591e <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800591c:	2302      	movs	r3, #2
  }
}
 800591e:	4618      	mov	r0, r3
 8005920:	3714      	adds	r7, #20
 8005922:	46bd      	mov	sp, r7
 8005924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005928:	4770      	bx	lr
	...

0800592c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b088      	sub	sp, #32
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800594c:	2300      	movs	r3, #0
 800594e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005950:	2300      	movs	r3, #0
 8005952:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	f003 030f 	and.w	r3, r3, #15
 800595a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d10d      	bne.n	800597e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	f003 0320 	and.w	r3, r3, #32
 8005968:	2b00      	cmp	r3, #0
 800596a:	d008      	beq.n	800597e <HAL_UART_IRQHandler+0x52>
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	f003 0320 	and.w	r3, r3, #32
 8005972:	2b00      	cmp	r3, #0
 8005974:	d003      	beq.n	800597e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f9d6 	bl	8005d28 <UART_Receive_IT>
      return;
 800597c:	e0d0      	b.n	8005b20 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	2b00      	cmp	r3, #0
 8005982:	f000 80b0 	beq.w	8005ae6 <HAL_UART_IRQHandler+0x1ba>
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	f003 0301 	and.w	r3, r3, #1
 800598c:	2b00      	cmp	r3, #0
 800598e:	d105      	bne.n	800599c <HAL_UART_IRQHandler+0x70>
 8005990:	69bb      	ldr	r3, [r7, #24]
 8005992:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005996:	2b00      	cmp	r3, #0
 8005998:	f000 80a5 	beq.w	8005ae6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800599c:	69fb      	ldr	r3, [r7, #28]
 800599e:	f003 0301 	and.w	r3, r3, #1
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d00a      	beq.n	80059bc <HAL_UART_IRQHandler+0x90>
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d005      	beq.n	80059bc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059b4:	f043 0201 	orr.w	r2, r3, #1
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	f003 0304 	and.w	r3, r3, #4
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00a      	beq.n	80059dc <HAL_UART_IRQHandler+0xb0>
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	f003 0301 	and.w	r3, r3, #1
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d005      	beq.n	80059dc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059d4:	f043 0202 	orr.w	r2, r3, #2
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	f003 0302 	and.w	r3, r3, #2
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d00a      	beq.n	80059fc <HAL_UART_IRQHandler+0xd0>
 80059e6:	697b      	ldr	r3, [r7, #20]
 80059e8:	f003 0301 	and.w	r3, r3, #1
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d005      	beq.n	80059fc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059f4:	f043 0204 	orr.w	r2, r3, #4
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	f003 0308 	and.w	r3, r3, #8
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d00f      	beq.n	8005a26 <HAL_UART_IRQHandler+0xfa>
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	f003 0320 	and.w	r3, r3, #32
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d104      	bne.n	8005a1a <HAL_UART_IRQHandler+0xee>
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	f003 0301 	and.w	r3, r3, #1
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d005      	beq.n	8005a26 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a1e:	f043 0208 	orr.w	r2, r3, #8
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d077      	beq.n	8005b1e <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	f003 0320 	and.w	r3, r3, #32
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d007      	beq.n	8005a48 <HAL_UART_IRQHandler+0x11c>
 8005a38:	69bb      	ldr	r3, [r7, #24]
 8005a3a:	f003 0320 	and.w	r3, r3, #32
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d002      	beq.n	8005a48 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f000 f970 	bl	8005d28 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	695b      	ldr	r3, [r3, #20]
 8005a4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a52:	2b40      	cmp	r3, #64	; 0x40
 8005a54:	bf0c      	ite	eq
 8005a56:	2301      	moveq	r3, #1
 8005a58:	2300      	movne	r3, #0
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a62:	f003 0308 	and.w	r3, r3, #8
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d102      	bne.n	8005a70 <HAL_UART_IRQHandler+0x144>
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d031      	beq.n	8005ad4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f000 f8b9 	bl	8005be8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	695b      	ldr	r3, [r3, #20]
 8005a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a80:	2b40      	cmp	r3, #64	; 0x40
 8005a82:	d123      	bne.n	8005acc <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	695a      	ldr	r2, [r3, #20]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a92:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d013      	beq.n	8005ac4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa0:	4a21      	ldr	r2, [pc, #132]	; (8005b28 <HAL_UART_IRQHandler+0x1fc>)
 8005aa2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	f7fc fea1 	bl	80027f0 <HAL_DMA_Abort_IT>
 8005aae:	4603      	mov	r3, r0
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d016      	beq.n	8005ae2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005abe:	4610      	mov	r0, r2
 8005ac0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ac2:	e00e      	b.n	8005ae2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f000 f83b 	bl	8005b40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005aca:	e00a      	b.n	8005ae2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 f837 	bl	8005b40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ad2:	e006      	b.n	8005ae2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 f833 	bl	8005b40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005ae0:	e01d      	b.n	8005b1e <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ae2:	bf00      	nop
    return;
 8005ae4:	e01b      	b.n	8005b1e <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005ae6:	69fb      	ldr	r3, [r7, #28]
 8005ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d008      	beq.n	8005b02 <HAL_UART_IRQHandler+0x1d6>
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d003      	beq.n	8005b02 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f000 f8a6 	bl	8005c4c <UART_Transmit_IT>
    return;
 8005b00:	e00e      	b.n	8005b20 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d009      	beq.n	8005b20 <HAL_UART_IRQHandler+0x1f4>
 8005b0c:	69bb      	ldr	r3, [r7, #24]
 8005b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d004      	beq.n	8005b20 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 f8ee 	bl	8005cf8 <UART_EndTransmit_IT>
    return;
 8005b1c:	e000      	b.n	8005b20 <HAL_UART_IRQHandler+0x1f4>
    return;
 8005b1e:	bf00      	nop
  }
}
 8005b20:	3720      	adds	r7, #32
 8005b22:	46bd      	mov	sp, r7
 8005b24:	bd80      	pop	{r7, pc}
 8005b26:	bf00      	nop
 8005b28:	08005c25 	.word	0x08005c25

08005b2c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b083      	sub	sp, #12
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005b34:	bf00      	nop
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005b48:	bf00      	nop
 8005b4a:	370c      	adds	r7, #12
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr

08005b54 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b084      	sub	sp, #16
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	60f8      	str	r0, [r7, #12]
 8005b5c:	60b9      	str	r1, [r7, #8]
 8005b5e:	603b      	str	r3, [r7, #0]
 8005b60:	4613      	mov	r3, r2
 8005b62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b64:	e02c      	b.n	8005bc0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b66:	69bb      	ldr	r3, [r7, #24]
 8005b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b6c:	d028      	beq.n	8005bc0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d007      	beq.n	8005b84 <UART_WaitOnFlagUntilTimeout+0x30>
 8005b74:	f7fc fc2c 	bl	80023d0 <HAL_GetTick>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	69ba      	ldr	r2, [r7, #24]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d21d      	bcs.n	8005bc0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	68da      	ldr	r2, [r3, #12]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005b92:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	695a      	ldr	r2, [r3, #20]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f022 0201 	bic.w	r2, r2, #1
 8005ba2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e00f      	b.n	8005be0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681a      	ldr	r2, [r3, #0]
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	4013      	ands	r3, r2
 8005bca:	68ba      	ldr	r2, [r7, #8]
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	bf0c      	ite	eq
 8005bd0:	2301      	moveq	r3, #1
 8005bd2:	2300      	movne	r3, #0
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	79fb      	ldrb	r3, [r7, #7]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d0c3      	beq.n	8005b66 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005bde:	2300      	movs	r3, #0
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3710      	adds	r7, #16
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}

08005be8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005be8:	b480      	push	{r7}
 8005bea:	b083      	sub	sp, #12
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	68da      	ldr	r2, [r3, #12]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005bfe:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	695a      	ldr	r2, [r3, #20]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f022 0201 	bic.w	r2, r2, #1
 8005c0e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2220      	movs	r2, #32
 8005c14:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005c18:	bf00      	nop
 8005c1a:	370c      	adds	r7, #12
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr

08005c24 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c24:	b580      	push	{r7, lr}
 8005c26:	b084      	sub	sp, #16
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c30:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2200      	movs	r2, #0
 8005c36:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c3e:	68f8      	ldr	r0, [r7, #12]
 8005c40:	f7ff ff7e 	bl	8005b40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c44:	bf00      	nop
 8005c46:	3710      	adds	r7, #16
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b085      	sub	sp, #20
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	2b21      	cmp	r3, #33	; 0x21
 8005c5e:	d144      	bne.n	8005cea <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c68:	d11a      	bne.n	8005ca0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6a1b      	ldr	r3, [r3, #32]
 8005c6e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	881b      	ldrh	r3, [r3, #0]
 8005c74:	461a      	mov	r2, r3
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005c7e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	691b      	ldr	r3, [r3, #16]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d105      	bne.n	8005c94 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6a1b      	ldr	r3, [r3, #32]
 8005c8c:	1c9a      	adds	r2, r3, #2
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	621a      	str	r2, [r3, #32]
 8005c92:	e00e      	b.n	8005cb2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a1b      	ldr	r3, [r3, #32]
 8005c98:	1c5a      	adds	r2, r3, #1
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	621a      	str	r2, [r3, #32]
 8005c9e:	e008      	b.n	8005cb2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a1b      	ldr	r3, [r3, #32]
 8005ca4:	1c59      	adds	r1, r3, #1
 8005ca6:	687a      	ldr	r2, [r7, #4]
 8005ca8:	6211      	str	r1, [r2, #32]
 8005caa:	781a      	ldrb	r2, [r3, #0]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	3b01      	subs	r3, #1
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	687a      	ldr	r2, [r7, #4]
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10f      	bne.n	8005ce6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68da      	ldr	r2, [r3, #12]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005cd4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68da      	ldr	r2, [r3, #12]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ce4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	e000      	b.n	8005cec <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005cea:	2302      	movs	r3, #2
  }
}
 8005cec:	4618      	mov	r0, r3
 8005cee:	3714      	adds	r7, #20
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b082      	sub	sp, #8
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68da      	ldr	r2, [r3, #12]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d0e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2220      	movs	r2, #32
 8005d14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f7ff ff07 	bl	8005b2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005d1e:	2300      	movs	r3, #0
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3708      	adds	r7, #8
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}

08005d28 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b084      	sub	sp, #16
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005d36:	b2db      	uxtb	r3, r3
 8005d38:	2b22      	cmp	r3, #34	; 0x22
 8005d3a:	d171      	bne.n	8005e20 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d44:	d123      	bne.n	8005d8e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d4a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	691b      	ldr	r3, [r3, #16]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d10e      	bne.n	8005d72 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	685b      	ldr	r3, [r3, #4]
 8005d5a:	b29b      	uxth	r3, r3
 8005d5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d60:	b29a      	uxth	r2, r3
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d6a:	1c9a      	adds	r2, r3, #2
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	629a      	str	r2, [r3, #40]	; 0x28
 8005d70:	e029      	b.n	8005dc6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	b29a      	uxth	r2, r3
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d86:	1c5a      	adds	r2, r3, #1
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	629a      	str	r2, [r3, #40]	; 0x28
 8005d8c:	e01b      	b.n	8005dc6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	691b      	ldr	r3, [r3, #16]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10a      	bne.n	8005dac <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	6858      	ldr	r0, [r3, #4]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da0:	1c59      	adds	r1, r3, #1
 8005da2:	687a      	ldr	r2, [r7, #4]
 8005da4:	6291      	str	r1, [r2, #40]	; 0x28
 8005da6:	b2c2      	uxtb	r2, r0
 8005da8:	701a      	strb	r2, [r3, #0]
 8005daa:	e00c      	b.n	8005dc6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	685b      	ldr	r3, [r3, #4]
 8005db2:	b2da      	uxtb	r2, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005db8:	1c58      	adds	r0, r3, #1
 8005dba:	6879      	ldr	r1, [r7, #4]
 8005dbc:	6288      	str	r0, [r1, #40]	; 0x28
 8005dbe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005dc2:	b2d2      	uxtb	r2, r2
 8005dc4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005dca:	b29b      	uxth	r3, r3
 8005dcc:	3b01      	subs	r3, #1
 8005dce:	b29b      	uxth	r3, r3
 8005dd0:	687a      	ldr	r2, [r7, #4]
 8005dd2:	4619      	mov	r1, r3
 8005dd4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d120      	bne.n	8005e1c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68da      	ldr	r2, [r3, #12]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f022 0220 	bic.w	r2, r2, #32
 8005de8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	68da      	ldr	r2, [r3, #12]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005df8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	695a      	ldr	r2, [r3, #20]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f022 0201 	bic.w	r2, r2, #1
 8005e08:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2220      	movs	r2, #32
 8005e0e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f7fb fc28 	bl	8001668 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	e002      	b.n	8005e22 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	e000      	b.n	8005e22 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005e20:	2302      	movs	r3, #2
  }
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3710      	adds	r7, #16
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}
	...

08005e2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e30:	b0bd      	sub	sp, #244	; 0xf4
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	691b      	ldr	r3, [r3, #16]
 8005e40:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005e44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e48:	68d9      	ldr	r1, [r3, #12]
 8005e4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e4e:	681a      	ldr	r2, [r3, #0]
 8005e50:	ea40 0301 	orr.w	r3, r0, r1
 8005e54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e5a:	689a      	ldr	r2, [r3, #8]
 8005e5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	431a      	orrs	r2, r3
 8005e64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e68:	695b      	ldr	r3, [r3, #20]
 8005e6a:	431a      	orrs	r2, r3
 8005e6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e70:	69db      	ldr	r3, [r3, #28]
 8005e72:	4313      	orrs	r3, r2
 8005e74:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 8005e78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005e84:	f021 010c 	bic.w	r1, r1, #12
 8005e88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005e92:	430b      	orrs	r3, r1
 8005e94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	695b      	ldr	r3, [r3, #20]
 8005e9e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005ea2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ea6:	6999      	ldr	r1, [r3, #24]
 8005ea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	ea40 0301 	orr.w	r3, r0, r1
 8005eb2:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005eb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005eb8:	69db      	ldr	r3, [r3, #28]
 8005eba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ebe:	f040 81a5 	bne.w	800620c <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ec2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	4bcd      	ldr	r3, [pc, #820]	; (8006200 <UART_SetConfig+0x3d4>)
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d006      	beq.n	8005edc <UART_SetConfig+0xb0>
 8005ece:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	4bcb      	ldr	r3, [pc, #812]	; (8006204 <UART_SetConfig+0x3d8>)
 8005ed6:	429a      	cmp	r2, r3
 8005ed8:	f040 80cb 	bne.w	8006072 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005edc:	f7fe fbe4 	bl	80046a8 <HAL_RCC_GetPCLK2Freq>
 8005ee0:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005ee4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005ee8:	461c      	mov	r4, r3
 8005eea:	f04f 0500 	mov.w	r5, #0
 8005eee:	4622      	mov	r2, r4
 8005ef0:	462b      	mov	r3, r5
 8005ef2:	1891      	adds	r1, r2, r2
 8005ef4:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8005ef8:	415b      	adcs	r3, r3
 8005efa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8005efe:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8005f02:	1912      	adds	r2, r2, r4
 8005f04:	eb45 0303 	adc.w	r3, r5, r3
 8005f08:	f04f 0000 	mov.w	r0, #0
 8005f0c:	f04f 0100 	mov.w	r1, #0
 8005f10:	00d9      	lsls	r1, r3, #3
 8005f12:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005f16:	00d0      	lsls	r0, r2, #3
 8005f18:	4602      	mov	r2, r0
 8005f1a:	460b      	mov	r3, r1
 8005f1c:	1911      	adds	r1, r2, r4
 8005f1e:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 8005f22:	416b      	adcs	r3, r5
 8005f24:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8005f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	461a      	mov	r2, r3
 8005f30:	f04f 0300 	mov.w	r3, #0
 8005f34:	1891      	adds	r1, r2, r2
 8005f36:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8005f3a:	415b      	adcs	r3, r3
 8005f3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005f40:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8005f44:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8005f48:	f7fa fe56 	bl	8000bf8 <__aeabi_uldivmod>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	460b      	mov	r3, r1
 8005f50:	4bad      	ldr	r3, [pc, #692]	; (8006208 <UART_SetConfig+0x3dc>)
 8005f52:	fba3 2302 	umull	r2, r3, r3, r2
 8005f56:	095b      	lsrs	r3, r3, #5
 8005f58:	011e      	lsls	r6, r3, #4
 8005f5a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005f5e:	461c      	mov	r4, r3
 8005f60:	f04f 0500 	mov.w	r5, #0
 8005f64:	4622      	mov	r2, r4
 8005f66:	462b      	mov	r3, r5
 8005f68:	1891      	adds	r1, r2, r2
 8005f6a:	67b9      	str	r1, [r7, #120]	; 0x78
 8005f6c:	415b      	adcs	r3, r3
 8005f6e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005f70:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8005f74:	1912      	adds	r2, r2, r4
 8005f76:	eb45 0303 	adc.w	r3, r5, r3
 8005f7a:	f04f 0000 	mov.w	r0, #0
 8005f7e:	f04f 0100 	mov.w	r1, #0
 8005f82:	00d9      	lsls	r1, r3, #3
 8005f84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005f88:	00d0      	lsls	r0, r2, #3
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	460b      	mov	r3, r1
 8005f8e:	1911      	adds	r1, r2, r4
 8005f90:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8005f94:	416b      	adcs	r3, r5
 8005f96:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8005f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	461a      	mov	r2, r3
 8005fa2:	f04f 0300 	mov.w	r3, #0
 8005fa6:	1891      	adds	r1, r2, r2
 8005fa8:	6739      	str	r1, [r7, #112]	; 0x70
 8005faa:	415b      	adcs	r3, r3
 8005fac:	677b      	str	r3, [r7, #116]	; 0x74
 8005fae:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8005fb2:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8005fb6:	f7fa fe1f 	bl	8000bf8 <__aeabi_uldivmod>
 8005fba:	4602      	mov	r2, r0
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	4b92      	ldr	r3, [pc, #584]	; (8006208 <UART_SetConfig+0x3dc>)
 8005fc0:	fba3 1302 	umull	r1, r3, r3, r2
 8005fc4:	095b      	lsrs	r3, r3, #5
 8005fc6:	2164      	movs	r1, #100	; 0x64
 8005fc8:	fb01 f303 	mul.w	r3, r1, r3
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	00db      	lsls	r3, r3, #3
 8005fd0:	3332      	adds	r3, #50	; 0x32
 8005fd2:	4a8d      	ldr	r2, [pc, #564]	; (8006208 <UART_SetConfig+0x3dc>)
 8005fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8005fd8:	095b      	lsrs	r3, r3, #5
 8005fda:	005b      	lsls	r3, r3, #1
 8005fdc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005fe0:	441e      	add	r6, r3
 8005fe2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f04f 0100 	mov.w	r1, #0
 8005fec:	4602      	mov	r2, r0
 8005fee:	460b      	mov	r3, r1
 8005ff0:	1894      	adds	r4, r2, r2
 8005ff2:	66bc      	str	r4, [r7, #104]	; 0x68
 8005ff4:	415b      	adcs	r3, r3
 8005ff6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005ff8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8005ffc:	1812      	adds	r2, r2, r0
 8005ffe:	eb41 0303 	adc.w	r3, r1, r3
 8006002:	f04f 0400 	mov.w	r4, #0
 8006006:	f04f 0500 	mov.w	r5, #0
 800600a:	00dd      	lsls	r5, r3, #3
 800600c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006010:	00d4      	lsls	r4, r2, #3
 8006012:	4622      	mov	r2, r4
 8006014:	462b      	mov	r3, r5
 8006016:	1814      	adds	r4, r2, r0
 8006018:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800601c:	414b      	adcs	r3, r1
 800601e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006026:	685b      	ldr	r3, [r3, #4]
 8006028:	461a      	mov	r2, r3
 800602a:	f04f 0300 	mov.w	r3, #0
 800602e:	1891      	adds	r1, r2, r2
 8006030:	6639      	str	r1, [r7, #96]	; 0x60
 8006032:	415b      	adcs	r3, r3
 8006034:	667b      	str	r3, [r7, #100]	; 0x64
 8006036:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800603a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800603e:	f7fa fddb 	bl	8000bf8 <__aeabi_uldivmod>
 8006042:	4602      	mov	r2, r0
 8006044:	460b      	mov	r3, r1
 8006046:	4b70      	ldr	r3, [pc, #448]	; (8006208 <UART_SetConfig+0x3dc>)
 8006048:	fba3 1302 	umull	r1, r3, r3, r2
 800604c:	095b      	lsrs	r3, r3, #5
 800604e:	2164      	movs	r1, #100	; 0x64
 8006050:	fb01 f303 	mul.w	r3, r1, r3
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	00db      	lsls	r3, r3, #3
 8006058:	3332      	adds	r3, #50	; 0x32
 800605a:	4a6b      	ldr	r2, [pc, #428]	; (8006208 <UART_SetConfig+0x3dc>)
 800605c:	fba2 2303 	umull	r2, r3, r2, r3
 8006060:	095b      	lsrs	r3, r3, #5
 8006062:	f003 0207 	and.w	r2, r3, #7
 8006066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4432      	add	r2, r6
 800606e:	609a      	str	r2, [r3, #8]
 8006070:	e26d      	b.n	800654e <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006072:	f7fe fb05 	bl	8004680 <HAL_RCC_GetPCLK1Freq>
 8006076:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800607a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800607e:	461c      	mov	r4, r3
 8006080:	f04f 0500 	mov.w	r5, #0
 8006084:	4622      	mov	r2, r4
 8006086:	462b      	mov	r3, r5
 8006088:	1891      	adds	r1, r2, r2
 800608a:	65b9      	str	r1, [r7, #88]	; 0x58
 800608c:	415b      	adcs	r3, r3
 800608e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006090:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006094:	1912      	adds	r2, r2, r4
 8006096:	eb45 0303 	adc.w	r3, r5, r3
 800609a:	f04f 0000 	mov.w	r0, #0
 800609e:	f04f 0100 	mov.w	r1, #0
 80060a2:	00d9      	lsls	r1, r3, #3
 80060a4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80060a8:	00d0      	lsls	r0, r2, #3
 80060aa:	4602      	mov	r2, r0
 80060ac:	460b      	mov	r3, r1
 80060ae:	1911      	adds	r1, r2, r4
 80060b0:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 80060b4:	416b      	adcs	r3, r5
 80060b6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80060ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	461a      	mov	r2, r3
 80060c2:	f04f 0300 	mov.w	r3, #0
 80060c6:	1891      	adds	r1, r2, r2
 80060c8:	6539      	str	r1, [r7, #80]	; 0x50
 80060ca:	415b      	adcs	r3, r3
 80060cc:	657b      	str	r3, [r7, #84]	; 0x54
 80060ce:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80060d2:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80060d6:	f7fa fd8f 	bl	8000bf8 <__aeabi_uldivmod>
 80060da:	4602      	mov	r2, r0
 80060dc:	460b      	mov	r3, r1
 80060de:	4b4a      	ldr	r3, [pc, #296]	; (8006208 <UART_SetConfig+0x3dc>)
 80060e0:	fba3 2302 	umull	r2, r3, r3, r2
 80060e4:	095b      	lsrs	r3, r3, #5
 80060e6:	011e      	lsls	r6, r3, #4
 80060e8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80060ec:	461c      	mov	r4, r3
 80060ee:	f04f 0500 	mov.w	r5, #0
 80060f2:	4622      	mov	r2, r4
 80060f4:	462b      	mov	r3, r5
 80060f6:	1891      	adds	r1, r2, r2
 80060f8:	64b9      	str	r1, [r7, #72]	; 0x48
 80060fa:	415b      	adcs	r3, r3
 80060fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80060fe:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006102:	1912      	adds	r2, r2, r4
 8006104:	eb45 0303 	adc.w	r3, r5, r3
 8006108:	f04f 0000 	mov.w	r0, #0
 800610c:	f04f 0100 	mov.w	r1, #0
 8006110:	00d9      	lsls	r1, r3, #3
 8006112:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006116:	00d0      	lsls	r0, r2, #3
 8006118:	4602      	mov	r2, r0
 800611a:	460b      	mov	r3, r1
 800611c:	1911      	adds	r1, r2, r4
 800611e:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8006122:	416b      	adcs	r3, r5
 8006124:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006128:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	461a      	mov	r2, r3
 8006130:	f04f 0300 	mov.w	r3, #0
 8006134:	1891      	adds	r1, r2, r2
 8006136:	6439      	str	r1, [r7, #64]	; 0x40
 8006138:	415b      	adcs	r3, r3
 800613a:	647b      	str	r3, [r7, #68]	; 0x44
 800613c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006140:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8006144:	f7fa fd58 	bl	8000bf8 <__aeabi_uldivmod>
 8006148:	4602      	mov	r2, r0
 800614a:	460b      	mov	r3, r1
 800614c:	4b2e      	ldr	r3, [pc, #184]	; (8006208 <UART_SetConfig+0x3dc>)
 800614e:	fba3 1302 	umull	r1, r3, r3, r2
 8006152:	095b      	lsrs	r3, r3, #5
 8006154:	2164      	movs	r1, #100	; 0x64
 8006156:	fb01 f303 	mul.w	r3, r1, r3
 800615a:	1ad3      	subs	r3, r2, r3
 800615c:	00db      	lsls	r3, r3, #3
 800615e:	3332      	adds	r3, #50	; 0x32
 8006160:	4a29      	ldr	r2, [pc, #164]	; (8006208 <UART_SetConfig+0x3dc>)
 8006162:	fba2 2303 	umull	r2, r3, r2, r3
 8006166:	095b      	lsrs	r3, r3, #5
 8006168:	005b      	lsls	r3, r3, #1
 800616a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800616e:	441e      	add	r6, r3
 8006170:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006174:	4618      	mov	r0, r3
 8006176:	f04f 0100 	mov.w	r1, #0
 800617a:	4602      	mov	r2, r0
 800617c:	460b      	mov	r3, r1
 800617e:	1894      	adds	r4, r2, r2
 8006180:	63bc      	str	r4, [r7, #56]	; 0x38
 8006182:	415b      	adcs	r3, r3
 8006184:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006186:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800618a:	1812      	adds	r2, r2, r0
 800618c:	eb41 0303 	adc.w	r3, r1, r3
 8006190:	f04f 0400 	mov.w	r4, #0
 8006194:	f04f 0500 	mov.w	r5, #0
 8006198:	00dd      	lsls	r5, r3, #3
 800619a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800619e:	00d4      	lsls	r4, r2, #3
 80061a0:	4622      	mov	r2, r4
 80061a2:	462b      	mov	r3, r5
 80061a4:	1814      	adds	r4, r2, r0
 80061a6:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 80061aa:	414b      	adcs	r3, r1
 80061ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80061b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	461a      	mov	r2, r3
 80061b8:	f04f 0300 	mov.w	r3, #0
 80061bc:	1891      	adds	r1, r2, r2
 80061be:	6339      	str	r1, [r7, #48]	; 0x30
 80061c0:	415b      	adcs	r3, r3
 80061c2:	637b      	str	r3, [r7, #52]	; 0x34
 80061c4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80061c8:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80061cc:	f7fa fd14 	bl	8000bf8 <__aeabi_uldivmod>
 80061d0:	4602      	mov	r2, r0
 80061d2:	460b      	mov	r3, r1
 80061d4:	4b0c      	ldr	r3, [pc, #48]	; (8006208 <UART_SetConfig+0x3dc>)
 80061d6:	fba3 1302 	umull	r1, r3, r3, r2
 80061da:	095b      	lsrs	r3, r3, #5
 80061dc:	2164      	movs	r1, #100	; 0x64
 80061de:	fb01 f303 	mul.w	r3, r1, r3
 80061e2:	1ad3      	subs	r3, r2, r3
 80061e4:	00db      	lsls	r3, r3, #3
 80061e6:	3332      	adds	r3, #50	; 0x32
 80061e8:	4a07      	ldr	r2, [pc, #28]	; (8006208 <UART_SetConfig+0x3dc>)
 80061ea:	fba2 2303 	umull	r2, r3, r2, r3
 80061ee:	095b      	lsrs	r3, r3, #5
 80061f0:	f003 0207 	and.w	r2, r3, #7
 80061f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4432      	add	r2, r6
 80061fc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80061fe:	e1a6      	b.n	800654e <UART_SetConfig+0x722>
 8006200:	40011000 	.word	0x40011000
 8006204:	40011400 	.word	0x40011400
 8006208:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800620c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006210:	681a      	ldr	r2, [r3, #0]
 8006212:	4bd1      	ldr	r3, [pc, #836]	; (8006558 <UART_SetConfig+0x72c>)
 8006214:	429a      	cmp	r2, r3
 8006216:	d006      	beq.n	8006226 <UART_SetConfig+0x3fa>
 8006218:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	4bcf      	ldr	r3, [pc, #828]	; (800655c <UART_SetConfig+0x730>)
 8006220:	429a      	cmp	r2, r3
 8006222:	f040 80ca 	bne.w	80063ba <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006226:	f7fe fa3f 	bl	80046a8 <HAL_RCC_GetPCLK2Freq>
 800622a:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800622e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006232:	461c      	mov	r4, r3
 8006234:	f04f 0500 	mov.w	r5, #0
 8006238:	4622      	mov	r2, r4
 800623a:	462b      	mov	r3, r5
 800623c:	1891      	adds	r1, r2, r2
 800623e:	62b9      	str	r1, [r7, #40]	; 0x28
 8006240:	415b      	adcs	r3, r3
 8006242:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006244:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006248:	1912      	adds	r2, r2, r4
 800624a:	eb45 0303 	adc.w	r3, r5, r3
 800624e:	f04f 0000 	mov.w	r0, #0
 8006252:	f04f 0100 	mov.w	r1, #0
 8006256:	00d9      	lsls	r1, r3, #3
 8006258:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800625c:	00d0      	lsls	r0, r2, #3
 800625e:	4602      	mov	r2, r0
 8006260:	460b      	mov	r3, r1
 8006262:	eb12 0a04 	adds.w	sl, r2, r4
 8006266:	eb43 0b05 	adc.w	fp, r3, r5
 800626a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	4618      	mov	r0, r3
 8006272:	f04f 0100 	mov.w	r1, #0
 8006276:	f04f 0200 	mov.w	r2, #0
 800627a:	f04f 0300 	mov.w	r3, #0
 800627e:	008b      	lsls	r3, r1, #2
 8006280:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006284:	0082      	lsls	r2, r0, #2
 8006286:	4650      	mov	r0, sl
 8006288:	4659      	mov	r1, fp
 800628a:	f7fa fcb5 	bl	8000bf8 <__aeabi_uldivmod>
 800628e:	4602      	mov	r2, r0
 8006290:	460b      	mov	r3, r1
 8006292:	4bb3      	ldr	r3, [pc, #716]	; (8006560 <UART_SetConfig+0x734>)
 8006294:	fba3 2302 	umull	r2, r3, r3, r2
 8006298:	095b      	lsrs	r3, r3, #5
 800629a:	011e      	lsls	r6, r3, #4
 800629c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80062a0:	4618      	mov	r0, r3
 80062a2:	f04f 0100 	mov.w	r1, #0
 80062a6:	4602      	mov	r2, r0
 80062a8:	460b      	mov	r3, r1
 80062aa:	1894      	adds	r4, r2, r2
 80062ac:	623c      	str	r4, [r7, #32]
 80062ae:	415b      	adcs	r3, r3
 80062b0:	627b      	str	r3, [r7, #36]	; 0x24
 80062b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80062b6:	1812      	adds	r2, r2, r0
 80062b8:	eb41 0303 	adc.w	r3, r1, r3
 80062bc:	f04f 0400 	mov.w	r4, #0
 80062c0:	f04f 0500 	mov.w	r5, #0
 80062c4:	00dd      	lsls	r5, r3, #3
 80062c6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80062ca:	00d4      	lsls	r4, r2, #3
 80062cc:	4622      	mov	r2, r4
 80062ce:	462b      	mov	r3, r5
 80062d0:	1814      	adds	r4, r2, r0
 80062d2:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 80062d6:	414b      	adcs	r3, r1
 80062d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80062dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062e0:	685b      	ldr	r3, [r3, #4]
 80062e2:	4618      	mov	r0, r3
 80062e4:	f04f 0100 	mov.w	r1, #0
 80062e8:	f04f 0200 	mov.w	r2, #0
 80062ec:	f04f 0300 	mov.w	r3, #0
 80062f0:	008b      	lsls	r3, r1, #2
 80062f2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80062f6:	0082      	lsls	r2, r0, #2
 80062f8:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80062fc:	f7fa fc7c 	bl	8000bf8 <__aeabi_uldivmod>
 8006300:	4602      	mov	r2, r0
 8006302:	460b      	mov	r3, r1
 8006304:	4b96      	ldr	r3, [pc, #600]	; (8006560 <UART_SetConfig+0x734>)
 8006306:	fba3 1302 	umull	r1, r3, r3, r2
 800630a:	095b      	lsrs	r3, r3, #5
 800630c:	2164      	movs	r1, #100	; 0x64
 800630e:	fb01 f303 	mul.w	r3, r1, r3
 8006312:	1ad3      	subs	r3, r2, r3
 8006314:	011b      	lsls	r3, r3, #4
 8006316:	3332      	adds	r3, #50	; 0x32
 8006318:	4a91      	ldr	r2, [pc, #580]	; (8006560 <UART_SetConfig+0x734>)
 800631a:	fba2 2303 	umull	r2, r3, r2, r3
 800631e:	095b      	lsrs	r3, r3, #5
 8006320:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006324:	441e      	add	r6, r3
 8006326:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800632a:	4618      	mov	r0, r3
 800632c:	f04f 0100 	mov.w	r1, #0
 8006330:	4602      	mov	r2, r0
 8006332:	460b      	mov	r3, r1
 8006334:	1894      	adds	r4, r2, r2
 8006336:	61bc      	str	r4, [r7, #24]
 8006338:	415b      	adcs	r3, r3
 800633a:	61fb      	str	r3, [r7, #28]
 800633c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006340:	1812      	adds	r2, r2, r0
 8006342:	eb41 0303 	adc.w	r3, r1, r3
 8006346:	f04f 0400 	mov.w	r4, #0
 800634a:	f04f 0500 	mov.w	r5, #0
 800634e:	00dd      	lsls	r5, r3, #3
 8006350:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006354:	00d4      	lsls	r4, r2, #3
 8006356:	4622      	mov	r2, r4
 8006358:	462b      	mov	r3, r5
 800635a:	1814      	adds	r4, r2, r0
 800635c:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8006360:	414b      	adcs	r3, r1
 8006362:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006366:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800636a:	685b      	ldr	r3, [r3, #4]
 800636c:	4618      	mov	r0, r3
 800636e:	f04f 0100 	mov.w	r1, #0
 8006372:	f04f 0200 	mov.w	r2, #0
 8006376:	f04f 0300 	mov.w	r3, #0
 800637a:	008b      	lsls	r3, r1, #2
 800637c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006380:	0082      	lsls	r2, r0, #2
 8006382:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8006386:	f7fa fc37 	bl	8000bf8 <__aeabi_uldivmod>
 800638a:	4602      	mov	r2, r0
 800638c:	460b      	mov	r3, r1
 800638e:	4b74      	ldr	r3, [pc, #464]	; (8006560 <UART_SetConfig+0x734>)
 8006390:	fba3 1302 	umull	r1, r3, r3, r2
 8006394:	095b      	lsrs	r3, r3, #5
 8006396:	2164      	movs	r1, #100	; 0x64
 8006398:	fb01 f303 	mul.w	r3, r1, r3
 800639c:	1ad3      	subs	r3, r2, r3
 800639e:	011b      	lsls	r3, r3, #4
 80063a0:	3332      	adds	r3, #50	; 0x32
 80063a2:	4a6f      	ldr	r2, [pc, #444]	; (8006560 <UART_SetConfig+0x734>)
 80063a4:	fba2 2303 	umull	r2, r3, r2, r3
 80063a8:	095b      	lsrs	r3, r3, #5
 80063aa:	f003 020f 	and.w	r2, r3, #15
 80063ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	4432      	add	r2, r6
 80063b6:	609a      	str	r2, [r3, #8]
 80063b8:	e0c9      	b.n	800654e <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 80063ba:	f7fe f961 	bl	8004680 <HAL_RCC_GetPCLK1Freq>
 80063be:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063c2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80063c6:	461c      	mov	r4, r3
 80063c8:	f04f 0500 	mov.w	r5, #0
 80063cc:	4622      	mov	r2, r4
 80063ce:	462b      	mov	r3, r5
 80063d0:	1891      	adds	r1, r2, r2
 80063d2:	6139      	str	r1, [r7, #16]
 80063d4:	415b      	adcs	r3, r3
 80063d6:	617b      	str	r3, [r7, #20]
 80063d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80063dc:	1912      	adds	r2, r2, r4
 80063de:	eb45 0303 	adc.w	r3, r5, r3
 80063e2:	f04f 0000 	mov.w	r0, #0
 80063e6:	f04f 0100 	mov.w	r1, #0
 80063ea:	00d9      	lsls	r1, r3, #3
 80063ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80063f0:	00d0      	lsls	r0, r2, #3
 80063f2:	4602      	mov	r2, r0
 80063f4:	460b      	mov	r3, r1
 80063f6:	eb12 0804 	adds.w	r8, r2, r4
 80063fa:	eb43 0905 	adc.w	r9, r3, r5
 80063fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	4618      	mov	r0, r3
 8006406:	f04f 0100 	mov.w	r1, #0
 800640a:	f04f 0200 	mov.w	r2, #0
 800640e:	f04f 0300 	mov.w	r3, #0
 8006412:	008b      	lsls	r3, r1, #2
 8006414:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006418:	0082      	lsls	r2, r0, #2
 800641a:	4640      	mov	r0, r8
 800641c:	4649      	mov	r1, r9
 800641e:	f7fa fbeb 	bl	8000bf8 <__aeabi_uldivmod>
 8006422:	4602      	mov	r2, r0
 8006424:	460b      	mov	r3, r1
 8006426:	4b4e      	ldr	r3, [pc, #312]	; (8006560 <UART_SetConfig+0x734>)
 8006428:	fba3 2302 	umull	r2, r3, r3, r2
 800642c:	095b      	lsrs	r3, r3, #5
 800642e:	011e      	lsls	r6, r3, #4
 8006430:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006434:	4618      	mov	r0, r3
 8006436:	f04f 0100 	mov.w	r1, #0
 800643a:	4602      	mov	r2, r0
 800643c:	460b      	mov	r3, r1
 800643e:	1894      	adds	r4, r2, r2
 8006440:	60bc      	str	r4, [r7, #8]
 8006442:	415b      	adcs	r3, r3
 8006444:	60fb      	str	r3, [r7, #12]
 8006446:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800644a:	1812      	adds	r2, r2, r0
 800644c:	eb41 0303 	adc.w	r3, r1, r3
 8006450:	f04f 0400 	mov.w	r4, #0
 8006454:	f04f 0500 	mov.w	r5, #0
 8006458:	00dd      	lsls	r5, r3, #3
 800645a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800645e:	00d4      	lsls	r4, r2, #3
 8006460:	4622      	mov	r2, r4
 8006462:	462b      	mov	r3, r5
 8006464:	1814      	adds	r4, r2, r0
 8006466:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800646a:	414b      	adcs	r3, r1
 800646c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006470:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	4618      	mov	r0, r3
 8006478:	f04f 0100 	mov.w	r1, #0
 800647c:	f04f 0200 	mov.w	r2, #0
 8006480:	f04f 0300 	mov.w	r3, #0
 8006484:	008b      	lsls	r3, r1, #2
 8006486:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800648a:	0082      	lsls	r2, r0, #2
 800648c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006490:	f7fa fbb2 	bl	8000bf8 <__aeabi_uldivmod>
 8006494:	4602      	mov	r2, r0
 8006496:	460b      	mov	r3, r1
 8006498:	4b31      	ldr	r3, [pc, #196]	; (8006560 <UART_SetConfig+0x734>)
 800649a:	fba3 1302 	umull	r1, r3, r3, r2
 800649e:	095b      	lsrs	r3, r3, #5
 80064a0:	2164      	movs	r1, #100	; 0x64
 80064a2:	fb01 f303 	mul.w	r3, r1, r3
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	011b      	lsls	r3, r3, #4
 80064aa:	3332      	adds	r3, #50	; 0x32
 80064ac:	4a2c      	ldr	r2, [pc, #176]	; (8006560 <UART_SetConfig+0x734>)
 80064ae:	fba2 2303 	umull	r2, r3, r2, r3
 80064b2:	095b      	lsrs	r3, r3, #5
 80064b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80064b8:	441e      	add	r6, r3
 80064ba:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80064be:	4618      	mov	r0, r3
 80064c0:	f04f 0100 	mov.w	r1, #0
 80064c4:	4602      	mov	r2, r0
 80064c6:	460b      	mov	r3, r1
 80064c8:	1894      	adds	r4, r2, r2
 80064ca:	603c      	str	r4, [r7, #0]
 80064cc:	415b      	adcs	r3, r3
 80064ce:	607b      	str	r3, [r7, #4]
 80064d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064d4:	1812      	adds	r2, r2, r0
 80064d6:	eb41 0303 	adc.w	r3, r1, r3
 80064da:	f04f 0400 	mov.w	r4, #0
 80064de:	f04f 0500 	mov.w	r5, #0
 80064e2:	00dd      	lsls	r5, r3, #3
 80064e4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80064e8:	00d4      	lsls	r4, r2, #3
 80064ea:	4622      	mov	r2, r4
 80064ec:	462b      	mov	r3, r5
 80064ee:	1814      	adds	r4, r2, r0
 80064f0:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 80064f4:	414b      	adcs	r3, r1
 80064f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80064fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	4618      	mov	r0, r3
 8006502:	f04f 0100 	mov.w	r1, #0
 8006506:	f04f 0200 	mov.w	r2, #0
 800650a:	f04f 0300 	mov.w	r3, #0
 800650e:	008b      	lsls	r3, r1, #2
 8006510:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006514:	0082      	lsls	r2, r0, #2
 8006516:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800651a:	f7fa fb6d 	bl	8000bf8 <__aeabi_uldivmod>
 800651e:	4602      	mov	r2, r0
 8006520:	460b      	mov	r3, r1
 8006522:	4b0f      	ldr	r3, [pc, #60]	; (8006560 <UART_SetConfig+0x734>)
 8006524:	fba3 1302 	umull	r1, r3, r3, r2
 8006528:	095b      	lsrs	r3, r3, #5
 800652a:	2164      	movs	r1, #100	; 0x64
 800652c:	fb01 f303 	mul.w	r3, r1, r3
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	011b      	lsls	r3, r3, #4
 8006534:	3332      	adds	r3, #50	; 0x32
 8006536:	4a0a      	ldr	r2, [pc, #40]	; (8006560 <UART_SetConfig+0x734>)
 8006538:	fba2 2303 	umull	r2, r3, r2, r3
 800653c:	095b      	lsrs	r3, r3, #5
 800653e:	f003 020f 	and.w	r2, r3, #15
 8006542:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4432      	add	r2, r6
 800654a:	609a      	str	r2, [r3, #8]
}
 800654c:	e7ff      	b.n	800654e <UART_SetConfig+0x722>
 800654e:	bf00      	nop
 8006550:	37f4      	adds	r7, #244	; 0xf4
 8006552:	46bd      	mov	sp, r7
 8006554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006558:	40011000 	.word	0x40011000
 800655c:	40011400 	.word	0x40011400
 8006560:	51eb851f 	.word	0x51eb851f

08006564 <Log_Info>:
  * @param  sizeStr  Amount of data elements to be sent
  * @param  inputStr pointer to data elements to be sent
  * @retval none
  */
void Log_Info(uint8_t* inputStr,  uint8_t sizeStr)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b082      	sub	sp, #8
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
 800656c:	460b      	mov	r3, r1
 800656e:	70fb      	strb	r3, [r7, #3]
		if(inputStr != NULL)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d008      	beq.n	8006588 <Log_Info+0x24>
		{
		    HAL_UART_Transmit(&UART_LOG, inputStr, sizeStr, 1000);
 8006576:	78fb      	ldrb	r3, [r7, #3]
 8006578:	b29a      	uxth	r2, r3
 800657a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800657e:	6879      	ldr	r1, [r7, #4]
 8006580:	4807      	ldr	r0, [pc, #28]	; (80065a0 <Log_Info+0x3c>)
 8006582:	f7ff f8e4 	bl	800574e <HAL_UART_Transmit>
		}
		else
		{
				HAL_UART_Transmit(&UART_LOG, (uint8_t*)"Data Log NULL\r\n", 15, 1000);
		}
}
 8006586:	e006      	b.n	8006596 <Log_Info+0x32>
				HAL_UART_Transmit(&UART_LOG, (uint8_t*)"Data Log NULL\r\n", 15, 1000);
 8006588:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800658c:	220f      	movs	r2, #15
 800658e:	4905      	ldr	r1, [pc, #20]	; (80065a4 <Log_Info+0x40>)
 8006590:	4803      	ldr	r0, [pc, #12]	; (80065a0 <Log_Info+0x3c>)
 8006592:	f7ff f8dc 	bl	800574e <HAL_UART_Transmit>
}
 8006596:	bf00      	nop
 8006598:	3708      	adds	r7, #8
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}
 800659e:	bf00      	nop
 80065a0:	20000d0c 	.word	0x20000d0c
 80065a4:	0800eb18 	.word	0x0800eb18

080065a8 <W25Q16_Trans_Recv>:
 *
 *
 * @param[in] data: value to be sent
 */
uint8_t W25Q16_Trans_Recv(uint8_t data)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b086      	sub	sp, #24
 80065ac:	af02      	add	r7, sp, #8
 80065ae:	4603      	mov	r3, r0
 80065b0:	71fb      	strb	r3, [r7, #7]
		uint8_t retValue = 0;	//local variable to return
 80065b2:	2300      	movs	r3, #0
 80065b4:	73fb      	strb	r3, [r7, #15]
		HAL_SPI_TransmitReceive(&W25Q16_SPI, &data, &retValue, 1, 100);
 80065b6:	f107 020f 	add.w	r2, r7, #15
 80065ba:	1df9      	adds	r1, r7, #7
 80065bc:	2364      	movs	r3, #100	; 0x64
 80065be:	9300      	str	r3, [sp, #0]
 80065c0:	2301      	movs	r3, #1
 80065c2:	4804      	ldr	r0, [pc, #16]	; (80065d4 <W25Q16_Trans_Recv+0x2c>)
 80065c4:	f7fe fb25 	bl	8004c12 <HAL_SPI_TransmitReceive>
		return retValue;
 80065c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3710      	adds	r7, #16
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
 80065d2:	bf00      	nop
 80065d4:	20000c18 	.word	0x20000c18

080065d8 <W25Q16_Read_UniqID>:
 * This function reads Unique ID of W25Q16
 *
 * @param[in] none
 */
void W25Q16_Read_UniqID(void)
{
 80065d8:	b590      	push	{r4, r7, lr}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
		3. Send 4 dummy bytes
		4. Send 8 dummy byes and receive 8byte uniqueID
		5. Disable SPI
		******************************************************************************
		*/
		W25Q16_CS_EN; //Enable SPI
 80065de:	2200      	movs	r2, #0
 80065e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80065e4:	4816      	ldr	r0, [pc, #88]	; (8006640 <W25Q16_Read_UniqID+0x68>)
 80065e6:	f7fc fc3f 	bl	8002e68 <HAL_GPIO_WritePin>
		W25Q16_Trans_Recv(READ_UNIQUE_ID); //Send READ_UNIQUE_ID Instruction
 80065ea:	204b      	movs	r0, #75	; 0x4b
 80065ec:	f7ff ffdc 	bl	80065a8 <W25Q16_Trans_Recv>
		for(uint8_t i = 0; i < 4; i++) //Send 4 dummy bytes
 80065f0:	2300      	movs	r3, #0
 80065f2:	71fb      	strb	r3, [r7, #7]
 80065f4:	e005      	b.n	8006602 <W25Q16_Read_UniqID+0x2a>
		{
				W25Q16_Trans_Recv(DUMMY_BYTE);
 80065f6:	20a5      	movs	r0, #165	; 0xa5
 80065f8:	f7ff ffd6 	bl	80065a8 <W25Q16_Trans_Recv>
		for(uint8_t i = 0; i < 4; i++) //Send 4 dummy bytes
 80065fc:	79fb      	ldrb	r3, [r7, #7]
 80065fe:	3301      	adds	r3, #1
 8006600:	71fb      	strb	r3, [r7, #7]
 8006602:	79fb      	ldrb	r3, [r7, #7]
 8006604:	2b03      	cmp	r3, #3
 8006606:	d9f6      	bls.n	80065f6 <W25Q16_Read_UniqID+0x1e>
		}
		for(uint8_t i = 0; i < 8; i++) //Send 8 dummy byes and receive 8byte uniqueID
 8006608:	2300      	movs	r3, #0
 800660a:	71bb      	strb	r3, [r7, #6]
 800660c:	e00a      	b.n	8006624 <W25Q16_Read_UniqID+0x4c>
		{
			myDevice.uniqID[i] = W25Q16_Trans_Recv(DUMMY_BYTE);
 800660e:	79bc      	ldrb	r4, [r7, #6]
 8006610:	20a5      	movs	r0, #165	; 0xa5
 8006612:	f7ff ffc9 	bl	80065a8 <W25Q16_Trans_Recv>
 8006616:	4603      	mov	r3, r0
 8006618:	461a      	mov	r2, r3
 800661a:	4b0a      	ldr	r3, [pc, #40]	; (8006644 <W25Q16_Read_UniqID+0x6c>)
 800661c:	551a      	strb	r2, [r3, r4]
		for(uint8_t i = 0; i < 8; i++) //Send 8 dummy byes and receive 8byte uniqueID
 800661e:	79bb      	ldrb	r3, [r7, #6]
 8006620:	3301      	adds	r3, #1
 8006622:	71bb      	strb	r3, [r7, #6]
 8006624:	79bb      	ldrb	r3, [r7, #6]
 8006626:	2b07      	cmp	r3, #7
 8006628:	d9f1      	bls.n	800660e <W25Q16_Read_UniqID+0x36>
		}
		W25Q16_CS_DIS; //Disable SPI
 800662a:	2201      	movs	r2, #1
 800662c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006630:	4803      	ldr	r0, [pc, #12]	; (8006640 <W25Q16_Read_UniqID+0x68>)
 8006632:	f7fc fc19 	bl	8002e68 <HAL_GPIO_WritePin>
}
 8006636:	bf00      	nop
 8006638:	370c      	adds	r7, #12
 800663a:	46bd      	mov	sp, r7
 800663c:	bd90      	pop	{r4, r7, pc}
 800663e:	bf00      	nop
 8006640:	40020400 	.word	0x40020400
 8006644:	20000df0 	.word	0x20000df0

08006648 <W25Q16_Enable_Write>:
 * @brief enable write operation with W25Q16
 *
 * @param[in] none
 */
void W25Q16_Enable_Write(void)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	af00      	add	r7, sp, #0
		1. Enable SPI
		2. Send WRITE_ENABLE Instruction
		3. Disable SPI
		******************************************************************************
		*/
		W25Q16_CS_EN;
 800664c:	2200      	movs	r2, #0
 800664e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006652:	4808      	ldr	r0, [pc, #32]	; (8006674 <W25Q16_Enable_Write+0x2c>)
 8006654:	f7fc fc08 	bl	8002e68 <HAL_GPIO_WritePin>
		W25Q16_Trans_Recv(WRITE_ENABLE);
 8006658:	2006      	movs	r0, #6
 800665a:	f7ff ffa5 	bl	80065a8 <W25Q16_Trans_Recv>
		W25Q16_CS_DIS;
 800665e:	2201      	movs	r2, #1
 8006660:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006664:	4803      	ldr	r0, [pc, #12]	; (8006674 <W25Q16_Enable_Write+0x2c>)
 8006666:	f7fc fbff 	bl	8002e68 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 800666a:	2064      	movs	r0, #100	; 0x64
 800666c:	f7fb febc 	bl	80023e8 <HAL_Delay>
}
 8006670:	bf00      	nop
 8006672:	bd80      	pop	{r7, pc}
 8006674:	40020400 	.word	0x40020400

08006678 <W25Q16_Read_StatusReg>:
 * @brief read status register of W25Q16
 *
 * @param[in] regID: 1 or 2 or 3 corresponding to id register
 */
uint8_t W25Q16_Read_StatusReg(uint8_t regID)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b084      	sub	sp, #16
 800667c:	af00      	add	r7, sp, #0
 800667e:	4603      	mov	r3, r0
 8006680:	71fb      	strb	r3, [r7, #7]
		2. Check ID of Register
		3. Send READ_STATUS_REG corresponding
		4. Disable SPI
		******************************************************************************
		*/
		uint8_t retValue = 0;	//local variable to return
 8006682:	2300      	movs	r3, #0
 8006684:	73fb      	strb	r3, [r7, #15]
		W25Q16_CS_EN;
 8006686:	2200      	movs	r2, #0
 8006688:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800668c:	481b      	ldr	r0, [pc, #108]	; (80066fc <W25Q16_Read_StatusReg+0x84>)
 800668e:	f7fc fbeb 	bl	8002e68 <HAL_GPIO_WritePin>
		switch(regID)
 8006692:	79fb      	ldrb	r3, [r7, #7]
 8006694:	2b01      	cmp	r3, #1
 8006696:	d002      	beq.n	800669e <W25Q16_Read_StatusReg+0x26>
 8006698:	2b02      	cmp	r3, #2
 800669a:	d00c      	beq.n	80066b6 <W25Q16_Read_StatusReg+0x3e>
 800669c:	e017      	b.n	80066ce <W25Q16_Read_StatusReg+0x56>
		{
				case 1:
				{
						W25Q16_Trans_Recv(READ_STATUS_REG1);
 800669e:	2005      	movs	r0, #5
 80066a0:	f7ff ff82 	bl	80065a8 <W25Q16_Trans_Recv>
						retValue = W25Q16_Trans_Recv(DUMMY_BYTE);
 80066a4:	20a5      	movs	r0, #165	; 0xa5
 80066a6:	f7ff ff7f 	bl	80065a8 <W25Q16_Trans_Recv>
 80066aa:	4603      	mov	r3, r0
 80066ac:	73fb      	strb	r3, [r7, #15]
						myDevice.statusReg1 = retValue;
 80066ae:	4a14      	ldr	r2, [pc, #80]	; (8006700 <W25Q16_Read_StatusReg+0x88>)
 80066b0:	7bfb      	ldrb	r3, [r7, #15]
 80066b2:	7593      	strb	r3, [r2, #22]
						break;
 80066b4:	e017      	b.n	80066e6 <W25Q16_Read_StatusReg+0x6e>
				}
				case 2:
				{
						W25Q16_Trans_Recv(READ_STATUS_REG2);
 80066b6:	2035      	movs	r0, #53	; 0x35
 80066b8:	f7ff ff76 	bl	80065a8 <W25Q16_Trans_Recv>
						retValue = W25Q16_Trans_Recv(DUMMY_BYTE);
 80066bc:	20a5      	movs	r0, #165	; 0xa5
 80066be:	f7ff ff73 	bl	80065a8 <W25Q16_Trans_Recv>
 80066c2:	4603      	mov	r3, r0
 80066c4:	73fb      	strb	r3, [r7, #15]
						myDevice.statusReg2 = retValue;
 80066c6:	4a0e      	ldr	r2, [pc, #56]	; (8006700 <W25Q16_Read_StatusReg+0x88>)
 80066c8:	7bfb      	ldrb	r3, [r7, #15]
 80066ca:	75d3      	strb	r3, [r2, #23]
						break;
 80066cc:	e00b      	b.n	80066e6 <W25Q16_Read_StatusReg+0x6e>
				}
				default:
						W25Q16_Trans_Recv(READ_STATUS_REG3);
 80066ce:	2015      	movs	r0, #21
 80066d0:	f7ff ff6a 	bl	80065a8 <W25Q16_Trans_Recv>
						retValue = W25Q16_Trans_Recv(DUMMY_BYTE);
 80066d4:	20a5      	movs	r0, #165	; 0xa5
 80066d6:	f7ff ff67 	bl	80065a8 <W25Q16_Trans_Recv>
 80066da:	4603      	mov	r3, r0
 80066dc:	73fb      	strb	r3, [r7, #15]
						myDevice.statusReg3 = retValue;
 80066de:	4a08      	ldr	r2, [pc, #32]	; (8006700 <W25Q16_Read_StatusReg+0x88>)
 80066e0:	7bfb      	ldrb	r3, [r7, #15]
 80066e2:	7613      	strb	r3, [r2, #24]
						break;
 80066e4:	bf00      	nop
		} //end switch
		W25Q16_CS_DIS; //disable SPI
 80066e6:	2201      	movs	r2, #1
 80066e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80066ec:	4803      	ldr	r0, [pc, #12]	; (80066fc <W25Q16_Read_StatusReg+0x84>)
 80066ee:	f7fc fbbb 	bl	8002e68 <HAL_GPIO_WritePin>

		return retValue;
 80066f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3710      	adds	r7, #16
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	40020400 	.word	0x40020400
 8006700:	20000df0 	.word	0x20000df0

08006704 <W25Q16_Wait_EndBusy>:
 * @brief wait for end busy
 *
 * @param[in] none
 */
void W25Q16_Wait_EndBusy(void)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	af00      	add	r7, sp, #0
		2. Send READ_STATUS_REG1
		3. Wait until MSB bit of status register 1 != 1
		4. Disable SPI
		******************************************************************************
		*/
		HAL_Delay(1);
 8006708:	2001      	movs	r0, #1
 800670a:	f7fb fe6d 	bl	80023e8 <HAL_Delay>
		W25Q16_CS_EN;	//Enable SPI
 800670e:	2200      	movs	r2, #0
 8006710:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006714:	480d      	ldr	r0, [pc, #52]	; (800674c <W25Q16_Wait_EndBusy+0x48>)
 8006716:	f7fc fba7 	bl	8002e68 <HAL_GPIO_WritePin>
		W25Q16_Trans_Recv(READ_STATUS_REG1); //Send READ_STATUS_REG1
 800671a:	2005      	movs	r0, #5
 800671c:	f7ff ff44 	bl	80065a8 <W25Q16_Trans_Recv>
		do //Wait until MSB bit of status register 1 != 1
		{
				myDevice.statusReg1 = W25Q16_Trans_Recv(DUMMY_BYTE);
 8006720:	20a5      	movs	r0, #165	; 0xa5
 8006722:	f7ff ff41 	bl	80065a8 <W25Q16_Trans_Recv>
 8006726:	4603      	mov	r3, r0
 8006728:	461a      	mov	r2, r3
 800672a:	4b09      	ldr	r3, [pc, #36]	; (8006750 <W25Q16_Wait_EndBusy+0x4c>)
 800672c:	759a      	strb	r2, [r3, #22]
		}while((myDevice.statusReg1 & 0x01) == 0x01);
 800672e:	4b08      	ldr	r3, [pc, #32]	; (8006750 <W25Q16_Wait_EndBusy+0x4c>)
 8006730:	7d9b      	ldrb	r3, [r3, #22]
 8006732:	f003 0301 	and.w	r3, r3, #1
 8006736:	2b00      	cmp	r3, #0
 8006738:	d1f2      	bne.n	8006720 <W25Q16_Wait_EndBusy+0x1c>
		W25Q16_CS_DIS; //Disable SPI
 800673a:	2201      	movs	r2, #1
 800673c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006740:	4802      	ldr	r0, [pc, #8]	; (800674c <W25Q16_Wait_EndBusy+0x48>)
 8006742:	f7fc fb91 	bl	8002e68 <HAL_GPIO_WritePin>
}
 8006746:	bf00      	nop
 8006748:	bd80      	pop	{r7, pc}
 800674a:	bf00      	nop
 800674c:	40020400 	.word	0x40020400
 8006750:	20000df0 	.word	0x20000df0

08006754 <W25Q16_Init>:
 * This function initializes the IC
 *
 * @param[in] none
 */
bool W25Q16_Init(void)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b086      	sub	sp, #24
 8006758:	af00      	add	r7, sp, #0
		6. Set idle status for device
		******************************************************************************
		*/
		char buffer_to_log[20];	//buffer for data to log via uart

		myDevice.isBusy = BUSY; //Set busy status for device
 800675a:	4b42      	ldr	r3, [pc, #264]	; (8006864 <W25Q16_Init+0x110>)
 800675c:	2201      	movs	r2, #1
 800675e:	765a      	strb	r2, [r3, #25]
		W25Q16_CS_DIS; //Disable SPI
 8006760:	2201      	movs	r2, #1
 8006762:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006766:	4840      	ldr	r0, [pc, #256]	; (8006868 <W25Q16_Init+0x114>)
 8006768:	f7fc fb7e 	bl	8002e68 <HAL_GPIO_WritePin>

		/*Config parameters of Device*/
		myDevice.numBlock   = NUM_BLOCK;
 800676c:	4b3d      	ldr	r3, [pc, #244]	; (8006864 <W25Q16_Init+0x110>)
 800676e:	2220      	movs	r2, #32
 8006770:	829a      	strh	r2, [r3, #20]
		myDevice.numSector  = NUM_SECTOR;
 8006772:	4b3c      	ldr	r3, [pc, #240]	; (8006864 <W25Q16_Init+0x110>)
 8006774:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006778:	81da      	strh	r2, [r3, #14]
		myDevice.numPage		= NUM_PAGE;
 800677a:	4b3a      	ldr	r3, [pc, #232]	; (8006864 <W25Q16_Init+0x110>)
 800677c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006780:	815a      	strh	r2, [r3, #10]
		myDevice.sizePage   = SIZE_PAGE;
 8006782:	4b38      	ldr	r3, [pc, #224]	; (8006864 <W25Q16_Init+0x110>)
 8006784:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006788:	811a      	strh	r2, [r3, #8]
		myDevice.sizeSector = SIZE_SECTOR;
 800678a:	4b36      	ldr	r3, [pc, #216]	; (8006864 <W25Q16_Init+0x110>)
 800678c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006790:	819a      	strh	r2, [r3, #12]
		myDevice.sizeBlock  = SIZE_BLOCK;
 8006792:	4b34      	ldr	r3, [pc, #208]	; (8006864 <W25Q16_Init+0x110>)
 8006794:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8006798:	611a      	str	r2, [r3, #16]

		W25Q16_Read_UniqID();
 800679a:	f7ff ff1d 	bl	80065d8 <W25Q16_Read_UniqID>
		W25Q16_Read_StatusReg(1);
 800679e:	2001      	movs	r0, #1
 80067a0:	f7ff ff6a 	bl	8006678 <W25Q16_Read_StatusReg>
		W25Q16_Read_StatusReg(2);
 80067a4:	2002      	movs	r0, #2
 80067a6:	f7ff ff67 	bl	8006678 <W25Q16_Read_StatusReg>
		W25Q16_Read_StatusReg(3);
 80067aa:	2003      	movs	r0, #3
 80067ac:	f7ff ff64 	bl	8006678 <W25Q16_Read_StatusReg>


		/*Log informations of device*/
		Log_Info((uint8_t*)"Initialize\n", 12);
 80067b0:	210c      	movs	r1, #12
 80067b2:	482e      	ldr	r0, [pc, #184]	; (800686c <W25Q16_Init+0x118>)
 80067b4:	f7ff fed6 	bl	8006564 <Log_Info>
		sprintf((char*)buffer_to_log, "NumBlock = %d\r\n", myDevice.numBlock);
 80067b8:	4b2a      	ldr	r3, [pc, #168]	; (8006864 <W25Q16_Init+0x110>)
 80067ba:	8a9b      	ldrh	r3, [r3, #20]
 80067bc:	461a      	mov	r2, r3
 80067be:	1d3b      	adds	r3, r7, #4
 80067c0:	492b      	ldr	r1, [pc, #172]	; (8006870 <W25Q16_Init+0x11c>)
 80067c2:	4618      	mov	r0, r3
 80067c4:	f004 fa92 	bl	800acec <siprintf>
		Log_Info((uint8_t*)buffer_to_log, 16);
 80067c8:	1d3b      	adds	r3, r7, #4
 80067ca:	2110      	movs	r1, #16
 80067cc:	4618      	mov	r0, r3
 80067ce:	f7ff fec9 	bl	8006564 <Log_Info>
		sprintf((char*)buffer_to_log, "NumSector = %d\r\n", myDevice.numSector);
 80067d2:	4b24      	ldr	r3, [pc, #144]	; (8006864 <W25Q16_Init+0x110>)
 80067d4:	89db      	ldrh	r3, [r3, #14]
 80067d6:	461a      	mov	r2, r3
 80067d8:	1d3b      	adds	r3, r7, #4
 80067da:	4926      	ldr	r1, [pc, #152]	; (8006874 <W25Q16_Init+0x120>)
 80067dc:	4618      	mov	r0, r3
 80067de:	f004 fa85 	bl	800acec <siprintf>
		Log_Info((uint8_t*)buffer_to_log, 17);
 80067e2:	1d3b      	adds	r3, r7, #4
 80067e4:	2111      	movs	r1, #17
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7ff febc 	bl	8006564 <Log_Info>
		sprintf((char*)buffer_to_log, "NumPage = %d\r\n", myDevice.numPage);
 80067ec:	4b1d      	ldr	r3, [pc, #116]	; (8006864 <W25Q16_Init+0x110>)
 80067ee:	895b      	ldrh	r3, [r3, #10]
 80067f0:	461a      	mov	r2, r3
 80067f2:	1d3b      	adds	r3, r7, #4
 80067f4:	4920      	ldr	r1, [pc, #128]	; (8006878 <W25Q16_Init+0x124>)
 80067f6:	4618      	mov	r0, r3
 80067f8:	f004 fa78 	bl	800acec <siprintf>
		Log_Info((uint8_t*)buffer_to_log, 16);
 80067fc:	1d3b      	adds	r3, r7, #4
 80067fe:	2110      	movs	r1, #16
 8006800:	4618      	mov	r0, r3
 8006802:	f7ff feaf 	bl	8006564 <Log_Info>
		sprintf((char*)buffer_to_log, "SizePage = %d\r\n", myDevice.sizePage);
 8006806:	4b17      	ldr	r3, [pc, #92]	; (8006864 <W25Q16_Init+0x110>)
 8006808:	891b      	ldrh	r3, [r3, #8]
 800680a:	461a      	mov	r2, r3
 800680c:	1d3b      	adds	r3, r7, #4
 800680e:	491b      	ldr	r1, [pc, #108]	; (800687c <W25Q16_Init+0x128>)
 8006810:	4618      	mov	r0, r3
 8006812:	f004 fa6b 	bl	800acec <siprintf>
		Log_Info((uint8_t*)buffer_to_log, 16);
 8006816:	1d3b      	adds	r3, r7, #4
 8006818:	2110      	movs	r1, #16
 800681a:	4618      	mov	r0, r3
 800681c:	f7ff fea2 	bl	8006564 <Log_Info>
		sprintf((char*)buffer_to_log, "SizeSector = %d\r\n", myDevice.sizeSector);
 8006820:	4b10      	ldr	r3, [pc, #64]	; (8006864 <W25Q16_Init+0x110>)
 8006822:	899b      	ldrh	r3, [r3, #12]
 8006824:	461a      	mov	r2, r3
 8006826:	1d3b      	adds	r3, r7, #4
 8006828:	4915      	ldr	r1, [pc, #84]	; (8006880 <W25Q16_Init+0x12c>)
 800682a:	4618      	mov	r0, r3
 800682c:	f004 fa5e 	bl	800acec <siprintf>
		Log_Info((uint8_t*)buffer_to_log, 19);
 8006830:	1d3b      	adds	r3, r7, #4
 8006832:	2113      	movs	r1, #19
 8006834:	4618      	mov	r0, r3
 8006836:	f7ff fe95 	bl	8006564 <Log_Info>
		sprintf((char*)buffer_to_log, "SizeBlock = %ld\r\n", myDevice.sizeBlock);
 800683a:	4b0a      	ldr	r3, [pc, #40]	; (8006864 <W25Q16_Init+0x110>)
 800683c:	691a      	ldr	r2, [r3, #16]
 800683e:	1d3b      	adds	r3, r7, #4
 8006840:	4910      	ldr	r1, [pc, #64]	; (8006884 <W25Q16_Init+0x130>)
 8006842:	4618      	mov	r0, r3
 8006844:	f004 fa52 	bl	800acec <siprintf>
		Log_Info((uint8_t*)buffer_to_log, 19);
 8006848:	1d3b      	adds	r3, r7, #4
 800684a:	2113      	movs	r1, #19
 800684c:	4618      	mov	r0, r3
 800684e:	f7ff fe89 	bl	8006564 <Log_Info>

		myDevice.isBusy = IDLE; //Set idle status for device
 8006852:	4b04      	ldr	r3, [pc, #16]	; (8006864 <W25Q16_Init+0x110>)
 8006854:	2200      	movs	r2, #0
 8006856:	765a      	strb	r2, [r3, #25]

		return true;
 8006858:	2301      	movs	r3, #1
}
 800685a:	4618      	mov	r0, r3
 800685c:	3718      	adds	r7, #24
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
 8006862:	bf00      	nop
 8006864:	20000df0 	.word	0x20000df0
 8006868:	40020400 	.word	0x40020400
 800686c:	0800eb28 	.word	0x0800eb28
 8006870:	0800eb34 	.word	0x0800eb34
 8006874:	0800eb44 	.word	0x0800eb44
 8006878:	0800eb58 	.word	0x0800eb58
 800687c:	0800eb68 	.word	0x0800eb68
 8006880:	0800eb78 	.word	0x0800eb78
 8006884:	0800eb8c 	.word	0x0800eb8c

08006888 <W25Q16_Erase_Chip>:
 * @brief erase full chip
 *
 * @param[in] none
 */
void W25Q16_Erase_Chip(void)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	af00      	add	r7, sp, #0
		6. Disable SPI
		7. Wait for end operation
		8. Set idle status for device
		******************************************************************************
		*/
		while(myDevice.isBusy == BUSY); //Wait end busy status
 800688c:	bf00      	nop
 800688e:	4b13      	ldr	r3, [pc, #76]	; (80068dc <W25Q16_Erase_Chip+0x54>)
 8006890:	7e5b      	ldrb	r3, [r3, #25]
 8006892:	2b01      	cmp	r3, #1
 8006894:	d0fb      	beq.n	800688e <W25Q16_Erase_Chip+0x6>
		myDevice.isBusy  = BUSY;	//Set busy status for device
 8006896:	4b11      	ldr	r3, [pc, #68]	; (80068dc <W25Q16_Erase_Chip+0x54>)
 8006898:	2201      	movs	r2, #1
 800689a:	765a      	strb	r2, [r3, #25]
		W25Q16_Enable_Write();	//Write enable
 800689c:	f7ff fed4 	bl	8006648 <W25Q16_Enable_Write>
		W25Q16_CS_EN; //Enable SPI
 80068a0:	2200      	movs	r2, #0
 80068a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80068a6:	480e      	ldr	r0, [pc, #56]	; (80068e0 <W25Q16_Erase_Chip+0x58>)
 80068a8:	f7fc fade 	bl	8002e68 <HAL_GPIO_WritePin>
		W25Q16_Trans_Recv(CHIP_ERASE); //Send CHIP_ERASE instruction
 80068ac:	20c7      	movs	r0, #199	; 0xc7
 80068ae:	f7ff fe7b 	bl	80065a8 <W25Q16_Trans_Recv>
		W25Q16_CS_DIS; //Disable SPI
 80068b2:	2201      	movs	r2, #1
 80068b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80068b8:	4809      	ldr	r0, [pc, #36]	; (80068e0 <W25Q16_Erase_Chip+0x58>)
 80068ba:	f7fc fad5 	bl	8002e68 <HAL_GPIO_WritePin>
		W25Q16_Wait_EndBusy(); //Wait for end operation
 80068be:	f7ff ff21 	bl	8006704 <W25Q16_Wait_EndBusy>

		Log_Info((uint8_t*)"Erase chip success!!\r\n", 22);
 80068c2:	2116      	movs	r1, #22
 80068c4:	4807      	ldr	r0, [pc, #28]	; (80068e4 <W25Q16_Erase_Chip+0x5c>)
 80068c6:	f7ff fe4d 	bl	8006564 <Log_Info>
		HAL_Delay(10);
 80068ca:	200a      	movs	r0, #10
 80068cc:	f7fb fd8c 	bl	80023e8 <HAL_Delay>

		myDevice.isBusy = IDLE; //Set idle status for device
 80068d0:	4b02      	ldr	r3, [pc, #8]	; (80068dc <W25Q16_Erase_Chip+0x54>)
 80068d2:	2200      	movs	r2, #0
 80068d4:	765a      	strb	r2, [r3, #25]
}
 80068d6:	bf00      	nop
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	bf00      	nop
 80068dc:	20000df0 	.word	0x20000df0
 80068e0:	40020400 	.word	0x40020400
 80068e4:	0800eba0 	.word	0x0800eba0

080068e8 <W25Q16_WritePage>:
 * @param[in] number: number of datas to write
 * @param[in] offSet: offset value of start address (byte)
 */
void W25Q16_WritePage(uint8_t* pData,
											uint16_t idPage, uint8_t offSet, uint8_t number)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b084      	sub	sp, #16
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	4608      	mov	r0, r1
 80068f2:	4611      	mov	r1, r2
 80068f4:	461a      	mov	r2, r3
 80068f6:	4603      	mov	r3, r0
 80068f8:	807b      	strh	r3, [r7, #2]
 80068fa:	460b      	mov	r3, r1
 80068fc:	707b      	strb	r3, [r7, #1]
 80068fe:	4613      	mov	r3, r2
 8006900:	703b      	strb	r3, [r7, #0]
		7. Disable SPI
		8. Wait for end operation
		9. Set idle status for device
		******************************************************************************
		*/
		uint32_t addrPage = 0;
 8006902:	2300      	movs	r3, #0
 8006904:	60fb      	str	r3, [r7, #12]
		while(myDevice.isBusy == BUSY);
 8006906:	bf00      	nop
 8006908:	4b29      	ldr	r3, [pc, #164]	; (80069b0 <W25Q16_WritePage+0xc8>)
 800690a:	7e5b      	ldrb	r3, [r3, #25]
 800690c:	2b01      	cmp	r3, #1
 800690e:	d0fb      	beq.n	8006908 <W25Q16_WritePage+0x20>
		myDevice.isBusy  = BUSY;
 8006910:	4b27      	ldr	r3, [pc, #156]	; (80069b0 <W25Q16_WritePage+0xc8>)
 8006912:	2201      	movs	r2, #1
 8006914:	765a      	strb	r2, [r3, #25]
		if((number + offSet) > myDevice.sizePage) number = myDevice.sizePage - offSet;
 8006916:	783a      	ldrb	r2, [r7, #0]
 8006918:	787b      	ldrb	r3, [r7, #1]
 800691a:	4413      	add	r3, r2
 800691c:	4a24      	ldr	r2, [pc, #144]	; (80069b0 <W25Q16_WritePage+0xc8>)
 800691e:	8912      	ldrh	r2, [r2, #8]
 8006920:	4293      	cmp	r3, r2
 8006922:	dd05      	ble.n	8006930 <W25Q16_WritePage+0x48>
 8006924:	4b22      	ldr	r3, [pc, #136]	; (80069b0 <W25Q16_WritePage+0xc8>)
 8006926:	891b      	ldrh	r3, [r3, #8]
 8006928:	b2da      	uxtb	r2, r3
 800692a:	787b      	ldrb	r3, [r7, #1]
 800692c:	1ad3      	subs	r3, r2, r3
 800692e:	703b      	strb	r3, [r7, #0]

		W25Q16_Wait_EndBusy();
 8006930:	f7ff fee8 	bl	8006704 <W25Q16_Wait_EndBusy>
		addrPage = (idPage * myDevice.sizePage) + offSet;
 8006934:	887b      	ldrh	r3, [r7, #2]
 8006936:	4a1e      	ldr	r2, [pc, #120]	; (80069b0 <W25Q16_WritePage+0xc8>)
 8006938:	8912      	ldrh	r2, [r2, #8]
 800693a:	fb02 f203 	mul.w	r2, r2, r3
 800693e:	787b      	ldrb	r3, [r7, #1]
 8006940:	4413      	add	r3, r2
 8006942:	60fb      	str	r3, [r7, #12]
		W25Q16_Enable_Write();	//Write enable
 8006944:	f7ff fe80 	bl	8006648 <W25Q16_Enable_Write>
		W25Q16_CS_EN;
 8006948:	2200      	movs	r2, #0
 800694a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800694e:	4819      	ldr	r0, [pc, #100]	; (80069b4 <W25Q16_WritePage+0xcc>)
 8006950:	f7fc fa8a 	bl	8002e68 <HAL_GPIO_WritePin>
		W25Q16_Trans_Recv(PAGE_PROGRAM);
 8006954:	2002      	movs	r0, #2
 8006956:	f7ff fe27 	bl	80065a8 <W25Q16_Trans_Recv>
		W25Q16_Trans_Recv((addrPage  & 0xFF0000) >> 16);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	0c1b      	lsrs	r3, r3, #16
 800695e:	b2db      	uxtb	r3, r3
 8006960:	4618      	mov	r0, r3
 8006962:	f7ff fe21 	bl	80065a8 <W25Q16_Trans_Recv>
		W25Q16_Trans_Recv((addrPage  & 0xFF00) >> 8);
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	0a1b      	lsrs	r3, r3, #8
 800696a:	b2db      	uxtb	r3, r3
 800696c:	4618      	mov	r0, r3
 800696e:	f7ff fe1b 	bl	80065a8 <W25Q16_Trans_Recv>
		W25Q16_Trans_Recv((addrPage  & 0xFF) >> 0);
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	b2db      	uxtb	r3, r3
 8006976:	4618      	mov	r0, r3
 8006978:	f7ff fe16 	bl	80065a8 <W25Q16_Trans_Recv>
		HAL_SPI_Transmit(&W25Q16_SPI, pData, number, 100);
 800697c:	783b      	ldrb	r3, [r7, #0]
 800697e:	b29a      	uxth	r2, r3
 8006980:	2364      	movs	r3, #100	; 0x64
 8006982:	6879      	ldr	r1, [r7, #4]
 8006984:	480c      	ldr	r0, [pc, #48]	; (80069b8 <W25Q16_WritePage+0xd0>)
 8006986:	f7fd ff07 	bl	8004798 <HAL_SPI_Transmit>
		W25Q16_CS_DIS;
 800698a:	2201      	movs	r2, #1
 800698c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006990:	4808      	ldr	r0, [pc, #32]	; (80069b4 <W25Q16_WritePage+0xcc>)
 8006992:	f7fc fa69 	bl	8002e68 <HAL_GPIO_WritePin>
		W25Q16_Wait_EndBusy();
 8006996:	f7ff feb5 	bl	8006704 <W25Q16_Wait_EndBusy>

		Log_Info((uint8_t*)"Write page SUCCESS\r\n", 22);
 800699a:	2116      	movs	r1, #22
 800699c:	4807      	ldr	r0, [pc, #28]	; (80069bc <W25Q16_WritePage+0xd4>)
 800699e:	f7ff fde1 	bl	8006564 <Log_Info>
		myDevice.isBusy = IDLE;
 80069a2:	4b03      	ldr	r3, [pc, #12]	; (80069b0 <W25Q16_WritePage+0xc8>)
 80069a4:	2200      	movs	r2, #0
 80069a6:	765a      	strb	r2, [r3, #25]
}
 80069a8:	bf00      	nop
 80069aa:	3710      	adds	r7, #16
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}
 80069b0:	20000df0 	.word	0x20000df0
 80069b4:	40020400 	.word	0x40020400
 80069b8:	20000c18 	.word	0x20000c18
 80069bc:	0800ec04 	.word	0x0800ec04

080069c0 <W25Q16_ReadSomeBytes>:
 * @param[in] addrToRead: address of byte to write
 * @param[in] number: number of bytes to read
 */
void W25Q16_ReadSomeBytes(uint8_t* pBuffer,
													uint32_t addrToRead, uint32_t number)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	607a      	str	r2, [r7, #4]
		8. Wait for end operation
		9. Set idle status for device
		******************************************************************************
		*/
		//char buffer_to_log[30];
		while(myDevice.isBusy == BUSY);
 80069cc:	bf00      	nop
 80069ce:	4b1d      	ldr	r3, [pc, #116]	; (8006a44 <W25Q16_ReadSomeBytes+0x84>)
 80069d0:	7e5b      	ldrb	r3, [r3, #25]
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d0fb      	beq.n	80069ce <W25Q16_ReadSomeBytes+0xe>
		myDevice.isBusy  = BUSY;
 80069d6:	4b1b      	ldr	r3, [pc, #108]	; (8006a44 <W25Q16_ReadSomeBytes+0x84>)
 80069d8:	2201      	movs	r2, #1
 80069da:	765a      	strb	r2, [r3, #25]
		W25Q16_Wait_EndBusy();
 80069dc:	f7ff fe92 	bl	8006704 <W25Q16_Wait_EndBusy>
		W25Q16_CS_EN;
 80069e0:	2200      	movs	r2, #0
 80069e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80069e6:	4818      	ldr	r0, [pc, #96]	; (8006a48 <W25Q16_ReadSomeBytes+0x88>)
 80069e8:	f7fc fa3e 	bl	8002e68 <HAL_GPIO_WritePin>
		W25Q16_Trans_Recv(FAST_READ);
 80069ec:	200b      	movs	r0, #11
 80069ee:	f7ff fddb 	bl	80065a8 <W25Q16_Trans_Recv>
		W25Q16_Trans_Recv((addrToRead & 0xFF0000) >> 16);
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	0c1b      	lsrs	r3, r3, #16
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	4618      	mov	r0, r3
 80069fa:	f7ff fdd5 	bl	80065a8 <W25Q16_Trans_Recv>
		W25Q16_Trans_Recv((addrToRead & 0xFF00) >> 8);
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	0a1b      	lsrs	r3, r3, #8
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7ff fdcf 	bl	80065a8 <W25Q16_Trans_Recv>
		W25Q16_Trans_Recv((addrToRead & 0xFF) >> 0);
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f7ff fdca 	bl	80065a8 <W25Q16_Trans_Recv>
		//W25Q16_Trans_Recv(DUMMY_BYTE);
		W25Q16_Trans_Recv(0);
 8006a14:	2000      	movs	r0, #0
 8006a16:	f7ff fdc7 	bl	80065a8 <W25Q16_Trans_Recv>
		HAL_SPI_Receive(&W25Q16_SPI, pBuffer, number, 1000);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	b29a      	uxth	r2, r3
 8006a1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006a22:	68f9      	ldr	r1, [r7, #12]
 8006a24:	4809      	ldr	r0, [pc, #36]	; (8006a4c <W25Q16_ReadSomeBytes+0x8c>)
 8006a26:	f7fd ffeb 	bl	8004a00 <HAL_SPI_Receive>

		W25Q16_CS_DIS;
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006a30:	4805      	ldr	r0, [pc, #20]	; (8006a48 <W25Q16_ReadSomeBytes+0x88>)
 8006a32:	f7fc fa19 	bl	8002e68 <HAL_GPIO_WritePin>
				sprintf(buffer_to_log, "Read a byte %02x\r\n", pBuffer[i]);
				Log_Info((uint8_t*)buffer_to_log, 16);
		}
		#endif

		myDevice.isBusy = IDLE;
 8006a36:	4b03      	ldr	r3, [pc, #12]	; (8006a44 <W25Q16_ReadSomeBytes+0x84>)
 8006a38:	2200      	movs	r2, #0
 8006a3a:	765a      	strb	r2, [r3, #25]
}
 8006a3c:	bf00      	nop
 8006a3e:	3710      	adds	r7, #16
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}
 8006a44:	20000df0 	.word	0x20000df0
 8006a48:	40020400 	.word	0x40020400
 8006a4c:	20000c18 	.word	0x20000c18

08006a50 <u16_to_String>:
    }
}

/*Functions relate convert uint16_t to string*/
void u16_to_String(char* res, uint16_t inputValue)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b085      	sub	sp, #20
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	460b      	mov	r3, r1
 8006a5a:	807b      	strh	r3, [r7, #2]
    uint8_t i = 0, count = 0;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	73fb      	strb	r3, [r7, #15]
 8006a60:	2300      	movs	r3, #0
 8006a62:	73bb      	strb	r3, [r7, #14]
    uint16_t temp = inputValue;
 8006a64:	887b      	ldrh	r3, [r7, #2]
 8006a66:	81bb      	strh	r3, [r7, #12]
    if(temp == 0) *res = 0x30;
 8006a68:	89bb      	ldrh	r3, [r7, #12]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d10c      	bne.n	8006a88 <u16_to_String+0x38>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2230      	movs	r2, #48	; 0x30
 8006a72:	701a      	strb	r2, [r3, #0]
    while(temp != 0)
 8006a74:	e008      	b.n	8006a88 <u16_to_String+0x38>
    {
        temp = temp /10;
 8006a76:	89bb      	ldrh	r3, [r7, #12]
 8006a78:	4a1a      	ldr	r2, [pc, #104]	; (8006ae4 <u16_to_String+0x94>)
 8006a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a7e:	08db      	lsrs	r3, r3, #3
 8006a80:	81bb      	strh	r3, [r7, #12]
        count++;
 8006a82:	7bbb      	ldrb	r3, [r7, #14]
 8006a84:	3301      	adds	r3, #1
 8006a86:	73bb      	strb	r3, [r7, #14]
    while(temp != 0)
 8006a88:	89bb      	ldrh	r3, [r7, #12]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d1f3      	bne.n	8006a76 <u16_to_String+0x26>
    }
    i = count - 1;
 8006a8e:	7bbb      	ldrb	r3, [r7, #14]
 8006a90:	3b01      	subs	r3, #1
 8006a92:	73fb      	strb	r3, [r7, #15]
    while(inputValue != 0)
 8006a94:	e01b      	b.n	8006ace <u16_to_String+0x7e>
    {
        temp = inputValue % 10;
 8006a96:	887a      	ldrh	r2, [r7, #2]
 8006a98:	4b12      	ldr	r3, [pc, #72]	; (8006ae4 <u16_to_String+0x94>)
 8006a9a:	fba3 1302 	umull	r1, r3, r3, r2
 8006a9e:	08d9      	lsrs	r1, r3, #3
 8006aa0:	460b      	mov	r3, r1
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	440b      	add	r3, r1
 8006aa6:	005b      	lsls	r3, r3, #1
 8006aa8:	1ad3      	subs	r3, r2, r3
 8006aaa:	81bb      	strh	r3, [r7, #12]
        *(res + i) = temp + 0x30;
 8006aac:	89bb      	ldrh	r3, [r7, #12]
 8006aae:	b2da      	uxtb	r2, r3
 8006ab0:	7bfb      	ldrb	r3, [r7, #15]
 8006ab2:	6879      	ldr	r1, [r7, #4]
 8006ab4:	440b      	add	r3, r1
 8006ab6:	3230      	adds	r2, #48	; 0x30
 8006ab8:	b2d2      	uxtb	r2, r2
 8006aba:	701a      	strb	r2, [r3, #0]
        i--;
 8006abc:	7bfb      	ldrb	r3, [r7, #15]
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	73fb      	strb	r3, [r7, #15]
        inputValue /= 10;
 8006ac2:	887b      	ldrh	r3, [r7, #2]
 8006ac4:	4a07      	ldr	r2, [pc, #28]	; (8006ae4 <u16_to_String+0x94>)
 8006ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aca:	08db      	lsrs	r3, r3, #3
 8006acc:	807b      	strh	r3, [r7, #2]
    while(inputValue != 0)
 8006ace:	887b      	ldrh	r3, [r7, #2]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d1e0      	bne.n	8006a96 <u16_to_String+0x46>
    }
}
 8006ad4:	bf00      	nop
 8006ad6:	bf00      	nop
 8006ad8:	3714      	adds	r7, #20
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr
 8006ae2:	bf00      	nop
 8006ae4:	cccccccd 	.word	0xcccccccd

08006ae8 <LTE_PWRCRL_OFF>:
		HAL_GPIO_WritePin(PWRKEY_CTRL_PORT, PWRKEY_CTRL_PIN, GPIO_PIN_SET);
		HAL_Delay(550);
		HAL_GPIO_WritePin(PWRKEY_CTRL_PORT, PWRKEY_CTRL_PIN, GPIO_PIN_RESET);
}
void LTE_PWRCRL_OFF(void)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	af00      	add	r7, sp, #0
	/* keep Power Key at high level */
	HAL_GPIO_WritePin(PWRKEY_CTRL_PORT, PWRKEY_CTRL_PIN, GPIO_PIN_RESET);
 8006aec:	2200      	movs	r2, #0
 8006aee:	2120      	movs	r1, #32
 8006af0:	480f      	ldr	r0, [pc, #60]	; (8006b30 <LTE_PWRCRL_OFF+0x48>)
 8006af2:	f7fc f9b9 	bl	8002e68 <HAL_GPIO_WritePin>
	HAL_Delay(1000);
 8006af6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006afa:	f7fb fc75 	bl	80023e8 <HAL_Delay>
	Trans_Data(&UartEmulHandle, (uint8_t*)"0AT+QPOWD\r", 10);
 8006afe:	220a      	movs	r2, #10
 8006b00:	490c      	ldr	r1, [pc, #48]	; (8006b34 <LTE_PWRCRL_OFF+0x4c>)
 8006b02:	480d      	ldr	r0, [pc, #52]	; (8006b38 <LTE_PWRCRL_OFF+0x50>)
 8006b04:	f000 fdaa 	bl	800765c <Trans_Data>
	if(Recv_Response(&UartEmulHandle, 300) == RESPONSE_OK) Log_Info((uint8_t*)"RES_OK\n", 7);
 8006b08:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8006b0c:	480a      	ldr	r0, [pc, #40]	; (8006b38 <LTE_PWRCRL_OFF+0x50>)
 8006b0e:	f000 fe59 	bl	80077c4 <Recv_Response>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d104      	bne.n	8006b22 <LTE_PWRCRL_OFF+0x3a>
 8006b18:	2107      	movs	r1, #7
 8006b1a:	4808      	ldr	r0, [pc, #32]	; (8006b3c <LTE_PWRCRL_OFF+0x54>)
 8006b1c:	f7ff fd22 	bl	8006564 <Log_Info>
	else Log_Info((uint8_t*)"RES_ERR\n", 8);
}
 8006b20:	e003      	b.n	8006b2a <LTE_PWRCRL_OFF+0x42>
	else Log_Info((uint8_t*)"RES_ERR\n", 8);
 8006b22:	2108      	movs	r1, #8
 8006b24:	4806      	ldr	r0, [pc, #24]	; (8006b40 <LTE_PWRCRL_OFF+0x58>)
 8006b26:	f7ff fd1d 	bl	8006564 <Log_Info>
}
 8006b2a:	bf00      	nop
 8006b2c:	bd80      	pop	{r7, pc}
 8006b2e:	bf00      	nop
 8006b30:	40020400 	.word	0x40020400
 8006b34:	0800ec30 	.word	0x0800ec30
 8006b38:	20000d4c 	.word	0x20000d4c
 8006b3c:	0800ec3c 	.word	0x0800ec3c
 8006b40:	0800ec44 	.word	0x0800ec44

08006b44 <Enable_LTE>:
void Enable_LTE(void)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(PWR_EN_PORT, PWR_EN_PIN, GPIO_PIN_RESET);
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006b4e:	4802      	ldr	r0, [pc, #8]	; (8006b58 <Enable_LTE+0x14>)
 8006b50:	f7fc f98a 	bl	8002e68 <HAL_GPIO_WritePin>
}
 8006b54:	bf00      	nop
 8006b56:	bd80      	pop	{r7, pc}
 8006b58:	40020800 	.word	0x40020800

08006b5c <Check_Detect_Sim>:
  * @brief  Check detection sim enable
  * @param  none
  * @retval true(1) or false(0)
  */
uint8_t Check_Detect_Sim(void)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	af00      	add	r7, sp, #0
		/*Check enable detect sim*/
		HAL_Delay(1000);		
 8006b60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006b64:	f7fb fc40 	bl	80023e8 <HAL_Delay>
		Trans_Data(&UartEmulHandle, (uint8_t*)"0AT+QSIMDET?\r", 13);
 8006b68:	220d      	movs	r2, #13
 8006b6a:	4913      	ldr	r1, [pc, #76]	; (8006bb8 <Check_Detect_Sim+0x5c>)
 8006b6c:	4813      	ldr	r0, [pc, #76]	; (8006bbc <Check_Detect_Sim+0x60>)
 8006b6e:	f000 fd75 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) == RESPONSE_OK) 
 8006b72:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8006b76:	4811      	ldr	r0, [pc, #68]	; (8006bbc <Check_Detect_Sim+0x60>)
 8006b78:	f000 fe24 	bl	80077c4 <Recv_Response>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	d10e      	bne.n	8006ba0 <Check_Detect_Sim+0x44>
		{
				Log_Info((uint8_t*)"RES_OK\n", 7);
 8006b82:	2107      	movs	r1, #7
 8006b84:	480e      	ldr	r0, [pc, #56]	; (8006bc0 <Check_Detect_Sim+0x64>)
 8006b86:	f7ff fced 	bl	8006564 <Log_Info>
				Get_Paragraph(g_buff_temp, g_recv_buff, 24 , 24);	//get enable status
 8006b8a:	2318      	movs	r3, #24
 8006b8c:	2218      	movs	r2, #24
 8006b8e:	490d      	ldr	r1, [pc, #52]	; (8006bc4 <Check_Detect_Sim+0x68>)
 8006b90:	480d      	ldr	r0, [pc, #52]	; (8006bc8 <Check_Detect_Sim+0x6c>)
 8006b92:	f000 fe71 	bl	8007878 <Get_Paragraph>
				Log_Info(g_buff_temp, 1);
 8006b96:	2101      	movs	r1, #1
 8006b98:	480b      	ldr	r0, [pc, #44]	; (8006bc8 <Check_Detect_Sim+0x6c>)
 8006b9a:	f7ff fce3 	bl	8006564 <Log_Info>
 8006b9e:	e003      	b.n	8006ba8 <Check_Detect_Sim+0x4c>
		}
		else Log_Info((uint8_t*)"RES_ERR\n", 8);
 8006ba0:	2108      	movs	r1, #8
 8006ba2:	480a      	ldr	r0, [pc, #40]	; (8006bcc <Check_Detect_Sim+0x70>)
 8006ba4:	f7ff fcde 	bl	8006564 <Log_Info>
		/*if enabled detect sim, return 1, else return 0*/
		return Compare_Str(g_buff_temp, (uint8_t*)"1", 1);
 8006ba8:	2201      	movs	r2, #1
 8006baa:	4909      	ldr	r1, [pc, #36]	; (8006bd0 <Check_Detect_Sim+0x74>)
 8006bac:	4806      	ldr	r0, [pc, #24]	; (8006bc8 <Check_Detect_Sim+0x6c>)
 8006bae:	f000 fdbb 	bl	8007728 <Compare_Str>
 8006bb2:	4603      	mov	r3, r0
}
 8006bb4:	4618      	mov	r0, r3
 8006bb6:	bd80      	pop	{r7, pc}
 8006bb8:	0800ec50 	.word	0x0800ec50
 8006bbc:	20000d4c 	.word	0x20000d4c
 8006bc0:	0800ec3c 	.word	0x0800ec3c
 8006bc4:	20000458 	.word	0x20000458
 8006bc8:	20000558 	.word	0x20000558
 8006bcc:	0800ec44 	.word	0x0800ec44
 8006bd0:	0800ec60 	.word	0x0800ec60

08006bd4 <Enable_SIM>:
  * @brief  Enable sim
  * @param  none
  * @retval none
  */
void Enable_SIM(void)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	af00      	add	r7, sp, #0
//				Log_Info(g_buff_temp, 1);
//		}
//		else Log_Info((uint8_t*)"RES_ERR\n", 8);
		
		/*if disable, enable detect sim*/
		if(Check_Detect_Sim() == 0U)
 8006bd8:	f7ff ffc0 	bl	8006b5c <Check_Detect_Sim>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d10d      	bne.n	8006bfe <Enable_SIM+0x2a>
		{
				HAL_Delay(1000);			
 8006be2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006be6:	f7fb fbff 	bl	80023e8 <HAL_Delay>
				Trans_Data(&UartEmulHandle, (uint8_t*)"0AT+QSIMDET=1,1\r", 16);
 8006bea:	2210      	movs	r2, #16
 8006bec:	4905      	ldr	r1, [pc, #20]	; (8006c04 <Enable_SIM+0x30>)
 8006bee:	4806      	ldr	r0, [pc, #24]	; (8006c08 <Enable_SIM+0x34>)
 8006bf0:	f000 fd34 	bl	800765c <Trans_Data>
				Recv_Response(&UartEmulHandle, 350);
 8006bf4:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8006bf8:	4803      	ldr	r0, [pc, #12]	; (8006c08 <Enable_SIM+0x34>)
 8006bfa:	f000 fde3 	bl	80077c4 <Recv_Response>
		}
}
 8006bfe:	bf00      	nop
 8006c00:	bd80      	pop	{r7, pc}
 8006c02:	bf00      	nop
 8006c04:	0800ec64 	.word	0x0800ec64
 8006c08:	20000d4c 	.word	0x20000d4c

08006c0c <Check_Baud_LTE>:
  * @brief  Check present baudrate of LTE module and log
  * @param  none
  * @retval none
  */
void Check_Baud_LTE(void)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	af00      	add	r7, sp, #0
		HAL_Delay(1000);			
 8006c10:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006c14:	f7fb fbe8 	bl	80023e8 <HAL_Delay>
		Trans_Data(&UartEmulHandle, (uint8_t*)"0AT+IPR?\r", 9);
 8006c18:	2209      	movs	r2, #9
 8006c1a:	490b      	ldr	r1, [pc, #44]	; (8006c48 <Check_Baud_LTE+0x3c>)
 8006c1c:	480b      	ldr	r0, [pc, #44]	; (8006c4c <Check_Baud_LTE+0x40>)
 8006c1e:	f000 fd1d 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) == RESPONSE_OK) Log_Info((uint8_t*)"RES_OK\n", 7);
 8006c22:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8006c26:	4809      	ldr	r0, [pc, #36]	; (8006c4c <Check_Baud_LTE+0x40>)
 8006c28:	f000 fdcc 	bl	80077c4 <Recv_Response>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d104      	bne.n	8006c3c <Check_Baud_LTE+0x30>
 8006c32:	2107      	movs	r1, #7
 8006c34:	4806      	ldr	r0, [pc, #24]	; (8006c50 <Check_Baud_LTE+0x44>)
 8006c36:	f7ff fc95 	bl	8006564 <Log_Info>
				else Log_Info((uint8_t*)"RES_ERR\n", 8);	
}
 8006c3a:	e003      	b.n	8006c44 <Check_Baud_LTE+0x38>
				else Log_Info((uint8_t*)"RES_ERR\n", 8);	
 8006c3c:	2108      	movs	r1, #8
 8006c3e:	4805      	ldr	r0, [pc, #20]	; (8006c54 <Check_Baud_LTE+0x48>)
 8006c40:	f7ff fc90 	bl	8006564 <Log_Info>
}
 8006c44:	bf00      	nop
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	0800ec78 	.word	0x0800ec78
 8006c4c:	20000d4c 	.word	0x20000d4c
 8006c50:	0800ec3c 	.word	0x0800ec3c
 8006c54:	0800ec44 	.word	0x0800ec44

08006c58 <Check_CPIN_LTE>:
  * @brief  Check CPIN of LTE module and log
  * @param  none
  * @retval none
  */
void Check_CPIN_LTE(void)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	af00      	add	r7, sp, #0
		HAL_Delay(1000);			
 8006c5c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006c60:	f7fb fbc2 	bl	80023e8 <HAL_Delay>
		Trans_Data(&UartEmulHandle, (uint8_t*)"0AT+CPIN?\r", 10);
 8006c64:	220a      	movs	r2, #10
 8006c66:	490b      	ldr	r1, [pc, #44]	; (8006c94 <Check_CPIN_LTE+0x3c>)
 8006c68:	480b      	ldr	r0, [pc, #44]	; (8006c98 <Check_CPIN_LTE+0x40>)
 8006c6a:	f000 fcf7 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 5000) == RESPONSE_OK) Log_Info((uint8_t*)"RES_OK\n", 7);
 8006c6e:	f241 3188 	movw	r1, #5000	; 0x1388
 8006c72:	4809      	ldr	r0, [pc, #36]	; (8006c98 <Check_CPIN_LTE+0x40>)
 8006c74:	f000 fda6 	bl	80077c4 <Recv_Response>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b01      	cmp	r3, #1
 8006c7c:	d104      	bne.n	8006c88 <Check_CPIN_LTE+0x30>
 8006c7e:	2107      	movs	r1, #7
 8006c80:	4806      	ldr	r0, [pc, #24]	; (8006c9c <Check_CPIN_LTE+0x44>)
 8006c82:	f7ff fc6f 	bl	8006564 <Log_Info>
				else Log_Info((uint8_t*)"RES_ERR\n", 8);
}
 8006c86:	e003      	b.n	8006c90 <Check_CPIN_LTE+0x38>
				else Log_Info((uint8_t*)"RES_ERR\n", 8);
 8006c88:	2108      	movs	r1, #8
 8006c8a:	4805      	ldr	r0, [pc, #20]	; (8006ca0 <Check_CPIN_LTE+0x48>)
 8006c8c:	f7ff fc6a 	bl	8006564 <Log_Info>
}
 8006c90:	bf00      	nop
 8006c92:	bd80      	pop	{r7, pc}
 8006c94:	0800ec84 	.word	0x0800ec84
 8006c98:	20000d4c 	.word	0x20000d4c
 8006c9c:	0800ec3c 	.word	0x0800ec3c
 8006ca0:	0800ec44 	.word	0x0800ec44

08006ca4 <Select_Text_Mode>:
  * @brief  Select Text mode for SMS
  * @param  none
  * @retval OK or ERR
  */
response_t Select_Text_Mode(void)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	af00      	add	r7, sp, #0
		HAL_Delay(1000);			
 8006ca8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006cac:	f7fb fb9c 	bl	80023e8 <HAL_Delay>
		Trans_Data(&UartEmulHandle, (uint8_t*)"0AT+CMGF=1\r", 11);	//SMS mode : Text mode
 8006cb0:	220b      	movs	r2, #11
 8006cb2:	490c      	ldr	r1, [pc, #48]	; (8006ce4 <Select_Text_Mode+0x40>)
 8006cb4:	480c      	ldr	r0, [pc, #48]	; (8006ce8 <Select_Text_Mode+0x44>)
 8006cb6:	f000 fcd1 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) == RESPONSE_OK) 
 8006cba:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8006cbe:	480a      	ldr	r0, [pc, #40]	; (8006ce8 <Select_Text_Mode+0x44>)
 8006cc0:	f000 fd80 	bl	80077c4 <Recv_Response>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d105      	bne.n	8006cd6 <Select_Text_Mode+0x32>
		{
				Log_Info((uint8_t*)"RES_OK\n", 7);
 8006cca:	2107      	movs	r1, #7
 8006ccc:	4807      	ldr	r0, [pc, #28]	; (8006cec <Select_Text_Mode+0x48>)
 8006cce:	f7ff fc49 	bl	8006564 <Log_Info>
				return RESPONSE_OK;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e004      	b.n	8006ce0 <Select_Text_Mode+0x3c>
		}
		else Log_Info((uint8_t*)"RES_ERR\n", 8);
 8006cd6:	2108      	movs	r1, #8
 8006cd8:	4805      	ldr	r0, [pc, #20]	; (8006cf0 <Select_Text_Mode+0x4c>)
 8006cda:	f7ff fc43 	bl	8006564 <Log_Info>
		return RESPONSE_ERR;
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	bd80      	pop	{r7, pc}
 8006ce4:	0800ec90 	.word	0x0800ec90
 8006ce8:	20000d4c 	.word	0x20000d4c
 8006cec:	0800ec3c 	.word	0x0800ec3c
 8006cf0:	0800ec44 	.word	0x0800ec44

08006cf4 <Select_ME_Memory>:
  * @brief  Select ME to storage Message
  * @param  none
  * @retval OK or ERR
  */
response_t Select_ME_Memory(void)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	af00      	add	r7, sp, #0
		HAL_Delay(1000);			
 8006cf8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006cfc:	f7fb fb74 	bl	80023e8 <HAL_Delay>
		Trans_Data(&UartEmulHandle, (uint8_t*)"0AT+CPMS=ME,ME,ME\r", 18);
 8006d00:	2212      	movs	r2, #18
 8006d02:	490c      	ldr	r1, [pc, #48]	; (8006d34 <Select_ME_Memory+0x40>)
 8006d04:	480c      	ldr	r0, [pc, #48]	; (8006d38 <Select_ME_Memory+0x44>)
 8006d06:	f000 fca9 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) == RESPONSE_OK) 
 8006d0a:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8006d0e:	480a      	ldr	r0, [pc, #40]	; (8006d38 <Select_ME_Memory+0x44>)
 8006d10:	f000 fd58 	bl	80077c4 <Recv_Response>
 8006d14:	4603      	mov	r3, r0
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d105      	bne.n	8006d26 <Select_ME_Memory+0x32>
		{
				Log_Info((uint8_t*)"RES_OK\n", 7);
 8006d1a:	2107      	movs	r1, #7
 8006d1c:	4807      	ldr	r0, [pc, #28]	; (8006d3c <Select_ME_Memory+0x48>)
 8006d1e:	f7ff fc21 	bl	8006564 <Log_Info>
				return RESPONSE_OK;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e004      	b.n	8006d30 <Select_ME_Memory+0x3c>
		}
		else Log_Info((uint8_t*)"RES_ERR\n", 8);
 8006d26:	2108      	movs	r1, #8
 8006d28:	4805      	ldr	r0, [pc, #20]	; (8006d40 <Select_ME_Memory+0x4c>)
 8006d2a:	f7ff fc1b 	bl	8006564 <Log_Info>
		return RESPONSE_ERR;
 8006d2e:	2300      	movs	r3, #0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	bd80      	pop	{r7, pc}
 8006d34:	0800ec9c 	.word	0x0800ec9c
 8006d38:	20000d4c 	.word	0x20000d4c
 8006d3c:	0800ec3c 	.word	0x0800ec3c
 8006d40:	0800ec44 	.word	0x0800ec44

08006d44 <Delete_Memory_SMS>:
  * @brief  Delete memory storage SMS
  * @param  none
  * @retval OK or ERR
  */
response_t Delete_Memory_SMS(void)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	af00      	add	r7, sp, #0
		HAL_Delay(1000);			
 8006d48:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006d4c:	f7fb fb4c 	bl	80023e8 <HAL_Delay>
		Trans_Data(&UartEmulHandle, (uint8_t*)"0AT+CMGD=1,4\r", 13);	//SMS mode : Text mode
 8006d50:	220d      	movs	r2, #13
 8006d52:	490c      	ldr	r1, [pc, #48]	; (8006d84 <Delete_Memory_SMS+0x40>)
 8006d54:	480c      	ldr	r0, [pc, #48]	; (8006d88 <Delete_Memory_SMS+0x44>)
 8006d56:	f000 fc81 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) == RESPONSE_OK) 
 8006d5a:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8006d5e:	480a      	ldr	r0, [pc, #40]	; (8006d88 <Delete_Memory_SMS+0x44>)
 8006d60:	f000 fd30 	bl	80077c4 <Recv_Response>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d105      	bne.n	8006d76 <Delete_Memory_SMS+0x32>
		{
				Log_Info((uint8_t*)"RES_OK\n", 7);
 8006d6a:	2107      	movs	r1, #7
 8006d6c:	4807      	ldr	r0, [pc, #28]	; (8006d8c <Delete_Memory_SMS+0x48>)
 8006d6e:	f7ff fbf9 	bl	8006564 <Log_Info>
				return RESPONSE_OK;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e004      	b.n	8006d80 <Delete_Memory_SMS+0x3c>
		}
		else Log_Info((uint8_t*)"RES_ERR\n", 8);
 8006d76:	2108      	movs	r1, #8
 8006d78:	4805      	ldr	r0, [pc, #20]	; (8006d90 <Delete_Memory_SMS+0x4c>)
 8006d7a:	f7ff fbf3 	bl	8006564 <Log_Info>
		return RESPONSE_ERR;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	0800ecb0 	.word	0x0800ecb0
 8006d88:	20000d4c 	.word	0x20000d4c
 8006d8c:	0800ec3c 	.word	0x0800ec3c
 8006d90:	0800ec44 	.word	0x0800ec44

08006d94 <MQTT_Recv_Mode>:
	* @param  msgLenEnabe:  Whether length of MQTT message received from server will be contained in URC (0 or 1)
  * @retval OK or ERR
  */
response_t MQTT_Recv_Mode(uint8_t clientIndex,
													uint8_t msgRecvMode, uint8_t msgLenEnabe)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b084      	sub	sp, #16
 8006d98:	af02      	add	r7, sp, #8
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	71fb      	strb	r3, [r7, #7]
 8006d9e:	460b      	mov	r3, r1
 8006da0:	71bb      	strb	r3, [r7, #6]
 8006da2:	4613      	mov	r3, r2
 8006da4:	717b      	strb	r3, [r7, #5]
		HAL_Delay(1000);
 8006da6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006daa:	f7fb fb1d 	bl	80023e8 <HAL_Delay>
		sprintf((char*) g_buff_temp, "0AT+QMTCFG=recv/mode,%d,%d,%d\r", clientIndex, msgRecvMode, msgLenEnabe);
 8006dae:	79fa      	ldrb	r2, [r7, #7]
 8006db0:	79b9      	ldrb	r1, [r7, #6]
 8006db2:	797b      	ldrb	r3, [r7, #5]
 8006db4:	9300      	str	r3, [sp, #0]
 8006db6:	460b      	mov	r3, r1
 8006db8:	490f      	ldr	r1, [pc, #60]	; (8006df8 <MQTT_Recv_Mode+0x64>)
 8006dba:	4810      	ldr	r0, [pc, #64]	; (8006dfc <MQTT_Recv_Mode+0x68>)
 8006dbc:	f003 ff96 	bl	800acec <siprintf>
		Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, 27);
 8006dc0:	221b      	movs	r2, #27
 8006dc2:	490e      	ldr	r1, [pc, #56]	; (8006dfc <MQTT_Recv_Mode+0x68>)
 8006dc4:	480e      	ldr	r0, [pc, #56]	; (8006e00 <MQTT_Recv_Mode+0x6c>)
 8006dc6:	f000 fc49 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) == RESPONSE_OK) 
 8006dca:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8006dce:	480c      	ldr	r0, [pc, #48]	; (8006e00 <MQTT_Recv_Mode+0x6c>)
 8006dd0:	f000 fcf8 	bl	80077c4 <Recv_Response>
 8006dd4:	4603      	mov	r3, r0
 8006dd6:	2b01      	cmp	r3, #1
 8006dd8:	d105      	bne.n	8006de6 <MQTT_Recv_Mode+0x52>
		{
				Log_Info((uint8_t*)"RES_OK\n", 7);
 8006dda:	2107      	movs	r1, #7
 8006ddc:	4809      	ldr	r0, [pc, #36]	; (8006e04 <MQTT_Recv_Mode+0x70>)
 8006dde:	f7ff fbc1 	bl	8006564 <Log_Info>
				return RESPONSE_OK;
 8006de2:	2301      	movs	r3, #1
 8006de4:	e004      	b.n	8006df0 <MQTT_Recv_Mode+0x5c>
		}
		else Log_Info((uint8_t*)"RES_ERR\n", 8);
 8006de6:	2108      	movs	r1, #8
 8006de8:	4807      	ldr	r0, [pc, #28]	; (8006e08 <MQTT_Recv_Mode+0x74>)
 8006dea:	f7ff fbbb 	bl	8006564 <Log_Info>
		return RESPONSE_ERR;
 8006dee:	2300      	movs	r3, #0
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3708      	adds	r7, #8
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	0800ecc0 	.word	0x0800ecc0
 8006dfc:	20000558 	.word	0x20000558
 8006e00:	20000d4c 	.word	0x20000d4c
 8006e04:	0800ec3c 	.word	0x0800ec3c
 8006e08:	0800ec44 	.word	0x0800ec44

08006e0c <MQTT_Session>:
	* @param  sessionMode: Configure the session type (0 or 1)
  * @retval OK or ERR
  */
response_t MQTT_Session(uint8_t clientIndex,
												uint8_t sessionMode)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b082      	sub	sp, #8
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	4603      	mov	r3, r0
 8006e14:	460a      	mov	r2, r1
 8006e16:	71fb      	strb	r3, [r7, #7]
 8006e18:	4613      	mov	r3, r2
 8006e1a:	71bb      	strb	r3, [r7, #6]
		HAL_Delay(1000);
 8006e1c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006e20:	f7fb fae2 	bl	80023e8 <HAL_Delay>
		sprintf((char*) g_buff_temp, "0AT+QMTCFG=session,%d,%d\r", clientIndex, sessionMode);
 8006e24:	79fa      	ldrb	r2, [r7, #7]
 8006e26:	79bb      	ldrb	r3, [r7, #6]
 8006e28:	490f      	ldr	r1, [pc, #60]	; (8006e68 <MQTT_Session+0x5c>)
 8006e2a:	4810      	ldr	r0, [pc, #64]	; (8006e6c <MQTT_Session+0x60>)
 8006e2c:	f003 ff5e 	bl	800acec <siprintf>
		Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, 23);
 8006e30:	2217      	movs	r2, #23
 8006e32:	490e      	ldr	r1, [pc, #56]	; (8006e6c <MQTT_Session+0x60>)
 8006e34:	480e      	ldr	r0, [pc, #56]	; (8006e70 <MQTT_Session+0x64>)
 8006e36:	f000 fc11 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) == RESPONSE_OK) 
 8006e3a:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8006e3e:	480c      	ldr	r0, [pc, #48]	; (8006e70 <MQTT_Session+0x64>)
 8006e40:	f000 fcc0 	bl	80077c4 <Recv_Response>
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b01      	cmp	r3, #1
 8006e48:	d105      	bne.n	8006e56 <MQTT_Session+0x4a>
		{
				Log_Info((uint8_t*)"RES_OK\n", 7);
 8006e4a:	2107      	movs	r1, #7
 8006e4c:	4809      	ldr	r0, [pc, #36]	; (8006e74 <MQTT_Session+0x68>)
 8006e4e:	f7ff fb89 	bl	8006564 <Log_Info>
				return RESPONSE_OK;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e004      	b.n	8006e60 <MQTT_Session+0x54>
		}
		else Log_Info((uint8_t*)"RES_ERR\n", 8);
 8006e56:	2108      	movs	r1, #8
 8006e58:	4807      	ldr	r0, [pc, #28]	; (8006e78 <MQTT_Session+0x6c>)
 8006e5a:	f7ff fb83 	bl	8006564 <Log_Info>
		return RESPONSE_ERR;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3708      	adds	r7, #8
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}
 8006e68:	0800ece0 	.word	0x0800ece0
 8006e6c:	20000558 	.word	0x20000558
 8006e70:	20000d4c 	.word	0x20000d4c
 8006e74:	0800ec3c 	.word	0x0800ec3c
 8006e78:	0800ec44 	.word	0x0800ec44

08006e7c <MQTT_Open>:
	* @param  port: port id (4 digits)
  * @retval OK or ERR
  */
response_t MQTT_Open(uint8_t clientIndex,
										 uint8_t* hostName, uint16_t port)
{
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b086      	sub	sp, #24
 8006e80:	af02      	add	r7, sp, #8
 8006e82:	4603      	mov	r3, r0
 8006e84:	6039      	str	r1, [r7, #0]
 8006e86:	71fb      	strb	r3, [r7, #7]
 8006e88:	4613      	mov	r3, r2
 8006e8a:	80bb      	strh	r3, [r7, #4]
		HAL_Delay(1000);
 8006e8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006e90:	f7fb faaa 	bl	80023e8 <HAL_Delay>
//		uint8_t lenBuffTrans = 20+lenHostName;	
		uint8_t lenBuffTrans = 20 + strlen((char*)hostName);
 8006e94:	6838      	ldr	r0, [r7, #0]
 8006e96:	f7f9 f9a3 	bl	80001e0 <strlen>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	3314      	adds	r3, #20
 8006ea0:	73fb      	strb	r3, [r7, #15]
		sprintf((char*) g_buff_temp, "0AT+QMTOPEN=%d,%s,%d\r", clientIndex, hostName, port);
 8006ea2:	79fa      	ldrb	r2, [r7, #7]
 8006ea4:	88bb      	ldrh	r3, [r7, #4]
 8006ea6:	9300      	str	r3, [sp, #0]
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	4924      	ldr	r1, [pc, #144]	; (8006f3c <MQTT_Open+0xc0>)
 8006eac:	4824      	ldr	r0, [pc, #144]	; (8006f40 <MQTT_Open+0xc4>)
 8006eae:	f003 ff1d 	bl	800acec <siprintf>
		Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, lenBuffTrans);
 8006eb2:	7bfb      	ldrb	r3, [r7, #15]
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	4921      	ldr	r1, [pc, #132]	; (8006f40 <MQTT_Open+0xc4>)
 8006eba:	4822      	ldr	r0, [pc, #136]	; (8006f44 <MQTT_Open+0xc8>)
 8006ebc:	f000 fbce 	bl	800765c <Trans_Data>
		/*wait response of +QMTOPEN*/
		Recv_Response(&UartEmulHandle, WAIT_OPEN);
 8006ec0:	f241 3188 	movw	r1, #5000	; 0x1388
 8006ec4:	481f      	ldr	r0, [pc, #124]	; (8006f44 <MQTT_Open+0xc8>)
 8006ec6:	f000 fc7d 	bl	80077c4 <Recv_Response>
		Get_Paragraph(g_buff_temp, g_recv_buff, g_count_temp - 3, g_count_temp - 3);
 8006eca:	4b1f      	ldr	r3, [pc, #124]	; (8006f48 <MQTT_Open+0xcc>)
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	3b03      	subs	r3, #3
 8006ed0:	b2da      	uxtb	r2, r3
 8006ed2:	4b1d      	ldr	r3, [pc, #116]	; (8006f48 <MQTT_Open+0xcc>)
 8006ed4:	781b      	ldrb	r3, [r3, #0]
 8006ed6:	3b03      	subs	r3, #3
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	491c      	ldr	r1, [pc, #112]	; (8006f4c <MQTT_Open+0xd0>)
 8006edc:	4818      	ldr	r0, [pc, #96]	; (8006f40 <MQTT_Open+0xc4>)
 8006ede:	f000 fccb 	bl	8007878 <Get_Paragraph>
		if(Compare_Str(g_buff_temp, (uint8_t*)"0", 1))
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	491a      	ldr	r1, [pc, #104]	; (8006f50 <MQTT_Open+0xd4>)
 8006ee6:	4816      	ldr	r0, [pc, #88]	; (8006f40 <MQTT_Open+0xc4>)
 8006ee8:	f000 fc1e 	bl	8007728 <Compare_Str>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d009      	beq.n	8006f06 <MQTT_Open+0x8a>
		{
				Log_Info((uint8_t*)"Open Success!\n", 14);
 8006ef2:	210e      	movs	r1, #14
 8006ef4:	4817      	ldr	r0, [pc, #92]	; (8006f54 <MQTT_Open+0xd8>)
 8006ef6:	f7ff fb35 	bl	8006564 <Log_Info>
				HAL_Delay(MAX_WAIT_TIME);
 8006efa:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006efe:	f7fb fa73 	bl	80023e8 <HAL_Delay>
				return RESPONSE_OK;
 8006f02:	2301      	movs	r3, #1
 8006f04:	e016      	b.n	8006f34 <MQTT_Open+0xb8>
		}
		if(Compare_Str(g_buff_temp, (uint8_t*)"2", 1))
 8006f06:	2201      	movs	r2, #1
 8006f08:	4913      	ldr	r1, [pc, #76]	; (8006f58 <MQTT_Open+0xdc>)
 8006f0a:	480d      	ldr	r0, [pc, #52]	; (8006f40 <MQTT_Open+0xc4>)
 8006f0c:	f000 fc0c 	bl	8007728 <Compare_Str>
 8006f10:	4603      	mov	r3, r0
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d009      	beq.n	8006f2a <MQTT_Open+0xae>
		{
				Log_Info((uint8_t*)"Open Before!\n", 13);
 8006f16:	210d      	movs	r1, #13
 8006f18:	4810      	ldr	r0, [pc, #64]	; (8006f5c <MQTT_Open+0xe0>)
 8006f1a:	f7ff fb23 	bl	8006564 <Log_Info>
				HAL_Delay(MAX_WAIT_TIME);
 8006f1e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006f22:	f7fb fa61 	bl	80023e8 <HAL_Delay>
				return RESPONSE_MQTT_EXIST;
 8006f26:	2304      	movs	r3, #4
 8006f28:	e004      	b.n	8006f34 <MQTT_Open+0xb8>
		}
		HAL_Delay(MAX_WAIT_TIME);
 8006f2a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006f2e:	f7fb fa5b 	bl	80023e8 <HAL_Delay>
		return RESPONSE_ERR;
 8006f32:	2300      	movs	r3, #0
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3710      	adds	r7, #16
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}
 8006f3c:	0800ecfc 	.word	0x0800ecfc
 8006f40:	20000558 	.word	0x20000558
 8006f44:	20000d4c 	.word	0x20000d4c
 8006f48:	20000455 	.word	0x20000455
 8006f4c:	20000458 	.word	0x20000458
 8006f50:	0800ed14 	.word	0x0800ed14
 8006f54:	0800ed18 	.word	0x0800ed18
 8006f58:	0800ed28 	.word	0x0800ed28
 8006f5c:	0800ed2c 	.word	0x0800ed2c

08006f60 <MQTT_Close>:
  * @brief  Close a Network for MQTT Client
    * @param  clientIndex: MQTT client identifier (0-5)
  * @retval OK or ERR
  */
response_t MQTT_Close(uint8_t clientIndex)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	4603      	mov	r3, r0
 8006f68:	71fb      	strb	r3, [r7, #7]
        HAL_Delay(1000);
 8006f6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006f6e:	f7fb fa3b 	bl	80023e8 <HAL_Delay>

        uint8_t lenBuffTrans = 15;
 8006f72:	230f      	movs	r3, #15
 8006f74:	73fb      	strb	r3, [r7, #15]
        sprintf((char*) g_buff_temp, "0AT+QMTCLOSE=%d\r", clientIndex);
 8006f76:	79fb      	ldrb	r3, [r7, #7]
 8006f78:	461a      	mov	r2, r3
 8006f7a:	491b      	ldr	r1, [pc, #108]	; (8006fe8 <MQTT_Close+0x88>)
 8006f7c:	481b      	ldr	r0, [pc, #108]	; (8006fec <MQTT_Close+0x8c>)
 8006f7e:	f003 feb5 	bl	800acec <siprintf>
        Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, lenBuffTrans);
 8006f82:	7bfb      	ldrb	r3, [r7, #15]
 8006f84:	b29b      	uxth	r3, r3
 8006f86:	461a      	mov	r2, r3
 8006f88:	4918      	ldr	r1, [pc, #96]	; (8006fec <MQTT_Close+0x8c>)
 8006f8a:	4819      	ldr	r0, [pc, #100]	; (8006ff0 <MQTT_Close+0x90>)
 8006f8c:	f000 fb66 	bl	800765c <Trans_Data>
        /*wait response of + QMTCLOSE*/
        Recv_Response(&UartEmulHandle, WAIT_OPEN);
 8006f90:	f241 3188 	movw	r1, #5000	; 0x1388
 8006f94:	4816      	ldr	r0, [pc, #88]	; (8006ff0 <MQTT_Close+0x90>)
 8006f96:	f000 fc15 	bl	80077c4 <Recv_Response>
        Get_Paragraph(g_buff_temp, g_recv_buff, g_count_temp - 3, g_count_temp - 3);
 8006f9a:	4b16      	ldr	r3, [pc, #88]	; (8006ff4 <MQTT_Close+0x94>)
 8006f9c:	781b      	ldrb	r3, [r3, #0]
 8006f9e:	3b03      	subs	r3, #3
 8006fa0:	b2da      	uxtb	r2, r3
 8006fa2:	4b14      	ldr	r3, [pc, #80]	; (8006ff4 <MQTT_Close+0x94>)
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	3b03      	subs	r3, #3
 8006fa8:	b2db      	uxtb	r3, r3
 8006faa:	4913      	ldr	r1, [pc, #76]	; (8006ff8 <MQTT_Close+0x98>)
 8006fac:	480f      	ldr	r0, [pc, #60]	; (8006fec <MQTT_Close+0x8c>)
 8006fae:	f000 fc63 	bl	8007878 <Get_Paragraph>
        if(Compare_Str(g_buff_temp, (uint8_t*)"0", 1))
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	4911      	ldr	r1, [pc, #68]	; (8006ffc <MQTT_Close+0x9c>)
 8006fb6:	480d      	ldr	r0, [pc, #52]	; (8006fec <MQTT_Close+0x8c>)
 8006fb8:	f000 fbb6 	bl	8007728 <Compare_Str>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d009      	beq.n	8006fd6 <MQTT_Close+0x76>
        {
                Log_Info((uint8_t*)"Close Success!\n", 14);
 8006fc2:	210e      	movs	r1, #14
 8006fc4:	480e      	ldr	r0, [pc, #56]	; (8007000 <MQTT_Close+0xa0>)
 8006fc6:	f7ff facd 	bl	8006564 <Log_Info>
                HAL_Delay(MAX_WAIT_TIME);
 8006fca:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006fce:	f7fb fa0b 	bl	80023e8 <HAL_Delay>
                return RESPONSE_OK;
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	e004      	b.n	8006fe0 <MQTT_Close+0x80>
        }
        HAL_Delay(MAX_WAIT_TIME);
 8006fd6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8006fda:	f7fb fa05 	bl	80023e8 <HAL_Delay>
        return RESPONSE_ERR;
 8006fde:	2300      	movs	r3, #0
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	3710      	adds	r7, #16
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	0800ed3c 	.word	0x0800ed3c
 8006fec:	20000558 	.word	0x20000558
 8006ff0:	20000d4c 	.word	0x20000d4c
 8006ff4:	20000455 	.word	0x20000455
 8006ff8:	20000458 	.word	0x20000458
 8006ffc:	0800ed14 	.word	0x0800ed14
 8007000:	0800ed50 	.word	0x0800ed50

08007004 <MQTT_Connect>:
	* @param  passWord: password corresponding to the user name of the client
  * @retval OK or ERR
  */
response_t MQTT_Connect(uint8_t clientIndex,
												uint8_t* clientID, uint8_t* userName, uint8_t* passWord)
{
 8007004:	b590      	push	{r4, r7, lr}
 8007006:	b089      	sub	sp, #36	; 0x24
 8007008:	af02      	add	r7, sp, #8
 800700a:	60b9      	str	r1, [r7, #8]
 800700c:	607a      	str	r2, [r7, #4]
 800700e:	603b      	str	r3, [r7, #0]
 8007010:	4603      	mov	r3, r0
 8007012:	73fb      	strb	r3, [r7, #15]
		HAL_Delay(MAX_WAIT_TIME);
 8007014:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007018:	f7fb f9e6 	bl	80023e8 <HAL_Delay>
//		uint8_t lenBuffTrans = 18 + lenUser + lenPass;
		uint8_t lenBuffTrans = 17 + strlen((char*)clientID) + strlen((char*)userName) + strlen((char*)passWord);
 800701c:	68b8      	ldr	r0, [r7, #8]
 800701e:	f7f9 f8df 	bl	80001e0 <strlen>
 8007022:	4603      	mov	r3, r0
 8007024:	b2dc      	uxtb	r4, r3
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f7f9 f8da 	bl	80001e0 <strlen>
 800702c:	4603      	mov	r3, r0
 800702e:	b2db      	uxtb	r3, r3
 8007030:	4423      	add	r3, r4
 8007032:	b2dc      	uxtb	r4, r3
 8007034:	6838      	ldr	r0, [r7, #0]
 8007036:	f7f9 f8d3 	bl	80001e0 <strlen>
 800703a:	4603      	mov	r3, r0
 800703c:	b2db      	uxtb	r3, r3
 800703e:	4423      	add	r3, r4
 8007040:	b2db      	uxtb	r3, r3
 8007042:	3311      	adds	r3, #17
 8007044:	75fb      	strb	r3, [r7, #23]
		sprintf((char*) g_buff_temp, "0AT+QMTCONN=%d,%s,%s,%s\r", clientIndex, clientID, userName, passWord);
 8007046:	7bfa      	ldrb	r2, [r7, #15]
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	9301      	str	r3, [sp, #4]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	9300      	str	r3, [sp, #0]
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	4922      	ldr	r1, [pc, #136]	; (80070dc <MQTT_Connect+0xd8>)
 8007054:	4822      	ldr	r0, [pc, #136]	; (80070e0 <MQTT_Connect+0xdc>)
 8007056:	f003 fe49 	bl	800acec <siprintf>
		Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, lenBuffTrans);
 800705a:	7dfb      	ldrb	r3, [r7, #23]
 800705c:	b29b      	uxth	r3, r3
 800705e:	461a      	mov	r2, r3
 8007060:	491f      	ldr	r1, [pc, #124]	; (80070e0 <MQTT_Connect+0xdc>)
 8007062:	4820      	ldr	r0, [pc, #128]	; (80070e4 <MQTT_Connect+0xe0>)
 8007064:	f000 fafa 	bl	800765c <Trans_Data>
		/*wait response of +QMTCONN*/
		if(Recv_Response(&UartEmulHandle, WAIT_CONNECT) == RESPONSE_MQTT_CLOSE) 
 8007068:	f241 3188 	movw	r1, #5000	; 0x1388
 800706c:	481d      	ldr	r0, [pc, #116]	; (80070e4 <MQTT_Connect+0xe0>)
 800706e:	f000 fba9 	bl	80077c4 <Recv_Response>
 8007072:	4603      	mov	r3, r0
 8007074:	2b03      	cmp	r3, #3
 8007076:	d109      	bne.n	800708c <MQTT_Connect+0x88>
		{
				Log_Info((uint8_t*)"CONNECT-CLOSE\n", 14);
 8007078:	210e      	movs	r1, #14
 800707a:	481b      	ldr	r0, [pc, #108]	; (80070e8 <MQTT_Connect+0xe4>)
 800707c:	f7ff fa72 	bl	8006564 <Log_Info>
				HAL_Delay(MAX_WAIT_TIME);
 8007080:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007084:	f7fb f9b0 	bl	80023e8 <HAL_Delay>
				return RESPONSE_MQTT_CLOSE;
 8007088:	2303      	movs	r3, #3
 800708a:	e022      	b.n	80070d2 <MQTT_Connect+0xce>
		}
		Get_Paragraph(g_buff_temp, g_recv_buff, g_count_temp - 3, g_count_temp - 3);
 800708c:	4b17      	ldr	r3, [pc, #92]	; (80070ec <MQTT_Connect+0xe8>)
 800708e:	781b      	ldrb	r3, [r3, #0]
 8007090:	3b03      	subs	r3, #3
 8007092:	b2da      	uxtb	r2, r3
 8007094:	4b15      	ldr	r3, [pc, #84]	; (80070ec <MQTT_Connect+0xe8>)
 8007096:	781b      	ldrb	r3, [r3, #0]
 8007098:	3b03      	subs	r3, #3
 800709a:	b2db      	uxtb	r3, r3
 800709c:	4914      	ldr	r1, [pc, #80]	; (80070f0 <MQTT_Connect+0xec>)
 800709e:	4810      	ldr	r0, [pc, #64]	; (80070e0 <MQTT_Connect+0xdc>)
 80070a0:	f000 fbea 	bl	8007878 <Get_Paragraph>
		if(Compare_Str(g_buff_temp, (uint8_t*)"0", 1))
 80070a4:	2201      	movs	r2, #1
 80070a6:	4913      	ldr	r1, [pc, #76]	; (80070f4 <MQTT_Connect+0xf0>)
 80070a8:	480d      	ldr	r0, [pc, #52]	; (80070e0 <MQTT_Connect+0xdc>)
 80070aa:	f000 fb3d 	bl	8007728 <Compare_Str>
 80070ae:	4603      	mov	r3, r0
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d009      	beq.n	80070c8 <MQTT_Connect+0xc4>
		{
				Log_Info((uint8_t*)"Connect Success!\n", 17);
 80070b4:	2111      	movs	r1, #17
 80070b6:	4810      	ldr	r0, [pc, #64]	; (80070f8 <MQTT_Connect+0xf4>)
 80070b8:	f7ff fa54 	bl	8006564 <Log_Info>
				HAL_Delay(MAX_WAIT_TIME);
 80070bc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80070c0:	f7fb f992 	bl	80023e8 <HAL_Delay>
				return RESPONSE_OK;
 80070c4:	2301      	movs	r3, #1
 80070c6:	e004      	b.n	80070d2 <MQTT_Connect+0xce>
		}
		HAL_Delay(MAX_WAIT_TIME);
 80070c8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80070cc:	f7fb f98c 	bl	80023e8 <HAL_Delay>
		return RESPONSE_ERR;
 80070d0:	2300      	movs	r3, #0
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	371c      	adds	r7, #28
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd90      	pop	{r4, r7, pc}
 80070da:	bf00      	nop
 80070dc:	0800ed60 	.word	0x0800ed60
 80070e0:	20000558 	.word	0x20000558
 80070e4:	20000d4c 	.word	0x20000d4c
 80070e8:	0800ed7c 	.word	0x0800ed7c
 80070ec:	20000455 	.word	0x20000455
 80070f0:	20000458 	.word	0x20000458
 80070f4:	0800ed14 	.word	0x0800ed14
 80070f8:	0800ed8c 	.word	0x0800ed8c

080070fc <MQTT_Check_Connect>:
/**
  * @brief  Check MQTT Connect
  * @retval OK or ERR
  */
response_t MQTT_Check_Connect(void)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	af00      	add	r7, sp, #0
		Trans_Data(&UartEmulHandle, (uint8_t*)"0AT+QMTCONN?\r", 13);
 8007100:	220d      	movs	r2, #13
 8007102:	4919      	ldr	r1, [pc, #100]	; (8007168 <MQTT_Check_Connect+0x6c>)
 8007104:	4819      	ldr	r0, [pc, #100]	; (800716c <MQTT_Check_Connect+0x70>)
 8007106:	f000 faa9 	bl	800765c <Trans_Data>
		Recv_Response(&UartEmulHandle, 300);
 800710a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800710e:	4817      	ldr	r0, [pc, #92]	; (800716c <MQTT_Check_Connect+0x70>)
 8007110:	f000 fb58 	bl	80077c4 <Recv_Response>
		if(g_count_temp < 20)
 8007114:	4b16      	ldr	r3, [pc, #88]	; (8007170 <MQTT_Check_Connect+0x74>)
 8007116:	781b      	ldrb	r3, [r3, #0]
 8007118:	2b13      	cmp	r3, #19
 800711a:	d809      	bhi.n	8007130 <MQTT_Check_Connect+0x34>
		{
				Log_Info((uint8_t*)"Not connect!\n", 13);
 800711c:	210d      	movs	r1, #13
 800711e:	4815      	ldr	r0, [pc, #84]	; (8007174 <MQTT_Check_Connect+0x78>)
 8007120:	f7ff fa20 	bl	8006564 <Log_Info>
				HAL_Delay(MAX_WAIT_TIME);
 8007124:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007128:	f7fb f95e 	bl	80023e8 <HAL_Delay>
				return RESPONSE_ERR; //not connect
 800712c:	2300      	movs	r3, #0
 800712e:	e018      	b.n	8007162 <MQTT_Check_Connect+0x66>
		}
		Get_Paragraph(g_buff_temp, g_recv_buff, 26, 26);
 8007130:	231a      	movs	r3, #26
 8007132:	221a      	movs	r2, #26
 8007134:	4910      	ldr	r1, [pc, #64]	; (8007178 <MQTT_Check_Connect+0x7c>)
 8007136:	4811      	ldr	r0, [pc, #68]	; (800717c <MQTT_Check_Connect+0x80>)
 8007138:	f000 fb9e 	bl	8007878 <Get_Paragraph>
		if(Compare_Str(g_buff_temp, (uint8_t*)"3", 1))
 800713c:	2201      	movs	r2, #1
 800713e:	4910      	ldr	r1, [pc, #64]	; (8007180 <MQTT_Check_Connect+0x84>)
 8007140:	480e      	ldr	r0, [pc, #56]	; (800717c <MQTT_Check_Connect+0x80>)
 8007142:	f000 faf1 	bl	8007728 <Compare_Str>
 8007146:	4603      	mov	r3, r0
 8007148:	2b00      	cmp	r3, #0
 800714a:	d009      	beq.n	8007160 <MQTT_Check_Connect+0x64>
		{
				Log_Info((uint8_t*)"Connect Exist!\n", 15);
 800714c:	210f      	movs	r1, #15
 800714e:	480d      	ldr	r0, [pc, #52]	; (8007184 <MQTT_Check_Connect+0x88>)
 8007150:	f7ff fa08 	bl	8006564 <Log_Info>
				HAL_Delay(MAX_WAIT_TIME);
 8007154:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007158:	f7fb f946 	bl	80023e8 <HAL_Delay>
				return RESPONSE_OK;
 800715c:	2301      	movs	r3, #1
 800715e:	e000      	b.n	8007162 <MQTT_Check_Connect+0x66>
		}
		return RESPONSE_ERR; //not connect
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	bd80      	pop	{r7, pc}
 8007166:	bf00      	nop
 8007168:	0800eda0 	.word	0x0800eda0
 800716c:	20000d4c 	.word	0x20000d4c
 8007170:	20000455 	.word	0x20000455
 8007174:	0800edb0 	.word	0x0800edb0
 8007178:	20000458 	.word	0x20000458
 800717c:	20000558 	.word	0x20000558
 8007180:	0800edc0 	.word	0x0800edc0
 8007184:	0800edc4 	.word	0x0800edc4

08007188 <MQTT_Publish>:
  * @retval OK or ERR
  */
response_t MQTT_Publish(uint8_t clientIndex,
												uint8_t msgId, uint8_t QoS, uint8_t retain, 
												uint8_t* topic, uint8_t lenData, uint8_t* pData)
{
 8007188:	b590      	push	{r4, r7, lr}
 800718a:	b089      	sub	sp, #36	; 0x24
 800718c:	af04      	add	r7, sp, #16
 800718e:	4604      	mov	r4, r0
 8007190:	4608      	mov	r0, r1
 8007192:	4611      	mov	r1, r2
 8007194:	461a      	mov	r2, r3
 8007196:	4623      	mov	r3, r4
 8007198:	71fb      	strb	r3, [r7, #7]
 800719a:	4603      	mov	r3, r0
 800719c:	71bb      	strb	r3, [r7, #6]
 800719e:	460b      	mov	r3, r1
 80071a0:	717b      	strb	r3, [r7, #5]
 80071a2:	4613      	mov	r3, r2
 80071a4:	713b      	strb	r3, [r7, #4]
		HAL_Delay(MAX_WAIT_TIME);
 80071a6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80071aa:	f7fb f91d 	bl	80023e8 <HAL_Delay>
		uint8_t lenOfLenData;
		if(lenData <= 9 ) lenOfLenData = 1;
 80071ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80071b2:	2b09      	cmp	r3, #9
 80071b4:	d802      	bhi.n	80071bc <MQTT_Publish+0x34>
 80071b6:	2301      	movs	r3, #1
 80071b8:	73fb      	strb	r3, [r7, #15]
 80071ba:	e010      	b.n	80071de <MQTT_Publish+0x56>
		else if(lenData > 9 && lenData < 100) lenOfLenData = 2;
 80071bc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80071c0:	2b09      	cmp	r3, #9
 80071c2:	d906      	bls.n	80071d2 <MQTT_Publish+0x4a>
 80071c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80071c8:	2b63      	cmp	r3, #99	; 0x63
 80071ca:	d802      	bhi.n	80071d2 <MQTT_Publish+0x4a>
 80071cc:	2302      	movs	r3, #2
 80071ce:	73fb      	strb	r3, [r7, #15]
 80071d0:	e005      	b.n	80071de <MQTT_Publish+0x56>
		else if(lenData >= 100) lenOfLenData = 3;
 80071d2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80071d6:	2b63      	cmp	r3, #99	; 0x63
 80071d8:	d901      	bls.n	80071de <MQTT_Publish+0x56>
 80071da:	2303      	movs	r3, #3
 80071dc:	73fb      	strb	r3, [r7, #15]
		uint8_t lenBuffTrans = 23 + strlen((char*)topic) + lenOfLenData;
 80071de:	6a38      	ldr	r0, [r7, #32]
 80071e0:	f7f8 fffe 	bl	80001e0 <strlen>
 80071e4:	4603      	mov	r3, r0
 80071e6:	b2da      	uxtb	r2, r3
 80071e8:	7bfb      	ldrb	r3, [r7, #15]
 80071ea:	4413      	add	r3, r2
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	3317      	adds	r3, #23
 80071f0:	73bb      	strb	r3, [r7, #14]
		sprintf((char*) g_buff_temp, "0AT+QMTPUBEX=%d,%d,%d,%d,%s,%d\r", clientIndex, msgId, QoS, retain, topic, lenData);
 80071f2:	79f8      	ldrb	r0, [r7, #7]
 80071f4:	79bc      	ldrb	r4, [r7, #6]
 80071f6:	797b      	ldrb	r3, [r7, #5]
 80071f8:	793a      	ldrb	r2, [r7, #4]
 80071fa:	f897 1024 	ldrb.w	r1, [r7, #36]	; 0x24
 80071fe:	9103      	str	r1, [sp, #12]
 8007200:	6a39      	ldr	r1, [r7, #32]
 8007202:	9102      	str	r1, [sp, #8]
 8007204:	9201      	str	r2, [sp, #4]
 8007206:	9300      	str	r3, [sp, #0]
 8007208:	4623      	mov	r3, r4
 800720a:	4602      	mov	r2, r0
 800720c:	4921      	ldr	r1, [pc, #132]	; (8007294 <MQTT_Publish+0x10c>)
 800720e:	4822      	ldr	r0, [pc, #136]	; (8007298 <MQTT_Publish+0x110>)
 8007210:	f003 fd6c 	bl	800acec <siprintf>
		Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, lenBuffTrans);
 8007214:	7bbb      	ldrb	r3, [r7, #14]
 8007216:	b29b      	uxth	r3, r3
 8007218:	461a      	mov	r2, r3
 800721a:	491f      	ldr	r1, [pc, #124]	; (8007298 <MQTT_Publish+0x110>)
 800721c:	481f      	ldr	r0, [pc, #124]	; (800729c <MQTT_Publish+0x114>)
 800721e:	f000 fa1d 	bl	800765c <Trans_Data>
		Recv_Response(&UartEmulHandle, 200);
 8007222:	21c8      	movs	r1, #200	; 0xc8
 8007224:	481d      	ldr	r0, [pc, #116]	; (800729c <MQTT_Publish+0x114>)
 8007226:	f000 facd 	bl	80077c4 <Recv_Response>
	
		/*transmit data buffer*/
		Trans_Data(&UartEmulHandle, pData, lenData);
 800722a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800722e:	b29b      	uxth	r3, r3
 8007230:	461a      	mov	r2, r3
 8007232:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007234:	4819      	ldr	r0, [pc, #100]	; (800729c <MQTT_Publish+0x114>)
 8007236:	f000 fa11 	bl	800765c <Trans_Data>
		/*wait response of +QMTCONN*/
		Recv_Response(&UartEmulHandle, MAX_WAIT_TIME);
 800723a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800723e:	4817      	ldr	r0, [pc, #92]	; (800729c <MQTT_Publish+0x114>)
 8007240:	f000 fac0 	bl	80077c4 <Recv_Response>
		Get_Paragraph(g_buff_temp, g_recv_buff, g_count_temp - 3, g_count_temp - 3);
 8007244:	4b16      	ldr	r3, [pc, #88]	; (80072a0 <MQTT_Publish+0x118>)
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	3b03      	subs	r3, #3
 800724a:	b2da      	uxtb	r2, r3
 800724c:	4b14      	ldr	r3, [pc, #80]	; (80072a0 <MQTT_Publish+0x118>)
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	3b03      	subs	r3, #3
 8007252:	b2db      	uxtb	r3, r3
 8007254:	4913      	ldr	r1, [pc, #76]	; (80072a4 <MQTT_Publish+0x11c>)
 8007256:	4810      	ldr	r0, [pc, #64]	; (8007298 <MQTT_Publish+0x110>)
 8007258:	f000 fb0e 	bl	8007878 <Get_Paragraph>
		if(Compare_Str(g_buff_temp, (uint8_t*)"0", 1))
 800725c:	2201      	movs	r2, #1
 800725e:	4912      	ldr	r1, [pc, #72]	; (80072a8 <MQTT_Publish+0x120>)
 8007260:	480d      	ldr	r0, [pc, #52]	; (8007298 <MQTT_Publish+0x110>)
 8007262:	f000 fa61 	bl	8007728 <Compare_Str>
 8007266:	4603      	mov	r3, r0
 8007268:	2b00      	cmp	r3, #0
 800726a:	d009      	beq.n	8007280 <MQTT_Publish+0xf8>
		{
				Log_Info((uint8_t*)"Publish Success!\n", 17);
 800726c:	2111      	movs	r1, #17
 800726e:	480f      	ldr	r0, [pc, #60]	; (80072ac <MQTT_Publish+0x124>)
 8007270:	f7ff f978 	bl	8006564 <Log_Info>
				HAL_Delay(MAX_WAIT_TIME);
 8007274:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007278:	f7fb f8b6 	bl	80023e8 <HAL_Delay>
				return RESPONSE_OK;
 800727c:	2301      	movs	r3, #1
 800727e:	e004      	b.n	800728a <MQTT_Publish+0x102>
		}
		HAL_Delay(MAX_WAIT_TIME);
 8007280:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8007284:	f7fb f8b0 	bl	80023e8 <HAL_Delay>
		return RESPONSE_ERR;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3714      	adds	r7, #20
 800728e:	46bd      	mov	sp, r7
 8007290:	bd90      	pop	{r4, r7, pc}
 8007292:	bf00      	nop
 8007294:	0800edd4 	.word	0x0800edd4
 8007298:	20000558 	.word	0x20000558
 800729c:	20000d4c 	.word	0x20000d4c
 80072a0:	20000455 	.word	0x20000455
 80072a4:	20000458 	.word	0x20000458
 80072a8:	0800ed14 	.word	0x0800ed14
 80072ac:	0800edf4 	.word	0x0800edf4

080072b0 <MQTT_SSL_Mode>:
  * @param  sslIndex: SSL context index (0-5)
  * @retval OK or ERR
  */
response_t MQTT_SSL_Mode(uint8_t clientIndex,
												 uint8_t mode, uint8_t sslIndex)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b084      	sub	sp, #16
 80072b4:	af02      	add	r7, sp, #8
 80072b6:	4603      	mov	r3, r0
 80072b8:	71fb      	strb	r3, [r7, #7]
 80072ba:	460b      	mov	r3, r1
 80072bc:	71bb      	strb	r3, [r7, #6]
 80072be:	4613      	mov	r3, r2
 80072c0:	717b      	strb	r3, [r7, #5]
		HAL_Delay(1000);
 80072c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80072c6:	f7fb f88f 	bl	80023e8 <HAL_Delay>
		sprintf((char*) g_buff_temp, "0AT+QMTCFG=ssl,%d,%d,%d\r", clientIndex, mode, sslIndex);
 80072ca:	79fa      	ldrb	r2, [r7, #7]
 80072cc:	79b9      	ldrb	r1, [r7, #6]
 80072ce:	797b      	ldrb	r3, [r7, #5]
 80072d0:	9300      	str	r3, [sp, #0]
 80072d2:	460b      	mov	r3, r1
 80072d4:	490f      	ldr	r1, [pc, #60]	; (8007314 <MQTT_SSL_Mode+0x64>)
 80072d6:	4810      	ldr	r0, [pc, #64]	; (8007318 <MQTT_SSL_Mode+0x68>)
 80072d8:	f003 fd08 	bl	800acec <siprintf>
		Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, 21);
 80072dc:	2215      	movs	r2, #21
 80072de:	490e      	ldr	r1, [pc, #56]	; (8007318 <MQTT_SSL_Mode+0x68>)
 80072e0:	480e      	ldr	r0, [pc, #56]	; (800731c <MQTT_SSL_Mode+0x6c>)
 80072e2:	f000 f9bb 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) == RESPONSE_OK) 
 80072e6:	f44f 71af 	mov.w	r1, #350	; 0x15e
 80072ea:	480c      	ldr	r0, [pc, #48]	; (800731c <MQTT_SSL_Mode+0x6c>)
 80072ec:	f000 fa6a 	bl	80077c4 <Recv_Response>
 80072f0:	4603      	mov	r3, r0
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d105      	bne.n	8007302 <MQTT_SSL_Mode+0x52>
		{
				Log_Info((uint8_t*)"RES_OK\n", 7);
 80072f6:	2107      	movs	r1, #7
 80072f8:	4809      	ldr	r0, [pc, #36]	; (8007320 <MQTT_SSL_Mode+0x70>)
 80072fa:	f7ff f933 	bl	8006564 <Log_Info>
				return RESPONSE_OK;
 80072fe:	2301      	movs	r3, #1
 8007300:	e004      	b.n	800730c <MQTT_SSL_Mode+0x5c>
		}
		else Log_Info((uint8_t*)"RES_ERR\n", 8);
 8007302:	2108      	movs	r1, #8
 8007304:	4807      	ldr	r0, [pc, #28]	; (8007324 <MQTT_SSL_Mode+0x74>)
 8007306:	f7ff f92d 	bl	8006564 <Log_Info>
		return RESPONSE_ERR;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3708      	adds	r7, #8
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}
 8007314:	0800ee08 	.word	0x0800ee08
 8007318:	20000558 	.word	0x20000558
 800731c:	20000d4c 	.word	0x20000d4c
 8007320:	0800ec3c 	.word	0x0800ec3c
 8007324:	0800ec44 	.word	0x0800ec44

08007328 <MQTT_SSL_Certificate>:
  * @brief  Config Certificates of SSL from file in UFS
	* @param  sslIndex: SSL context index (0-5)
  * @retval OK or ERR
  */
response_t MQTT_SSL_Certificate(uint8_t sslIndex)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b082      	sub	sp, #8
 800732c:	af00      	add	r7, sp, #0
 800732e:	4603      	mov	r3, r0
 8007330:	71fb      	strb	r3, [r7, #7]
		HAL_Delay(1000);
 8007332:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007336:	f7fb f857 	bl	80023e8 <HAL_Delay>
		/*Send CA*/
		sprintf((char*) g_buff_temp, "0AT+QSSLCFG=cacert,%d,cacert.pem\r", sslIndex);
 800733a:	79fb      	ldrb	r3, [r7, #7]
 800733c:	461a      	mov	r2, r3
 800733e:	4929      	ldr	r1, [pc, #164]	; (80073e4 <MQTT_SSL_Certificate+0xbc>)
 8007340:	4829      	ldr	r0, [pc, #164]	; (80073e8 <MQTT_SSL_Certificate+0xc0>)
 8007342:	f003 fcd3 	bl	800acec <siprintf>
		Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, 33);
 8007346:	2221      	movs	r2, #33	; 0x21
 8007348:	4927      	ldr	r1, [pc, #156]	; (80073e8 <MQTT_SSL_Certificate+0xc0>)
 800734a:	4828      	ldr	r0, [pc, #160]	; (80073ec <MQTT_SSL_Certificate+0xc4>)
 800734c:	f000 f986 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) != RESPONSE_OK) 
 8007350:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8007354:	4825      	ldr	r0, [pc, #148]	; (80073ec <MQTT_SSL_Certificate+0xc4>)
 8007356:	f000 fa35 	bl	80077c4 <Recv_Response>
 800735a:	4603      	mov	r3, r0
 800735c:	2b01      	cmp	r3, #1
 800735e:	d005      	beq.n	800736c <MQTT_SSL_Certificate+0x44>
		{
				Log_Info((uint8_t*)"CA_ERR\n", 7);
 8007360:	2107      	movs	r1, #7
 8007362:	4823      	ldr	r0, [pc, #140]	; (80073f0 <MQTT_SSL_Certificate+0xc8>)
 8007364:	f7ff f8fe 	bl	8006564 <Log_Info>
				return RESPONSE_ERR;
 8007368:	2300      	movs	r3, #0
 800736a:	e036      	b.n	80073da <MQTT_SSL_Certificate+0xb2>
		}
		
		/*Send CC*/
		sprintf((char*) g_buff_temp, "0AT+QSSLCFG=clientcert,%d,client.pem\r", sslIndex);
 800736c:	79fb      	ldrb	r3, [r7, #7]
 800736e:	461a      	mov	r2, r3
 8007370:	4920      	ldr	r1, [pc, #128]	; (80073f4 <MQTT_SSL_Certificate+0xcc>)
 8007372:	481d      	ldr	r0, [pc, #116]	; (80073e8 <MQTT_SSL_Certificate+0xc0>)
 8007374:	f003 fcba 	bl	800acec <siprintf>
		Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, 36);
 8007378:	2224      	movs	r2, #36	; 0x24
 800737a:	491b      	ldr	r1, [pc, #108]	; (80073e8 <MQTT_SSL_Certificate+0xc0>)
 800737c:	481b      	ldr	r0, [pc, #108]	; (80073ec <MQTT_SSL_Certificate+0xc4>)
 800737e:	f000 f96d 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) != RESPONSE_OK) 
 8007382:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8007386:	4819      	ldr	r0, [pc, #100]	; (80073ec <MQTT_SSL_Certificate+0xc4>)
 8007388:	f000 fa1c 	bl	80077c4 <Recv_Response>
 800738c:	4603      	mov	r3, r0
 800738e:	2b01      	cmp	r3, #1
 8007390:	d005      	beq.n	800739e <MQTT_SSL_Certificate+0x76>
		{
				Log_Info((uint8_t*)"CC_ERR\n", 7);
 8007392:	2107      	movs	r1, #7
 8007394:	4818      	ldr	r0, [pc, #96]	; (80073f8 <MQTT_SSL_Certificate+0xd0>)
 8007396:	f7ff f8e5 	bl	8006564 <Log_Info>
				return RESPONSE_ERR;
 800739a:	2300      	movs	r3, #0
 800739c:	e01d      	b.n	80073da <MQTT_SSL_Certificate+0xb2>
		}
		
		/*Send CK*/
		sprintf((char*) g_buff_temp, "0AT+QSSLCFG=clientkey,%d,user_key.pem\r", sslIndex);
 800739e:	79fb      	ldrb	r3, [r7, #7]
 80073a0:	461a      	mov	r2, r3
 80073a2:	4916      	ldr	r1, [pc, #88]	; (80073fc <MQTT_SSL_Certificate+0xd4>)
 80073a4:	4810      	ldr	r0, [pc, #64]	; (80073e8 <MQTT_SSL_Certificate+0xc0>)
 80073a6:	f003 fca1 	bl	800acec <siprintf>
		Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, 37);
 80073aa:	2225      	movs	r2, #37	; 0x25
 80073ac:	490e      	ldr	r1, [pc, #56]	; (80073e8 <MQTT_SSL_Certificate+0xc0>)
 80073ae:	480f      	ldr	r0, [pc, #60]	; (80073ec <MQTT_SSL_Certificate+0xc4>)
 80073b0:	f000 f954 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) != RESPONSE_OK)
 80073b4:	f44f 71af 	mov.w	r1, #350	; 0x15e
 80073b8:	480c      	ldr	r0, [pc, #48]	; (80073ec <MQTT_SSL_Certificate+0xc4>)
 80073ba:	f000 fa03 	bl	80077c4 <Recv_Response>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b01      	cmp	r3, #1
 80073c2:	d005      	beq.n	80073d0 <MQTT_SSL_Certificate+0xa8>
		{
				Log_Info((uint8_t*)"CK_ERR\n", 7);
 80073c4:	2107      	movs	r1, #7
 80073c6:	480e      	ldr	r0, [pc, #56]	; (8007400 <MQTT_SSL_Certificate+0xd8>)
 80073c8:	f7ff f8cc 	bl	8006564 <Log_Info>
				return RESPONSE_ERR;
 80073cc:	2300      	movs	r3, #0
 80073ce:	e004      	b.n	80073da <MQTT_SSL_Certificate+0xb2>
		}
		else Log_Info((uint8_t*)"RES_OK\n", 7);
 80073d0:	2107      	movs	r1, #7
 80073d2:	480c      	ldr	r0, [pc, #48]	; (8007404 <MQTT_SSL_Certificate+0xdc>)
 80073d4:	f7ff f8c6 	bl	8006564 <Log_Info>
		return RESPONSE_ERR;
 80073d8:	2300      	movs	r3, #0
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3708      	adds	r7, #8
 80073de:	46bd      	mov	sp, r7
 80073e0:	bd80      	pop	{r7, pc}
 80073e2:	bf00      	nop
 80073e4:	0800ee24 	.word	0x0800ee24
 80073e8:	20000558 	.word	0x20000558
 80073ec:	20000d4c 	.word	0x20000d4c
 80073f0:	0800ee48 	.word	0x0800ee48
 80073f4:	0800ee50 	.word	0x0800ee50
 80073f8:	0800ee78 	.word	0x0800ee78
 80073fc:	0800ee80 	.word	0x0800ee80
 8007400:	0800eea8 	.word	0x0800eea8
 8007404:	0800ec3c 	.word	0x0800ec3c

08007408 <MQTT_SSL_Level>:
  * @param  level: SSL level (0-2)
  * @retval OK or ERR
  */
response_t MQTT_SSL_Level(uint8_t sslIndex,
												  uint8_t level)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b082      	sub	sp, #8
 800740c:	af00      	add	r7, sp, #0
 800740e:	4603      	mov	r3, r0
 8007410:	460a      	mov	r2, r1
 8007412:	71fb      	strb	r3, [r7, #7]
 8007414:	4613      	mov	r3, r2
 8007416:	71bb      	strb	r3, [r7, #6]
		HAL_Delay(1000);
 8007418:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800741c:	f7fa ffe4 	bl	80023e8 <HAL_Delay>
		sprintf((char*) g_buff_temp, "0AT+QSSLCFG=seclevel,%d,%d\r", sslIndex, level);
 8007420:	79fa      	ldrb	r2, [r7, #7]
 8007422:	79bb      	ldrb	r3, [r7, #6]
 8007424:	490f      	ldr	r1, [pc, #60]	; (8007464 <MQTT_SSL_Level+0x5c>)
 8007426:	4810      	ldr	r0, [pc, #64]	; (8007468 <MQTT_SSL_Level+0x60>)
 8007428:	f003 fc60 	bl	800acec <siprintf>
		Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, 25);
 800742c:	2219      	movs	r2, #25
 800742e:	490e      	ldr	r1, [pc, #56]	; (8007468 <MQTT_SSL_Level+0x60>)
 8007430:	480e      	ldr	r0, [pc, #56]	; (800746c <MQTT_SSL_Level+0x64>)
 8007432:	f000 f913 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) == RESPONSE_OK) 
 8007436:	f44f 71af 	mov.w	r1, #350	; 0x15e
 800743a:	480c      	ldr	r0, [pc, #48]	; (800746c <MQTT_SSL_Level+0x64>)
 800743c:	f000 f9c2 	bl	80077c4 <Recv_Response>
 8007440:	4603      	mov	r3, r0
 8007442:	2b01      	cmp	r3, #1
 8007444:	d105      	bne.n	8007452 <MQTT_SSL_Level+0x4a>
		{
				Log_Info((uint8_t*)"RES_OK\n", 7);
 8007446:	2107      	movs	r1, #7
 8007448:	4809      	ldr	r0, [pc, #36]	; (8007470 <MQTT_SSL_Level+0x68>)
 800744a:	f7ff f88b 	bl	8006564 <Log_Info>
				return RESPONSE_OK;
 800744e:	2301      	movs	r3, #1
 8007450:	e004      	b.n	800745c <MQTT_SSL_Level+0x54>
		}
		else Log_Info((uint8_t*)"RES_ERR\n", 8);
 8007452:	2108      	movs	r1, #8
 8007454:	4807      	ldr	r0, [pc, #28]	; (8007474 <MQTT_SSL_Level+0x6c>)
 8007456:	f7ff f885 	bl	8006564 <Log_Info>
		return RESPONSE_ERR;
 800745a:	2300      	movs	r3, #0
}
 800745c:	4618      	mov	r0, r3
 800745e:	3708      	adds	r7, #8
 8007460:	46bd      	mov	sp, r7
 8007462:	bd80      	pop	{r7, pc}
 8007464:	0800eeb0 	.word	0x0800eeb0
 8007468:	20000558 	.word	0x20000558
 800746c:	20000d4c 	.word	0x20000d4c
 8007470:	0800ec3c 	.word	0x0800ec3c
 8007474:	0800ec44 	.word	0x0800ec44

08007478 <MQTT_SSL_Version>:
  * @param  version: SSL version (0-4)
  * @retval OK or ERR
  */
response_t MQTT_SSL_Version(uint8_t sslIndex,
												    uint8_t version)
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b082      	sub	sp, #8
 800747c:	af00      	add	r7, sp, #0
 800747e:	4603      	mov	r3, r0
 8007480:	460a      	mov	r2, r1
 8007482:	71fb      	strb	r3, [r7, #7]
 8007484:	4613      	mov	r3, r2
 8007486:	71bb      	strb	r3, [r7, #6]
		HAL_Delay(1000);
 8007488:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800748c:	f7fa ffac 	bl	80023e8 <HAL_Delay>
		sprintf((char*) g_buff_temp, "0AT+QSSLCFG=sslversion,%d,%d\r", sslIndex, version);
 8007490:	79fa      	ldrb	r2, [r7, #7]
 8007492:	79bb      	ldrb	r3, [r7, #6]
 8007494:	490f      	ldr	r1, [pc, #60]	; (80074d4 <MQTT_SSL_Version+0x5c>)
 8007496:	4810      	ldr	r0, [pc, #64]	; (80074d8 <MQTT_SSL_Version+0x60>)
 8007498:	f003 fc28 	bl	800acec <siprintf>
		Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, 27);
 800749c:	221b      	movs	r2, #27
 800749e:	490e      	ldr	r1, [pc, #56]	; (80074d8 <MQTT_SSL_Version+0x60>)
 80074a0:	480e      	ldr	r0, [pc, #56]	; (80074dc <MQTT_SSL_Version+0x64>)
 80074a2:	f000 f8db 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) == RESPONSE_OK) 
 80074a6:	f44f 71af 	mov.w	r1, #350	; 0x15e
 80074aa:	480c      	ldr	r0, [pc, #48]	; (80074dc <MQTT_SSL_Version+0x64>)
 80074ac:	f000 f98a 	bl	80077c4 <Recv_Response>
 80074b0:	4603      	mov	r3, r0
 80074b2:	2b01      	cmp	r3, #1
 80074b4:	d105      	bne.n	80074c2 <MQTT_SSL_Version+0x4a>
		{
				Log_Info((uint8_t*)"RES_OK\n", 7);
 80074b6:	2107      	movs	r1, #7
 80074b8:	4809      	ldr	r0, [pc, #36]	; (80074e0 <MQTT_SSL_Version+0x68>)
 80074ba:	f7ff f853 	bl	8006564 <Log_Info>
				return RESPONSE_OK;
 80074be:	2301      	movs	r3, #1
 80074c0:	e004      	b.n	80074cc <MQTT_SSL_Version+0x54>
		}
		else Log_Info((uint8_t*)"RES_ERR\n", 8);
 80074c2:	2108      	movs	r1, #8
 80074c4:	4807      	ldr	r0, [pc, #28]	; (80074e4 <MQTT_SSL_Version+0x6c>)
 80074c6:	f7ff f84d 	bl	8006564 <Log_Info>
		return RESPONSE_ERR;
 80074ca:	2300      	movs	r3, #0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3708      	adds	r7, #8
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}
 80074d4:	0800eecc 	.word	0x0800eecc
 80074d8:	20000558 	.word	0x20000558
 80074dc:	20000d4c 	.word	0x20000d4c
 80074e0:	0800ec3c 	.word	0x0800ec3c
 80074e4:	0800ec44 	.word	0x0800ec44

080074e8 <MQTT_SSL_Ciphersuite>:
  * @param  cipherSuite: string type format 0xYYYY
  * @retval OK or ERR
  */
response_t MQTT_SSL_Ciphersuite(uint8_t sslIndex,
																uint8_t* cipherSuite)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b082      	sub	sp, #8
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	4603      	mov	r3, r0
 80074f0:	6039      	str	r1, [r7, #0]
 80074f2:	71fb      	strb	r3, [r7, #7]
		HAL_Delay(1000);
 80074f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80074f8:	f7fa ff76 	bl	80023e8 <HAL_Delay>
		sprintf((char*) g_buff_temp, "0AT+QSSLCFG=ciphersuite,%d,%s\r", sslIndex, cipherSuite);
 80074fc:	79fa      	ldrb	r2, [r7, #7]
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	490f      	ldr	r1, [pc, #60]	; (8007540 <MQTT_SSL_Ciphersuite+0x58>)
 8007502:	4810      	ldr	r0, [pc, #64]	; (8007544 <MQTT_SSL_Ciphersuite+0x5c>)
 8007504:	f003 fbf2 	bl	800acec <siprintf>
		Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, 33);
 8007508:	2221      	movs	r2, #33	; 0x21
 800750a:	490e      	ldr	r1, [pc, #56]	; (8007544 <MQTT_SSL_Ciphersuite+0x5c>)
 800750c:	480e      	ldr	r0, [pc, #56]	; (8007548 <MQTT_SSL_Ciphersuite+0x60>)
 800750e:	f000 f8a5 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) == RESPONSE_OK) 
 8007512:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8007516:	480c      	ldr	r0, [pc, #48]	; (8007548 <MQTT_SSL_Ciphersuite+0x60>)
 8007518:	f000 f954 	bl	80077c4 <Recv_Response>
 800751c:	4603      	mov	r3, r0
 800751e:	2b01      	cmp	r3, #1
 8007520:	d105      	bne.n	800752e <MQTT_SSL_Ciphersuite+0x46>
		{
				Log_Info((uint8_t*)"RES_OK\n", 7);
 8007522:	2107      	movs	r1, #7
 8007524:	4809      	ldr	r0, [pc, #36]	; (800754c <MQTT_SSL_Ciphersuite+0x64>)
 8007526:	f7ff f81d 	bl	8006564 <Log_Info>
				return RESPONSE_OK;
 800752a:	2301      	movs	r3, #1
 800752c:	e004      	b.n	8007538 <MQTT_SSL_Ciphersuite+0x50>
		}
		else Log_Info((uint8_t*)"RES_ERR\n", 8);
 800752e:	2108      	movs	r1, #8
 8007530:	4807      	ldr	r0, [pc, #28]	; (8007550 <MQTT_SSL_Ciphersuite+0x68>)
 8007532:	f7ff f817 	bl	8006564 <Log_Info>
		return RESPONSE_ERR;
 8007536:	2300      	movs	r3, #0
}
 8007538:	4618      	mov	r0, r3
 800753a:	3708      	adds	r7, #8
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}
 8007540:	0800eeec 	.word	0x0800eeec
 8007544:	20000558 	.word	0x20000558
 8007548:	20000d4c 	.word	0x20000d4c
 800754c:	0800ec3c 	.word	0x0800ec3c
 8007550:	0800ec44 	.word	0x0800ec44

08007554 <MQTT_SSL_Ignore>:
  * @param  ignoreltime: 0 (care about validity check for certificate) or 1 (ignore)
  * @retval OK or ERR
  */
response_t MQTT_SSL_Ignore(uint8_t sslIndex,
													 uint8_t ignoreltime)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b082      	sub	sp, #8
 8007558:	af00      	add	r7, sp, #0
 800755a:	4603      	mov	r3, r0
 800755c:	460a      	mov	r2, r1
 800755e:	71fb      	strb	r3, [r7, #7]
 8007560:	4613      	mov	r3, r2
 8007562:	71bb      	strb	r3, [r7, #6]
		HAL_Delay(1000);
 8007564:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007568:	f7fa ff3e 	bl	80023e8 <HAL_Delay>
		sprintf((char*) g_buff_temp, "0AT+QSSLCFG=ignorelocaltime,%d,%d\r", sslIndex, ignoreltime);
 800756c:	79fa      	ldrb	r2, [r7, #7]
 800756e:	79bb      	ldrb	r3, [r7, #6]
 8007570:	490f      	ldr	r1, [pc, #60]	; (80075b0 <MQTT_SSL_Ignore+0x5c>)
 8007572:	4810      	ldr	r0, [pc, #64]	; (80075b4 <MQTT_SSL_Ignore+0x60>)
 8007574:	f003 fbba 	bl	800acec <siprintf>
		Trans_Data(&UartEmulHandle, (uint8_t*)g_buff_temp, 32);
 8007578:	2220      	movs	r2, #32
 800757a:	490e      	ldr	r1, [pc, #56]	; (80075b4 <MQTT_SSL_Ignore+0x60>)
 800757c:	480e      	ldr	r0, [pc, #56]	; (80075b8 <MQTT_SSL_Ignore+0x64>)
 800757e:	f000 f86d 	bl	800765c <Trans_Data>
		if(Recv_Response(&UartEmulHandle, 350) == RESPONSE_OK) 
 8007582:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8007586:	480c      	ldr	r0, [pc, #48]	; (80075b8 <MQTT_SSL_Ignore+0x64>)
 8007588:	f000 f91c 	bl	80077c4 <Recv_Response>
 800758c:	4603      	mov	r3, r0
 800758e:	2b01      	cmp	r3, #1
 8007590:	d105      	bne.n	800759e <MQTT_SSL_Ignore+0x4a>
		{
				Log_Info((uint8_t*)"RES_OK\n", 7);
 8007592:	2107      	movs	r1, #7
 8007594:	4809      	ldr	r0, [pc, #36]	; (80075bc <MQTT_SSL_Ignore+0x68>)
 8007596:	f7fe ffe5 	bl	8006564 <Log_Info>
				return RESPONSE_OK;
 800759a:	2301      	movs	r3, #1
 800759c:	e004      	b.n	80075a8 <MQTT_SSL_Ignore+0x54>
		}
		else Log_Info((uint8_t*)"RES_ERR\n", 8);
 800759e:	2108      	movs	r1, #8
 80075a0:	4807      	ldr	r0, [pc, #28]	; (80075c0 <MQTT_SSL_Ignore+0x6c>)
 80075a2:	f7fe ffdf 	bl	8006564 <Log_Info>
		return RESPONSE_ERR;
 80075a6:	2300      	movs	r3, #0
}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3708      	adds	r7, #8
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}
 80075b0:	0800ef0c 	.word	0x0800ef0c
 80075b4:	20000558 	.word	0x20000558
 80075b8:	20000d4c 	.word	0x20000d4c
 80075bc:	0800ec3c 	.word	0x0800ec3c
 80075c0:	0800ec44 	.word	0x0800ec44

080075c4 <UartEmul_Init>:
  * @brief  Initializes the UART Emulation 
  * @param  huart: UART Emulation Handle
  * @retval None
  */
void UartEmul_Init(UART_Emul_HandleTypeDef *huart)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
		huart->Init.Mode        = UART_EMUL_MODE_TX_RX;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2203      	movs	r2, #3
 80075d0:	711a      	strb	r2, [r3, #4]
		huart->Init.BaudRate    = 4800; //9600; //115200;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 80075d8:	609a      	str	r2, [r3, #8]
		huart->Init.StopBits    = UART_EMUL_STOPBITS_1;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2201      	movs	r2, #1
 80075de:	735a      	strb	r2, [r3, #13]
		huart->Init.Parity      = UART_EMUL_PARITY_NONE;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	739a      	strb	r2, [r3, #14]
		huart->Init.WordLength  = UART_EMUL_WORDLENGTH_8B;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2208      	movs	r2, #8
 80075ea:	731a      	strb	r2, [r3, #12]
		
		if (HAL_UART_Emul_Init(huart) != HAL_OK)
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f000 f98d 	bl	800790c <HAL_UART_Emul_Init>
 80075f2:	4603      	mov	r3, r0
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d003      	beq.n	8007600 <UartEmul_Init+0x3c>
		{
				HAL_Delay(500);
 80075f8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80075fc:	f7fa fef4 	bl	80023e8 <HAL_Delay>
		}
}
 8007600:	bf00      	nop
 8007602:	3708      	adds	r7, #8
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <HAL_UART_Emul_RxCpltCallback>:
  * @brief  Receive data complete callback
  * @param  huart: UART Emulation Handle
  * @retval None
  */
void HAL_UART_Emul_RxCpltCallback(UART_Emul_HandleTypeDef *huart)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
		g_recv_buff[g_count++] = g_recv_byte;
 8007610:	4b08      	ldr	r3, [pc, #32]	; (8007634 <HAL_UART_Emul_RxCpltCallback+0x2c>)
 8007612:	781b      	ldrb	r3, [r3, #0]
 8007614:	1c5a      	adds	r2, r3, #1
 8007616:	b2d1      	uxtb	r1, r2
 8007618:	4a06      	ldr	r2, [pc, #24]	; (8007634 <HAL_UART_Emul_RxCpltCallback+0x2c>)
 800761a:	7011      	strb	r1, [r2, #0]
 800761c:	461a      	mov	r2, r3
 800761e:	4b06      	ldr	r3, [pc, #24]	; (8007638 <HAL_UART_Emul_RxCpltCallback+0x30>)
 8007620:	7819      	ldrb	r1, [r3, #0]
 8007622:	4b06      	ldr	r3, [pc, #24]	; (800763c <HAL_UART_Emul_RxCpltCallback+0x34>)
 8007624:	5499      	strb	r1, [r3, r2]
}
 8007626:	bf00      	nop
 8007628:	370c      	adds	r7, #12
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr
 8007632:	bf00      	nop
 8007634:	20000454 	.word	0x20000454
 8007638:	20000453 	.word	0x20000453
 800763c:	20000458 	.word	0x20000458

08007640 <HAL_UART_Emul_ErrorCallback>:
  * @brief  UART Emul error callback
  * @param  huart: UART Emulation Handle
  * @retval None
  */
void HAL_UART_Emul_ErrorCallback(UART_Emul_HandleTypeDef *UartEmulHandle)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b082      	sub	sp, #8
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
		Log_Info((uint8_t*)"BUG\n", 4);
 8007648:	2104      	movs	r1, #4
 800764a:	4803      	ldr	r0, [pc, #12]	; (8007658 <HAL_UART_Emul_ErrorCallback+0x18>)
 800764c:	f7fe ff8a 	bl	8006564 <Log_Info>
}
 8007650:	bf00      	nop
 8007652:	3708      	adds	r7, #8
 8007654:	46bd      	mov	sp, r7
 8007656:	bd80      	pop	{r7, pc}
 8007658:	0800f024 	.word	0x0800f024

0800765c <Trans_Data>:
	* @param  pData: pointer to data string
	* @param  Size: size of data
  * @retval None
  */
void Trans_Data(UART_Emul_HandleTypeDef * huart, uint8_t *pData, uint16_t Size)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	4613      	mov	r3, r2
 8007668:	80fb      	strh	r3, [r7, #6]
		UartEmul_Init(huart);
 800766a:	68f8      	ldr	r0, [r7, #12]
 800766c:	f7ff ffaa 	bl	80075c4 <UartEmul_Init>
		HAL_Delay(10);
 8007670:	200a      	movs	r0, #10
 8007672:	f7fa feb9 	bl	80023e8 <HAL_Delay>
		UartEmul_Init(huart);
 8007676:	68f8      	ldr	r0, [r7, #12]
 8007678:	f7ff ffa4 	bl	80075c4 <UartEmul_Init>
		HAL_Delay(10);
 800767c:	200a      	movs	r0, #10
 800767e:	f7fa feb3 	bl	80023e8 <HAL_Delay>
		if (HAL_UART_Emul_Transmit_DMA(huart, pData, Size) != HAL_OK)
 8007682:	88fb      	ldrh	r3, [r7, #6]
 8007684:	461a      	mov	r2, r3
 8007686:	68b9      	ldr	r1, [r7, #8]
 8007688:	68f8      	ldr	r0, [r7, #12]
 800768a:	f000 f96b 	bl	8007964 <HAL_UART_Emul_Transmit_DMA>
 800768e:	4603      	mov	r3, r0
 8007690:	2b00      	cmp	r3, #0
 8007692:	d003      	beq.n	800769c <Trans_Data+0x40>
		{
				Log_Info((uint8_t*)"Error_Handler\n", 14);
 8007694:	210e      	movs	r1, #14
 8007696:	4808      	ldr	r0, [pc, #32]	; (80076b8 <Trans_Data+0x5c>)
 8007698:	f7fe ff64 	bl	8006564 <Log_Info>
		}
		while (__HAL_UART_EMUL_GET_FLAG(huart, UART_EMUL_FLAG_TC) != SET){};
 800769c:	bf00      	nop
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	781b      	ldrb	r3, [r3, #0]
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	f003 0302 	and.w	r3, r3, #2
 80076a8:	2b02      	cmp	r3, #2
 80076aa:	d1f8      	bne.n	800769e <Trans_Data+0x42>
}
 80076ac:	bf00      	nop
 80076ae:	bf00      	nop
 80076b0:	3710      	adds	r7, #16
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	bf00      	nop
 80076b8:	0800f02c 	.word	0x0800f02c

080076bc <Recv_Data>:
	* @param  timeNow: tick value of moment call this function
	* @param  timeOut: time to wait response
  * @retval none
  */
void Recv_Data(UART_Emul_HandleTypeDef * huart, uint32_t timeNow, uint32_t timeOut)
{		
 80076bc:	b580      	push	{r7, lr}
 80076be:	b084      	sub	sp, #16
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	607a      	str	r2, [r7, #4]
//		UartEmul_Init(huart);
		if (HAL_UART_Emul_Receive_DMA(huart, &g_recv_byte, 1) != HAL_OK)
 80076c8:	2201      	movs	r2, #1
 80076ca:	4915      	ldr	r1, [pc, #84]	; (8007720 <Recv_Data+0x64>)
 80076cc:	68f8      	ldr	r0, [r7, #12]
 80076ce:	f000 f9c3 	bl	8007a58 <HAL_UART_Emul_Receive_DMA>
		{
//				HAL_Delay(500);
//				Log_Info((uint8_t*)"Error_Handler\n", 14);
		}
		while (__HAL_UART_EMUL_GET_FLAG(huart, UART_EMUL_FLAG_RC) != SET)
 80076d2:	e012      	b.n	80076fa <Recv_Data+0x3e>
		{
				if ((HAL_GetTick() - timeNow) > timeOut)
 80076d4:	f7fa fe7c 	bl	80023d0 <HAL_GetTick>
 80076d8:	4602      	mov	r2, r0
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	1ad3      	subs	r3, r2, r3
 80076de:	687a      	ldr	r2, [r7, #4]
 80076e0:	429a      	cmp	r2, r3
 80076e2:	d20a      	bcs.n	80076fa <Recv_Data+0x3e>
				{
						__HAL_UART_EMUL_SET_FLAG(huart, UART_EMUL_FLAG_RC);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	781b      	ldrb	r3, [r3, #0]
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	f043 0301 	orr.w	r3, r3, #1
 80076ee:	b2da      	uxtb	r2, r3
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	701a      	strb	r2, [r3, #0]
						g_isDone = RX_TRUE;	
 80076f4:	4b0b      	ldr	r3, [pc, #44]	; (8007724 <Recv_Data+0x68>)
 80076f6:	2201      	movs	r2, #1
 80076f8:	701a      	strb	r2, [r3, #0]
		while (__HAL_UART_EMUL_GET_FLAG(huart, UART_EMUL_FLAG_RC) != SET)
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	781b      	ldrb	r3, [r3, #0]
 80076fe:	b2db      	uxtb	r3, r3
 8007700:	f003 0301 	and.w	r3, r3, #1
 8007704:	2b01      	cmp	r3, #1
 8007706:	d1e5      	bne.n	80076d4 <Recv_Data+0x18>
				}
		}
		__HAL_UART_EMUL_CLEAR_FLAG(huart, UART_EMUL_FLAG_RC);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	781b      	ldrb	r3, [r3, #0]
 800770c:	b2db      	uxtb	r3, r3
 800770e:	f023 0301 	bic.w	r3, r3, #1
 8007712:	b2da      	uxtb	r2, r3
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	701a      	strb	r2, [r3, #0]
}
 8007718:	bf00      	nop
 800771a:	3710      	adds	r7, #16
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}
 8007720:	20000453 	.word	0x20000453
 8007724:	20000456 	.word	0x20000456

08007728 <Compare_Str>:
  * @param  str1, str2: pointer to 2 addresses of strings
	* @param  len: length of datas to compare
  * @retval true(1) or false(0)
  */
uint8_t Compare_Str(uint8_t* str1, uint8_t* str2, uint8_t len)
{
 8007728:	b480      	push	{r7}
 800772a:	b085      	sub	sp, #20
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	4613      	mov	r3, r2
 8007734:	71fb      	strb	r3, [r7, #7]
		while(len)
 8007736:	e00e      	b.n	8007756 <Compare_Str+0x2e>
		{
				if(*str1++ != *str2++)
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	1c5a      	adds	r2, r3, #1
 800773c:	60fa      	str	r2, [r7, #12]
 800773e:	781a      	ldrb	r2, [r3, #0]
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	1c59      	adds	r1, r3, #1
 8007744:	60b9      	str	r1, [r7, #8]
 8007746:	781b      	ldrb	r3, [r3, #0]
 8007748:	429a      	cmp	r2, r3
 800774a:	d001      	beq.n	8007750 <Compare_Str+0x28>
				{
						return 0;
 800774c:	2300      	movs	r3, #0
 800774e:	e006      	b.n	800775e <Compare_Str+0x36>
				}
				len--;
 8007750:	79fb      	ldrb	r3, [r7, #7]
 8007752:	3b01      	subs	r3, #1
 8007754:	71fb      	strb	r3, [r7, #7]
		while(len)
 8007756:	79fb      	ldrb	r3, [r7, #7]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d1ed      	bne.n	8007738 <Compare_Str+0x10>
		}
		return 1;
 800775c:	2301      	movs	r3, #1
}
 800775e:	4618      	mov	r0, r3
 8007760:	3714      	adds	r7, #20
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr
	...

0800776c <Confirm_OK>:
  * @brief  Compare string with "\r\nOK\r\n" 
  * @param  inputStr: pointer to addres of string input
  * @retval true(1) or false(0)
  */
uint8_t Confirm_OK(uint8_t* inputStr)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b082      	sub	sp, #8
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
		if(Compare_Str(inputStr, (uint8_t*)"\r\nOK\r\n", 6)) return 1;
 8007774:	2206      	movs	r2, #6
 8007776:	4907      	ldr	r1, [pc, #28]	; (8007794 <Confirm_OK+0x28>)
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f7ff ffd5 	bl	8007728 <Compare_Str>
 800777e:	4603      	mov	r3, r0
 8007780:	2b00      	cmp	r3, #0
 8007782:	d001      	beq.n	8007788 <Confirm_OK+0x1c>
 8007784:	2301      	movs	r3, #1
 8007786:	e000      	b.n	800778a <Confirm_OK+0x1e>
		return 0;
 8007788:	2300      	movs	r3, #0
}
 800778a:	4618      	mov	r0, r3
 800778c:	3708      	adds	r7, #8
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	0800f03c 	.word	0x0800f03c

08007798 <Check_MQTT>:
  * @brief  Check response from UART, if MQTT Status is close
	* @param  inputStr: pointer to input string
  * @retval true(1) or false(0)
  */
uint8_t Check_MQTT(uint8_t* inputStr)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b082      	sub	sp, #8
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
		if(Compare_Str(inputStr, (uint8_t*)"\r\n+QMTSTAT: 0,1\r\n", 17)) return 1;
 80077a0:	2211      	movs	r2, #17
 80077a2:	4907      	ldr	r1, [pc, #28]	; (80077c0 <Check_MQTT+0x28>)
 80077a4:	6878      	ldr	r0, [r7, #4]
 80077a6:	f7ff ffbf 	bl	8007728 <Compare_Str>
 80077aa:	4603      	mov	r3, r0
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d001      	beq.n	80077b4 <Check_MQTT+0x1c>
 80077b0:	2301      	movs	r3, #1
 80077b2:	e000      	b.n	80077b6 <Check_MQTT+0x1e>
		return 0;
 80077b4:	2300      	movs	r3, #0
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3708      	adds	r7, #8
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
 80077be:	bf00      	nop
 80077c0:	0800f044 	.word	0x0800f044

080077c4 <Recv_Response>:
  * @param  huart: UART Emulation Handle
	* @param  timeOut: time to wait response
  * @retval RESPONSE_OK, RESPONSE_ERR or RESPONSE_NEW_MSG
  */
response_t Recv_Response(UART_Emul_HandleTypeDef *huart, uint32_t timeOut)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]
			response_t retValue = RESPONSE_ERR;
 80077ce:	2300      	movs	r3, #0
 80077d0:	73fb      	strb	r3, [r7, #15]
			while(!g_isDone)
 80077d2:	e00b      	b.n	80077ec <Recv_Response+0x28>
			{		
					g_timeNow = HAL_GetTick();		
 80077d4:	f7fa fdfc 	bl	80023d0 <HAL_GetTick>
 80077d8:	4603      	mov	r3, r0
 80077da:	4a22      	ldr	r2, [pc, #136]	; (8007864 <Recv_Response+0xa0>)
 80077dc:	6013      	str	r3, [r2, #0]
					Recv_Data(huart, g_timeNow, timeOut);
 80077de:	4b21      	ldr	r3, [pc, #132]	; (8007864 <Recv_Response+0xa0>)
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	683a      	ldr	r2, [r7, #0]
 80077e4:	4619      	mov	r1, r3
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f7ff ff68 	bl	80076bc <Recv_Data>
			while(!g_isDone)
 80077ec:	4b1e      	ldr	r3, [pc, #120]	; (8007868 <Recv_Response+0xa4>)
 80077ee:	781b      	ldrb	r3, [r3, #0]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d0ef      	beq.n	80077d4 <Recv_Response+0x10>
			}
			Log_Info(g_recv_buff, g_count);
 80077f4:	4b1d      	ldr	r3, [pc, #116]	; (800786c <Recv_Response+0xa8>)
 80077f6:	781b      	ldrb	r3, [r3, #0]
 80077f8:	4619      	mov	r1, r3
 80077fa:	481d      	ldr	r0, [pc, #116]	; (8007870 <Recv_Response+0xac>)
 80077fc:	f7fe feb2 	bl	8006564 <Log_Info>
			g_isDone = RX_FALSE;
 8007800:	4b19      	ldr	r3, [pc, #100]	; (8007868 <Recv_Response+0xa4>)
 8007802:	2200      	movs	r2, #0
 8007804:	701a      	strb	r2, [r3, #0]
			
			if(Confirm_OK(&g_recv_buff[g_count-6])) //if response stop by "\r\nOK\r\n"
 8007806:	4b19      	ldr	r3, [pc, #100]	; (800786c <Recv_Response+0xa8>)
 8007808:	781b      	ldrb	r3, [r3, #0]
 800780a:	3b06      	subs	r3, #6
 800780c:	4a18      	ldr	r2, [pc, #96]	; (8007870 <Recv_Response+0xac>)
 800780e:	4413      	add	r3, r2
 8007810:	4618      	mov	r0, r3
 8007812:	f7ff ffab 	bl	800776c <Confirm_OK>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	d001      	beq.n	8007820 <Recv_Response+0x5c>
			{
				retValue = RESPONSE_OK;
 800781c:	2301      	movs	r3, #1
 800781e:	73fb      	strb	r3, [r7, #15]
			}
			if(Check_New_Msg(g_recv_buff))	//if response start by "\r\n+CTMI"
 8007820:	4813      	ldr	r0, [pc, #76]	; (8007870 <Recv_Response+0xac>)
 8007822:	f000 f855 	bl	80078d0 <Check_New_Msg>
 8007826:	4603      	mov	r3, r0
 8007828:	2b00      	cmp	r3, #0
 800782a:	d001      	beq.n	8007830 <Recv_Response+0x6c>
			{
				retValue = RESPONSE_NEW_MSG;
 800782c:	2302      	movs	r3, #2
 800782e:	73fb      	strb	r3, [r7, #15]
			}
			if(Check_MQTT(&g_recv_buff[g_count-17]))
 8007830:	4b0e      	ldr	r3, [pc, #56]	; (800786c <Recv_Response+0xa8>)
 8007832:	781b      	ldrb	r3, [r3, #0]
 8007834:	3b11      	subs	r3, #17
 8007836:	4a0e      	ldr	r2, [pc, #56]	; (8007870 <Recv_Response+0xac>)
 8007838:	4413      	add	r3, r2
 800783a:	4618      	mov	r0, r3
 800783c:	f7ff ffac 	bl	8007798 <Check_MQTT>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d001      	beq.n	800784a <Recv_Response+0x86>
			{
					retValue = RESPONSE_MQTT_CLOSE;
 8007846:	2303      	movs	r3, #3
 8007848:	73fb      	strb	r3, [r7, #15]
			}
			g_count_temp = g_count;	//pass value of 'g_count' into 'g_count_temp' to use in user file
 800784a:	4b08      	ldr	r3, [pc, #32]	; (800786c <Recv_Response+0xa8>)
 800784c:	781a      	ldrb	r2, [r3, #0]
 800784e:	4b09      	ldr	r3, [pc, #36]	; (8007874 <Recv_Response+0xb0>)
 8007850:	701a      	strb	r2, [r3, #0]
			g_count = 0;
 8007852:	4b06      	ldr	r3, [pc, #24]	; (800786c <Recv_Response+0xa8>)
 8007854:	2200      	movs	r2, #0
 8007856:	701a      	strb	r2, [r3, #0]
			return retValue;
 8007858:	7bfb      	ldrb	r3, [r7, #15]
}
 800785a:	4618      	mov	r0, r3
 800785c:	3710      	adds	r7, #16
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	2000065c 	.word	0x2000065c
 8007868:	20000456 	.word	0x20000456
 800786c:	20000454 	.word	0x20000454
 8007870:	20000458 	.word	0x20000458
 8007874:	20000455 	.word	0x20000455

08007878 <Get_Paragraph>:
	* @param  idStartSource: id start copy of source str
	* @param  idStopSource: id stop copy of source str
  * @retval none
  */
void Get_Paragraph(uint8_t* strTarget, uint8_t* strSource, uint8_t idStartSource, uint8_t idStopSource)
{	
 8007878:	b480      	push	{r7}
 800787a:	b087      	sub	sp, #28
 800787c:	af00      	add	r7, sp, #0
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	60b9      	str	r1, [r7, #8]
 8007882:	4611      	mov	r1, r2
 8007884:	461a      	mov	r2, r3
 8007886:	460b      	mov	r3, r1
 8007888:	71fb      	strb	r3, [r7, #7]
 800788a:	4613      	mov	r3, r2
 800788c:	71bb      	strb	r3, [r7, #6]
		uint8_t number = idStopSource - idStartSource + 1;
 800788e:	79ba      	ldrb	r2, [r7, #6]
 8007890:	79fb      	ldrb	r3, [r7, #7]
 8007892:	1ad3      	subs	r3, r2, r3
 8007894:	b2db      	uxtb	r3, r3
 8007896:	3301      	adds	r3, #1
 8007898:	75bb      	strb	r3, [r7, #22]
		for(uint8_t i = 0; i < number; i++)
 800789a:	2300      	movs	r3, #0
 800789c:	75fb      	strb	r3, [r7, #23]
 800789e:	e00c      	b.n	80078ba <Get_Paragraph+0x42>
		{
				*(strTarget + i) = *(strSource + idStartSource + i);
 80078a0:	79fa      	ldrb	r2, [r7, #7]
 80078a2:	7dfb      	ldrb	r3, [r7, #23]
 80078a4:	4413      	add	r3, r2
 80078a6:	68ba      	ldr	r2, [r7, #8]
 80078a8:	441a      	add	r2, r3
 80078aa:	7dfb      	ldrb	r3, [r7, #23]
 80078ac:	68f9      	ldr	r1, [r7, #12]
 80078ae:	440b      	add	r3, r1
 80078b0:	7812      	ldrb	r2, [r2, #0]
 80078b2:	701a      	strb	r2, [r3, #0]
		for(uint8_t i = 0; i < number; i++)
 80078b4:	7dfb      	ldrb	r3, [r7, #23]
 80078b6:	3301      	adds	r3, #1
 80078b8:	75fb      	strb	r3, [r7, #23]
 80078ba:	7dfa      	ldrb	r2, [r7, #23]
 80078bc:	7dbb      	ldrb	r3, [r7, #22]
 80078be:	429a      	cmp	r2, r3
 80078c0:	d3ee      	bcc.n	80078a0 <Get_Paragraph+0x28>
		}
}
 80078c2:	bf00      	nop
 80078c4:	bf00      	nop
 80078c6:	371c      	adds	r7, #28
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr

080078d0 <Check_New_Msg>:
  * @brief  Check response from UART, is a new message or not
	* @param  inputStr: pointer to input string
  * @retval true(1) or false(0)
  */
uint8_t Check_New_Msg(uint8_t* inputStr)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
    Get_Paragraph(g_buff_temp, inputStr, 0, 6);
 80078d8:	2306      	movs	r3, #6
 80078da:	2200      	movs	r2, #0
 80078dc:	6879      	ldr	r1, [r7, #4]
 80078de:	4809      	ldr	r0, [pc, #36]	; (8007904 <Check_New_Msg+0x34>)
 80078e0:	f7ff ffca 	bl	8007878 <Get_Paragraph>
    if(Compare_Str(g_buff_temp, (uint8_t*)"\r\n+CMTI", 7)) return 1;
 80078e4:	2207      	movs	r2, #7
 80078e6:	4908      	ldr	r1, [pc, #32]	; (8007908 <Check_New_Msg+0x38>)
 80078e8:	4806      	ldr	r0, [pc, #24]	; (8007904 <Check_New_Msg+0x34>)
 80078ea:	f7ff ff1d 	bl	8007728 <Compare_Str>
 80078ee:	4603      	mov	r3, r0
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d001      	beq.n	80078f8 <Check_New_Msg+0x28>
 80078f4:	2301      	movs	r3, #1
 80078f6:	e000      	b.n	80078fa <Check_New_Msg+0x2a>
        else return 0;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3708      	adds	r7, #8
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}
 8007902:	bf00      	nop
 8007904:	20000558 	.word	0x20000558
 8007908:	0800f058 	.word	0x0800f058

0800790c <HAL_UART_Emul_Init>:
  *         the UART_Emul_InitTypeDef and create the associated handle.
  * @param  huart: UART Emulation handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Emul_Init(UART_Emul_HandleTypeDef *huart)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b082      	sub	sp, #8
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d101      	bne.n	800791e <HAL_UART_Emul_Init+0x12>
  {
    return HAL_ERROR;
 800791a:	2301      	movs	r3, #1
 800791c:	e01b      	b.n	8007956 <HAL_UART_Emul_Init+0x4a>
  }

  if (huart->State == HAL_UART_EMUL_STATE_RESET)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007924:	b2db      	uxtb	r3, r3
 8007926:	2b00      	cmp	r3, #0
 8007928:	d102      	bne.n	8007930 <HAL_UART_Emul_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_Emul_MspInit(huart);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f7fa fb20 	bl	8001f70 <HAL_UART_Emul_MspInit>
  }

  /* Get Structure for uart emul Handle */
  huart_emul = huart;
 8007930:	4a0b      	ldr	r2, [pc, #44]	; (8007960 <HAL_UART_Emul_Init+0x54>)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6013      	str	r3, [r2, #0]

  /* Set the TIM state */
  huart->State = HAL_UART_EMUL_STATE_BUSY;
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2202      	movs	r2, #2
 800793a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Set the UART Emulation Communication parameters */
  UART_Emul_SetConfig(huart);
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f001 face 	bl	8008ee0 <UART_Emul_SetConfig>

  /* Initialize the UART Emulation state */
  huart->ErrorCode = HAL_UART_EMUL_ERROR_NONE;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  huart->State = HAL_UART_EMUL_STATE_READY;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2201      	movs	r2, #1
 8007950:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007954:	2300      	movs	r3, #0
}
 8007956:	4618      	mov	r0, r3
 8007958:	3708      	adds	r7, #8
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}
 800795e:	bf00      	nop
 8007960:	20000764 	.word	0x20000764

08007964 <HAL_UART_Emul_Transmit_DMA>:
 * @param  pData: Pointer to data buffer
 * @param  Size: Amount of data to be sent
 * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_Emul_Transmit_DMA(UART_Emul_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b086      	sub	sp, #24
 8007968:	af00      	add	r7, sp, #0
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	60b9      	str	r1, [r7, #8]
 800796e:	4613      	mov	r3, r2
 8007970:	80fb      	strh	r3, [r7, #6]
  uint32_t tmp = 0;
 8007972:	2300      	movs	r3, #0
 8007974:	617b      	str	r3, [r7, #20]

  tmp = huart->State;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800797c:	b2db      	uxtb	r3, r3
 800797e:	617b      	str	r3, [r7, #20]
  if ((tmp == HAL_UART_EMUL_STATE_READY) || (tmp == HAL_UART_EMUL_STATE_BUSY_RX))
 8007980:	697b      	ldr	r3, [r7, #20]
 8007982:	2b01      	cmp	r3, #1
 8007984:	d002      	beq.n	800798c <HAL_UART_Emul_Transmit_DMA+0x28>
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	2b08      	cmp	r3, #8
 800798a:	d154      	bne.n	8007a36 <HAL_UART_Emul_Transmit_DMA+0xd2>
  {
    if ((pData == NULL ) || (Size == 0))
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d002      	beq.n	8007998 <HAL_UART_Emul_Transmit_DMA+0x34>
 8007992:	88fb      	ldrh	r3, [r7, #6]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d101      	bne.n	800799c <HAL_UART_Emul_Transmit_DMA+0x38>
    {
      return HAL_ERROR;
 8007998:	2301      	movs	r3, #1
 800799a:	e04d      	b.n	8007a38 <HAL_UART_Emul_Transmit_DMA+0xd4>
    }

    huart->TxXferSize = Size;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	88fa      	ldrh	r2, [r7, #6]
 80079a0:	831a      	strh	r2, [r3, #24]
    huart->pTxBuffPtr = pData;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	68ba      	ldr	r2, [r7, #8]
 80079a6:	615a      	str	r2, [r3, #20]
    huart->TxXferCount = 1;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2201      	movs	r2, #1
 80079ac:	835a      	strh	r2, [r3, #26]
    huart->ErrorCode = HAL_UART_EMUL_ERROR_NONE;
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Check if a receive process is ongoing or not */
    if (huart->State == HAL_UART_EMUL_STATE_BUSY_RX)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80079bc:	b2db      	uxtb	r3, r3
 80079be:	2b08      	cmp	r3, #8
 80079c0:	d104      	bne.n	80079cc <HAL_UART_Emul_Transmit_DMA+0x68>
    {
      huart->State = HAL_UART_EMUL_STATE_BUSY_TX_RX;
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2210      	movs	r2, #16
 80079c6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80079ca:	e003      	b.n	80079d4 <HAL_UART_Emul_Transmit_DMA+0x70>
    }
    else
    {
      huart->State = HAL_UART_EMUL_STATE_BUSY_TX;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2204      	movs	r2, #4
 80079d0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    }

    /* Set the UART Emulation DMA transfer complete callback */
    TimHandle.hdma[TIM_DMA_ID_CC1]->XferCpltCallback = UART_Emul_DMATransmitCplt;
 80079d4:	4b1a      	ldr	r3, [pc, #104]	; (8007a40 <HAL_UART_Emul_Transmit_DMA+0xdc>)
 80079d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079d8:	4a1a      	ldr	r2, [pc, #104]	; (8007a44 <HAL_UART_Emul_Transmit_DMA+0xe0>)
 80079da:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    TimHandle.hdma[TIM_DMA_ID_CC1]->XferErrorCallback = UART_Emul_DMAError;
 80079dc:	4b18      	ldr	r3, [pc, #96]	; (8007a40 <HAL_UART_Emul_Transmit_DMA+0xdc>)
 80079de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e0:	4a19      	ldr	r2, [pc, #100]	; (8007a48 <HAL_UART_Emul_Transmit_DMA+0xe4>)
 80079e2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Format first Frame to be sent */
    if (huart->TxXferCount == FIRST_BYTE)
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	8b5b      	ldrh	r3, [r3, #26]
 80079e8:	2b01      	cmp	r3, #1
 80079ea:	d10e      	bne.n	8007a0a <HAL_UART_Emul_Transmit_DMA+0xa6>
    {
      /* Format Frame to be sent */
      UART_Emul_TransmitFormatFrame(huart, *(pData), (uint32_t*)pFirstBuffer_Tx);
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	781b      	ldrb	r3, [r3, #0]
 80079f0:	4a16      	ldr	r2, [pc, #88]	; (8007a4c <HAL_UART_Emul_Transmit_DMA+0xe8>)
 80079f2:	4619      	mov	r1, r3
 80079f4:	68f8      	ldr	r0, [r7, #12]
 80079f6:	f001 fc43 	bl	8009280 <UART_Emul_TransmitFormatFrame>

      /* Enable the Capture compare channel */
      TIM_CCxChannelCmd(TIM1, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80079fa:	2201      	movs	r2, #1
 80079fc:	2100      	movs	r1, #0
 80079fe:	4814      	ldr	r0, [pc, #80]	; (8007a50 <HAL_UART_Emul_Transmit_DMA+0xec>)
 8007a00:	f7fd fdc4 	bl	800558c <TIM_CCxChannelCmd>

      /* Send Frames */
      UART_Emul_TransmitFrame(huart);
 8007a04:	68f8      	ldr	r0, [r7, #12]
 8007a06:	f001 fcf3 	bl	80093f0 <UART_Emul_TransmitFrame>
    }

    if ((huart->TxXferCount == FIRST_BYTE) && (huart->TxXferCount < Size))
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	8b5b      	ldrh	r3, [r3, #26]
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d10f      	bne.n	8007a32 <HAL_UART_Emul_Transmit_DMA+0xce>
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	8b5b      	ldrh	r3, [r3, #26]
 8007a16:	88fa      	ldrh	r2, [r7, #6]
 8007a18:	429a      	cmp	r2, r3
 8007a1a:	d90a      	bls.n	8007a32 <HAL_UART_Emul_Transmit_DMA+0xce>
    { 
      /* Format Second Frame to be sent */
      UART_Emul_TransmitFormatFrame(huart, *(pData + huart->TxXferCount), (uint32_t*)pSecondBuffer_Tx);
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	8b5b      	ldrh	r3, [r3, #26]
 8007a20:	461a      	mov	r2, r3
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	4413      	add	r3, r2
 8007a26:	781b      	ldrb	r3, [r3, #0]
 8007a28:	4a0a      	ldr	r2, [pc, #40]	; (8007a54 <HAL_UART_Emul_Transmit_DMA+0xf0>)
 8007a2a:	4619      	mov	r1, r3
 8007a2c:	68f8      	ldr	r0, [r7, #12]
 8007a2e:	f001 fc27 	bl	8009280 <UART_Emul_TransmitFormatFrame>
    }

    return HAL_OK;
 8007a32:	2300      	movs	r3, #0
 8007a34:	e000      	b.n	8007a38 <HAL_UART_Emul_Transmit_DMA+0xd4>
  }
  else
  {
    return HAL_BUSY;
 8007a36:	2302      	movs	r3, #2
  }
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3718      	adds	r7, #24
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}
 8007a40:	20000724 	.word	0x20000724
 8007a44:	080094c5 	.word	0x080094c5
 8007a48:	080095d5 	.word	0x080095d5
 8007a4c:	200007c8 	.word	0x200007c8
 8007a50:	40010000 	.word	0x40010000
 8007a54:	200007f8 	.word	0x200007f8

08007a58 <HAL_UART_Emul_Receive_DMA>:
 * @param  Size: Amount of data to be received
 * @retval HAL status
*/

HAL_StatusTypeDef HAL_UART_Emul_Receive_DMA(UART_Emul_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b086      	sub	sp, #24
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	60f8      	str	r0, [r7, #12]
 8007a60:	60b9      	str	r1, [r7, #8]
 8007a62:	4613      	mov	r3, r2
 8007a64:	80fb      	strh	r3, [r7, #6]
  uint32_t tmp = 0;
 8007a66:	2300      	movs	r3, #0
 8007a68:	617b      	str	r3, [r7, #20]

  tmp = huart->State;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007a70:	b2db      	uxtb	r3, r3
 8007a72:	617b      	str	r3, [r7, #20]
//	sprintf((char*)log_buff, "State = %x\n", huart->State);
//	Log_Info((uint8_t*)log_buff, 11);
//	sprintf((char*)log_buff, "SR = %x\n", huart->Instance.SR);
//	Log_Info((uint8_t*)log_buff, 7);
  if ((tmp == HAL_UART_EMUL_STATE_READY) || (tmp == HAL_UART_EMUL_STATE_BUSY_TX))
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	d002      	beq.n	8007a80 <HAL_UART_Emul_Receive_DMA+0x28>
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	2b04      	cmp	r3, #4
 8007a7e:	d132      	bne.n	8007ae6 <HAL_UART_Emul_Receive_DMA+0x8e>
  {
    if ((pData == NULL ) || (Size == 0))
 8007a80:	68bb      	ldr	r3, [r7, #8]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d002      	beq.n	8007a8c <HAL_UART_Emul_Receive_DMA+0x34>
 8007a86:	88fb      	ldrh	r3, [r7, #6]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d101      	bne.n	8007a90 <HAL_UART_Emul_Receive_DMA+0x38>
    {
      return HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	e02b      	b.n	8007ae8 <HAL_UART_Emul_Receive_DMA+0x90>
    }

    huart->pRxBuffPtr = pData;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	68ba      	ldr	r2, [r7, #8]
 8007a94:	61da      	str	r2, [r3, #28]
    huart->RxXferSize = Size;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	88fa      	ldrh	r2, [r7, #6]
 8007a9a:	841a      	strh	r2, [r3, #32]
    huart->RxXferCount = 1;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	845a      	strh	r2, [r3, #34]	; 0x22

    huart->ErrorCode = HAL_UART_EMUL_ERROR_NONE;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Check if a transmit process is ongoing or not */
    if (huart->State == HAL_UART_EMUL_STATE_BUSY_TX)
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007ab0:	b2db      	uxtb	r3, r3
 8007ab2:	2b04      	cmp	r3, #4
 8007ab4:	d104      	bne.n	8007ac0 <HAL_UART_Emul_Receive_DMA+0x68>
    {
      huart->State = HAL_UART_EMUL_STATE_BUSY_TX_RX;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2210      	movs	r2, #16
 8007aba:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8007abe:	e003      	b.n	8007ac8 <HAL_UART_Emul_Receive_DMA+0x70>
    }
    else
    {
      huart->State = HAL_UART_EMUL_STATE_BUSY_RX;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2208      	movs	r2, #8
 8007ac4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    }
//		sprintf((char*)log_buff, "State = %x\n", huart->State);
//		Log_Info((uint8_t*)log_buff, 11);
    /* Set the UART Emulation DMA transfer complete callback */
    TimHandle.hdma[TIM_DMA_ID_CC2]->XferCpltCallback = UART_Emul_DMAReceiveCplt;
 8007ac8:	4b09      	ldr	r3, [pc, #36]	; (8007af0 <HAL_UART_Emul_Receive_DMA+0x98>)
 8007aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007acc:	4a09      	ldr	r2, [pc, #36]	; (8007af4 <HAL_UART_Emul_Receive_DMA+0x9c>)
 8007ace:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    TimHandle.hdma[TIM_DMA_ID_CC2]->XferErrorCallback = UART_Emul_DMAError;
 8007ad0:	4b07      	ldr	r3, [pc, #28]	; (8007af0 <HAL_UART_Emul_Receive_DMA+0x98>)
 8007ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ad4:	4a08      	ldr	r2, [pc, #32]	; (8007af8 <HAL_UART_Emul_Receive_DMA+0xa0>)
 8007ad6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(TIM1, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007ad8:	2201      	movs	r2, #1
 8007ada:	2104      	movs	r1, #4
 8007adc:	4807      	ldr	r0, [pc, #28]	; (8007afc <HAL_UART_Emul_Receive_DMA+0xa4>)
 8007ade:	f7fd fd55 	bl	800558c <TIM_CCxChannelCmd>
//		sprintf((char*)log_buff, "SR = %x\n", huart->Instance.SR);
//		Log_Info((uint8_t*)log_buff, 7);
    return HAL_OK;
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	e000      	b.n	8007ae8 <HAL_UART_Emul_Receive_DMA+0x90>
  }
  else
  {
    return HAL_BUSY;
 8007ae6:	2302      	movs	r3, #2
  }
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3718      	adds	r7, #24
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd80      	pop	{r7, pc}
 8007af0:	20000724 	.word	0x20000724
 8007af4:	08008cf9 	.word	0x08008cf9
 8007af8:	080095d5 	.word	0x080095d5
 8007afc:	40010000 	.word	0x40010000

08007b00 <DMA2_Stream2_IRQHandler>:
* @brief  This function handles DMA interrupt request for TC.
* @param  None
* @retval None
*/
void UART_EMUL_RX_DMA_IRQHandler(void)
{ 
 8007b00:	b580      	push	{r7, lr}
 8007b02:	af00      	add	r7, sp, #0
  /* Increment Counter of Frame */
  huart_emul->RxXferCount ++;
 8007b04:	4b81      	ldr	r3, [pc, #516]	; (8007d0c <DMA2_Stream2_IRQHandler+0x20c>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8007b0a:	3201      	adds	r2, #1
 8007b0c:	b292      	uxth	r2, r2
 8007b0e:	845a      	strh	r2, [r3, #34]	; 0x22

  /* Enable External interrupt for next Frame */
  EXTI->IMR |= huart_emul->Init.RxPinNumber;
 8007b10:	4b7f      	ldr	r3, [pc, #508]	; (8007d10 <DMA2_Stream2_IRQHandler+0x210>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a7d      	ldr	r2, [pc, #500]	; (8007d0c <DMA2_Stream2_IRQHandler+0x20c>)
 8007b16:	6812      	ldr	r2, [r2, #0]
 8007b18:	8a12      	ldrh	r2, [r2, #16]
 8007b1a:	4611      	mov	r1, r2
 8007b1c:	4a7c      	ldr	r2, [pc, #496]	; (8007d10 <DMA2_Stream2_IRQHandler+0x210>)
 8007b1e:	430b      	orrs	r3, r1
 8007b20:	6013      	str	r3, [r2, #0]

  if (__HAL_DMA_GET_FLAG(TimHandle.hdma[TIM_DMA_ID_CC2], __HAL_DMA_GET_TE_FLAG_INDEX(TimHandle.hdma[TIM_DMA_ID_CC2])) != RESET)
 8007b22:	4b7c      	ldr	r3, [pc, #496]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	461a      	mov	r2, r3
 8007b2a:	4b7b      	ldr	r3, [pc, #492]	; (8007d18 <DMA2_Stream2_IRQHandler+0x218>)
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	d972      	bls.n	8007c16 <DMA2_Stream2_IRQHandler+0x116>
 8007b30:	4b7a      	ldr	r3, [pc, #488]	; (8007d1c <DMA2_Stream2_IRQHandler+0x21c>)
 8007b32:	685a      	ldr	r2, [r3, #4]
 8007b34:	4b77      	ldr	r3, [pc, #476]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4979      	ldr	r1, [pc, #484]	; (8007d20 <DMA2_Stream2_IRQHandler+0x220>)
 8007b3c:	428b      	cmp	r3, r1
 8007b3e:	d062      	beq.n	8007c06 <DMA2_Stream2_IRQHandler+0x106>
 8007b40:	4b74      	ldr	r3, [pc, #464]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	4977      	ldr	r1, [pc, #476]	; (8007d24 <DMA2_Stream2_IRQHandler+0x224>)
 8007b48:	428b      	cmp	r3, r1
 8007b4a:	d05a      	beq.n	8007c02 <DMA2_Stream2_IRQHandler+0x102>
 8007b4c:	4b71      	ldr	r3, [pc, #452]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4975      	ldr	r1, [pc, #468]	; (8007d28 <DMA2_Stream2_IRQHandler+0x228>)
 8007b54:	428b      	cmp	r3, r1
 8007b56:	d052      	beq.n	8007bfe <DMA2_Stream2_IRQHandler+0xfe>
 8007b58:	4b6e      	ldr	r3, [pc, #440]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4973      	ldr	r1, [pc, #460]	; (8007d2c <DMA2_Stream2_IRQHandler+0x22c>)
 8007b60:	428b      	cmp	r3, r1
 8007b62:	d04a      	beq.n	8007bfa <DMA2_Stream2_IRQHandler+0xfa>
 8007b64:	4b6b      	ldr	r3, [pc, #428]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4971      	ldr	r1, [pc, #452]	; (8007d30 <DMA2_Stream2_IRQHandler+0x230>)
 8007b6c:	428b      	cmp	r3, r1
 8007b6e:	d041      	beq.n	8007bf4 <DMA2_Stream2_IRQHandler+0xf4>
 8007b70:	4b68      	ldr	r3, [pc, #416]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007b72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	496f      	ldr	r1, [pc, #444]	; (8007d34 <DMA2_Stream2_IRQHandler+0x234>)
 8007b78:	428b      	cmp	r3, r1
 8007b7a:	d038      	beq.n	8007bee <DMA2_Stream2_IRQHandler+0xee>
 8007b7c:	4b65      	ldr	r3, [pc, #404]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007b7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	496d      	ldr	r1, [pc, #436]	; (8007d38 <DMA2_Stream2_IRQHandler+0x238>)
 8007b84:	428b      	cmp	r3, r1
 8007b86:	d02f      	beq.n	8007be8 <DMA2_Stream2_IRQHandler+0xe8>
 8007b88:	4b62      	ldr	r3, [pc, #392]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	496b      	ldr	r1, [pc, #428]	; (8007d3c <DMA2_Stream2_IRQHandler+0x23c>)
 8007b90:	428b      	cmp	r3, r1
 8007b92:	d026      	beq.n	8007be2 <DMA2_Stream2_IRQHandler+0xe2>
 8007b94:	4b5f      	ldr	r3, [pc, #380]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4969      	ldr	r1, [pc, #420]	; (8007d40 <DMA2_Stream2_IRQHandler+0x240>)
 8007b9c:	428b      	cmp	r3, r1
 8007b9e:	d01d      	beq.n	8007bdc <DMA2_Stream2_IRQHandler+0xdc>
 8007ba0:	4b5c      	ldr	r3, [pc, #368]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4967      	ldr	r1, [pc, #412]	; (8007d44 <DMA2_Stream2_IRQHandler+0x244>)
 8007ba8:	428b      	cmp	r3, r1
 8007baa:	d014      	beq.n	8007bd6 <DMA2_Stream2_IRQHandler+0xd6>
 8007bac:	4b59      	ldr	r3, [pc, #356]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4965      	ldr	r1, [pc, #404]	; (8007d48 <DMA2_Stream2_IRQHandler+0x248>)
 8007bb4:	428b      	cmp	r3, r1
 8007bb6:	d00b      	beq.n	8007bd0 <DMA2_Stream2_IRQHandler+0xd0>
 8007bb8:	4b56      	ldr	r3, [pc, #344]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4963      	ldr	r1, [pc, #396]	; (8007d4c <DMA2_Stream2_IRQHandler+0x24c>)
 8007bc0:	428b      	cmp	r3, r1
 8007bc2:	d102      	bne.n	8007bca <DMA2_Stream2_IRQHandler+0xca>
 8007bc4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007bc8:	e01e      	b.n	8007c08 <DMA2_Stream2_IRQHandler+0x108>
 8007bca:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007bce:	e01b      	b.n	8007c08 <DMA2_Stream2_IRQHandler+0x108>
 8007bd0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007bd4:	e018      	b.n	8007c08 <DMA2_Stream2_IRQHandler+0x108>
 8007bd6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007bda:	e015      	b.n	8007c08 <DMA2_Stream2_IRQHandler+0x108>
 8007bdc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007be0:	e012      	b.n	8007c08 <DMA2_Stream2_IRQHandler+0x108>
 8007be2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007be6:	e00f      	b.n	8007c08 <DMA2_Stream2_IRQHandler+0x108>
 8007be8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bec:	e00c      	b.n	8007c08 <DMA2_Stream2_IRQHandler+0x108>
 8007bee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bf2:	e009      	b.n	8007c08 <DMA2_Stream2_IRQHandler+0x108>
 8007bf4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bf8:	e006      	b.n	8007c08 <DMA2_Stream2_IRQHandler+0x108>
 8007bfa:	2308      	movs	r3, #8
 8007bfc:	e004      	b.n	8007c08 <DMA2_Stream2_IRQHandler+0x108>
 8007bfe:	2308      	movs	r3, #8
 8007c00:	e002      	b.n	8007c08 <DMA2_Stream2_IRQHandler+0x108>
 8007c02:	2308      	movs	r3, #8
 8007c04:	e000      	b.n	8007c08 <DMA2_Stream2_IRQHandler+0x108>
 8007c06:	2308      	movs	r3, #8
 8007c08:	4013      	ands	r3, r2
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	bf14      	ite	ne
 8007c0e:	2301      	movne	r3, #1
 8007c10:	2300      	moveq	r3, #0
 8007c12:	b2db      	uxtb	r3, r3
 8007c14:	e1a9      	b.n	8007f6a <DMA2_Stream2_IRQHandler+0x46a>
 8007c16:	4b3f      	ldr	r3, [pc, #252]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	4b4c      	ldr	r3, [pc, #304]	; (8007d50 <DMA2_Stream2_IRQHandler+0x250>)
 8007c20:	429a      	cmp	r2, r3
 8007c22:	f240 8097 	bls.w	8007d54 <DMA2_Stream2_IRQHandler+0x254>
 8007c26:	4b3d      	ldr	r3, [pc, #244]	; (8007d1c <DMA2_Stream2_IRQHandler+0x21c>)
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	4b3a      	ldr	r3, [pc, #232]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	493b      	ldr	r1, [pc, #236]	; (8007d20 <DMA2_Stream2_IRQHandler+0x220>)
 8007c32:	428b      	cmp	r3, r1
 8007c34:	d062      	beq.n	8007cfc <DMA2_Stream2_IRQHandler+0x1fc>
 8007c36:	4b37      	ldr	r3, [pc, #220]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4939      	ldr	r1, [pc, #228]	; (8007d24 <DMA2_Stream2_IRQHandler+0x224>)
 8007c3e:	428b      	cmp	r3, r1
 8007c40:	d05a      	beq.n	8007cf8 <DMA2_Stream2_IRQHandler+0x1f8>
 8007c42:	4b34      	ldr	r3, [pc, #208]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4937      	ldr	r1, [pc, #220]	; (8007d28 <DMA2_Stream2_IRQHandler+0x228>)
 8007c4a:	428b      	cmp	r3, r1
 8007c4c:	d052      	beq.n	8007cf4 <DMA2_Stream2_IRQHandler+0x1f4>
 8007c4e:	4b31      	ldr	r3, [pc, #196]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4935      	ldr	r1, [pc, #212]	; (8007d2c <DMA2_Stream2_IRQHandler+0x22c>)
 8007c56:	428b      	cmp	r3, r1
 8007c58:	d04a      	beq.n	8007cf0 <DMA2_Stream2_IRQHandler+0x1f0>
 8007c5a:	4b2e      	ldr	r3, [pc, #184]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	4933      	ldr	r1, [pc, #204]	; (8007d30 <DMA2_Stream2_IRQHandler+0x230>)
 8007c62:	428b      	cmp	r3, r1
 8007c64:	d041      	beq.n	8007cea <DMA2_Stream2_IRQHandler+0x1ea>
 8007c66:	4b2b      	ldr	r3, [pc, #172]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007c68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4931      	ldr	r1, [pc, #196]	; (8007d34 <DMA2_Stream2_IRQHandler+0x234>)
 8007c6e:	428b      	cmp	r3, r1
 8007c70:	d038      	beq.n	8007ce4 <DMA2_Stream2_IRQHandler+0x1e4>
 8007c72:	4b28      	ldr	r3, [pc, #160]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	492f      	ldr	r1, [pc, #188]	; (8007d38 <DMA2_Stream2_IRQHandler+0x238>)
 8007c7a:	428b      	cmp	r3, r1
 8007c7c:	d02f      	beq.n	8007cde <DMA2_Stream2_IRQHandler+0x1de>
 8007c7e:	4b25      	ldr	r3, [pc, #148]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	492d      	ldr	r1, [pc, #180]	; (8007d3c <DMA2_Stream2_IRQHandler+0x23c>)
 8007c86:	428b      	cmp	r3, r1
 8007c88:	d026      	beq.n	8007cd8 <DMA2_Stream2_IRQHandler+0x1d8>
 8007c8a:	4b22      	ldr	r3, [pc, #136]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	492b      	ldr	r1, [pc, #172]	; (8007d40 <DMA2_Stream2_IRQHandler+0x240>)
 8007c92:	428b      	cmp	r3, r1
 8007c94:	d01d      	beq.n	8007cd2 <DMA2_Stream2_IRQHandler+0x1d2>
 8007c96:	4b1f      	ldr	r3, [pc, #124]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4929      	ldr	r1, [pc, #164]	; (8007d44 <DMA2_Stream2_IRQHandler+0x244>)
 8007c9e:	428b      	cmp	r3, r1
 8007ca0:	d014      	beq.n	8007ccc <DMA2_Stream2_IRQHandler+0x1cc>
 8007ca2:	4b1c      	ldr	r3, [pc, #112]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007ca4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4927      	ldr	r1, [pc, #156]	; (8007d48 <DMA2_Stream2_IRQHandler+0x248>)
 8007caa:	428b      	cmp	r3, r1
 8007cac:	d00b      	beq.n	8007cc6 <DMA2_Stream2_IRQHandler+0x1c6>
 8007cae:	4b19      	ldr	r3, [pc, #100]	; (8007d14 <DMA2_Stream2_IRQHandler+0x214>)
 8007cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4925      	ldr	r1, [pc, #148]	; (8007d4c <DMA2_Stream2_IRQHandler+0x24c>)
 8007cb6:	428b      	cmp	r3, r1
 8007cb8:	d102      	bne.n	8007cc0 <DMA2_Stream2_IRQHandler+0x1c0>
 8007cba:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007cbe:	e01e      	b.n	8007cfe <DMA2_Stream2_IRQHandler+0x1fe>
 8007cc0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007cc4:	e01b      	b.n	8007cfe <DMA2_Stream2_IRQHandler+0x1fe>
 8007cc6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007cca:	e018      	b.n	8007cfe <DMA2_Stream2_IRQHandler+0x1fe>
 8007ccc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007cd0:	e015      	b.n	8007cfe <DMA2_Stream2_IRQHandler+0x1fe>
 8007cd2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007cd6:	e012      	b.n	8007cfe <DMA2_Stream2_IRQHandler+0x1fe>
 8007cd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007cdc:	e00f      	b.n	8007cfe <DMA2_Stream2_IRQHandler+0x1fe>
 8007cde:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ce2:	e00c      	b.n	8007cfe <DMA2_Stream2_IRQHandler+0x1fe>
 8007ce4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ce8:	e009      	b.n	8007cfe <DMA2_Stream2_IRQHandler+0x1fe>
 8007cea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007cee:	e006      	b.n	8007cfe <DMA2_Stream2_IRQHandler+0x1fe>
 8007cf0:	2308      	movs	r3, #8
 8007cf2:	e004      	b.n	8007cfe <DMA2_Stream2_IRQHandler+0x1fe>
 8007cf4:	2308      	movs	r3, #8
 8007cf6:	e002      	b.n	8007cfe <DMA2_Stream2_IRQHandler+0x1fe>
 8007cf8:	2308      	movs	r3, #8
 8007cfa:	e000      	b.n	8007cfe <DMA2_Stream2_IRQHandler+0x1fe>
 8007cfc:	2308      	movs	r3, #8
 8007cfe:	4013      	ands	r3, r2
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	bf14      	ite	ne
 8007d04:	2301      	movne	r3, #1
 8007d06:	2300      	moveq	r3, #0
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	e12e      	b.n	8007f6a <DMA2_Stream2_IRQHandler+0x46a>
 8007d0c:	20000764 	.word	0x20000764
 8007d10:	40013c00 	.word	0x40013c00
 8007d14:	20000724 	.word	0x20000724
 8007d18:	40026458 	.word	0x40026458
 8007d1c:	40026400 	.word	0x40026400
 8007d20:	40026010 	.word	0x40026010
 8007d24:	40026410 	.word	0x40026410
 8007d28:	40026070 	.word	0x40026070
 8007d2c:	40026470 	.word	0x40026470
 8007d30:	40026028 	.word	0x40026028
 8007d34:	40026428 	.word	0x40026428
 8007d38:	40026088 	.word	0x40026088
 8007d3c:	40026488 	.word	0x40026488
 8007d40:	40026040 	.word	0x40026040
 8007d44:	40026440 	.word	0x40026440
 8007d48:	400260a0 	.word	0x400260a0
 8007d4c:	400264a0 	.word	0x400264a0
 8007d50:	400260b8 	.word	0x400260b8
 8007d54:	4b72      	ldr	r3, [pc, #456]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	4b71      	ldr	r3, [pc, #452]	; (8007f24 <DMA2_Stream2_IRQHandler+0x424>)
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d972      	bls.n	8007e48 <DMA2_Stream2_IRQHandler+0x348>
 8007d62:	4b71      	ldr	r3, [pc, #452]	; (8007f28 <DMA2_Stream2_IRQHandler+0x428>)
 8007d64:	685a      	ldr	r2, [r3, #4]
 8007d66:	4b6e      	ldr	r3, [pc, #440]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	496f      	ldr	r1, [pc, #444]	; (8007f2c <DMA2_Stream2_IRQHandler+0x42c>)
 8007d6e:	428b      	cmp	r3, r1
 8007d70:	d062      	beq.n	8007e38 <DMA2_Stream2_IRQHandler+0x338>
 8007d72:	4b6b      	ldr	r3, [pc, #428]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	496d      	ldr	r1, [pc, #436]	; (8007f30 <DMA2_Stream2_IRQHandler+0x430>)
 8007d7a:	428b      	cmp	r3, r1
 8007d7c:	d05a      	beq.n	8007e34 <DMA2_Stream2_IRQHandler+0x334>
 8007d7e:	4b68      	ldr	r3, [pc, #416]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	496b      	ldr	r1, [pc, #428]	; (8007f34 <DMA2_Stream2_IRQHandler+0x434>)
 8007d86:	428b      	cmp	r3, r1
 8007d88:	d052      	beq.n	8007e30 <DMA2_Stream2_IRQHandler+0x330>
 8007d8a:	4b65      	ldr	r3, [pc, #404]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4969      	ldr	r1, [pc, #420]	; (8007f38 <DMA2_Stream2_IRQHandler+0x438>)
 8007d92:	428b      	cmp	r3, r1
 8007d94:	d04a      	beq.n	8007e2c <DMA2_Stream2_IRQHandler+0x32c>
 8007d96:	4b62      	ldr	r3, [pc, #392]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4967      	ldr	r1, [pc, #412]	; (8007f3c <DMA2_Stream2_IRQHandler+0x43c>)
 8007d9e:	428b      	cmp	r3, r1
 8007da0:	d041      	beq.n	8007e26 <DMA2_Stream2_IRQHandler+0x326>
 8007da2:	4b5f      	ldr	r3, [pc, #380]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4965      	ldr	r1, [pc, #404]	; (8007f40 <DMA2_Stream2_IRQHandler+0x440>)
 8007daa:	428b      	cmp	r3, r1
 8007dac:	d038      	beq.n	8007e20 <DMA2_Stream2_IRQHandler+0x320>
 8007dae:	4b5c      	ldr	r3, [pc, #368]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4963      	ldr	r1, [pc, #396]	; (8007f44 <DMA2_Stream2_IRQHandler+0x444>)
 8007db6:	428b      	cmp	r3, r1
 8007db8:	d02f      	beq.n	8007e1a <DMA2_Stream2_IRQHandler+0x31a>
 8007dba:	4b59      	ldr	r3, [pc, #356]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	4961      	ldr	r1, [pc, #388]	; (8007f48 <DMA2_Stream2_IRQHandler+0x448>)
 8007dc2:	428b      	cmp	r3, r1
 8007dc4:	d026      	beq.n	8007e14 <DMA2_Stream2_IRQHandler+0x314>
 8007dc6:	4b56      	ldr	r3, [pc, #344]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	495f      	ldr	r1, [pc, #380]	; (8007f4c <DMA2_Stream2_IRQHandler+0x44c>)
 8007dce:	428b      	cmp	r3, r1
 8007dd0:	d01d      	beq.n	8007e0e <DMA2_Stream2_IRQHandler+0x30e>
 8007dd2:	4b53      	ldr	r3, [pc, #332]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	495d      	ldr	r1, [pc, #372]	; (8007f50 <DMA2_Stream2_IRQHandler+0x450>)
 8007dda:	428b      	cmp	r3, r1
 8007ddc:	d014      	beq.n	8007e08 <DMA2_Stream2_IRQHandler+0x308>
 8007dde:	4b50      	ldr	r3, [pc, #320]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	495b      	ldr	r1, [pc, #364]	; (8007f54 <DMA2_Stream2_IRQHandler+0x454>)
 8007de6:	428b      	cmp	r3, r1
 8007de8:	d00b      	beq.n	8007e02 <DMA2_Stream2_IRQHandler+0x302>
 8007dea:	4b4d      	ldr	r3, [pc, #308]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007dec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4959      	ldr	r1, [pc, #356]	; (8007f58 <DMA2_Stream2_IRQHandler+0x458>)
 8007df2:	428b      	cmp	r3, r1
 8007df4:	d102      	bne.n	8007dfc <DMA2_Stream2_IRQHandler+0x2fc>
 8007df6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007dfa:	e01e      	b.n	8007e3a <DMA2_Stream2_IRQHandler+0x33a>
 8007dfc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007e00:	e01b      	b.n	8007e3a <DMA2_Stream2_IRQHandler+0x33a>
 8007e02:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007e06:	e018      	b.n	8007e3a <DMA2_Stream2_IRQHandler+0x33a>
 8007e08:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007e0c:	e015      	b.n	8007e3a <DMA2_Stream2_IRQHandler+0x33a>
 8007e0e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007e12:	e012      	b.n	8007e3a <DMA2_Stream2_IRQHandler+0x33a>
 8007e14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e18:	e00f      	b.n	8007e3a <DMA2_Stream2_IRQHandler+0x33a>
 8007e1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e1e:	e00c      	b.n	8007e3a <DMA2_Stream2_IRQHandler+0x33a>
 8007e20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e24:	e009      	b.n	8007e3a <DMA2_Stream2_IRQHandler+0x33a>
 8007e26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e2a:	e006      	b.n	8007e3a <DMA2_Stream2_IRQHandler+0x33a>
 8007e2c:	2308      	movs	r3, #8
 8007e2e:	e004      	b.n	8007e3a <DMA2_Stream2_IRQHandler+0x33a>
 8007e30:	2308      	movs	r3, #8
 8007e32:	e002      	b.n	8007e3a <DMA2_Stream2_IRQHandler+0x33a>
 8007e34:	2308      	movs	r3, #8
 8007e36:	e000      	b.n	8007e3a <DMA2_Stream2_IRQHandler+0x33a>
 8007e38:	2308      	movs	r3, #8
 8007e3a:	4013      	ands	r3, r2
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	bf14      	ite	ne
 8007e40:	2301      	movne	r3, #1
 8007e42:	2300      	moveq	r3, #0
 8007e44:	b2db      	uxtb	r3, r3
 8007e46:	e090      	b.n	8007f6a <DMA2_Stream2_IRQHandler+0x46a>
 8007e48:	4b37      	ldr	r3, [pc, #220]	; (8007f28 <DMA2_Stream2_IRQHandler+0x428>)
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	4b34      	ldr	r3, [pc, #208]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007e4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	4936      	ldr	r1, [pc, #216]	; (8007f2c <DMA2_Stream2_IRQHandler+0x42c>)
 8007e54:	428b      	cmp	r3, r1
 8007e56:	f000 8081 	beq.w	8007f5c <DMA2_Stream2_IRQHandler+0x45c>
 8007e5a:	4b31      	ldr	r3, [pc, #196]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4933      	ldr	r1, [pc, #204]	; (8007f30 <DMA2_Stream2_IRQHandler+0x430>)
 8007e62:	428b      	cmp	r3, r1
 8007e64:	d05a      	beq.n	8007f1c <DMA2_Stream2_IRQHandler+0x41c>
 8007e66:	4b2e      	ldr	r3, [pc, #184]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007e68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4931      	ldr	r1, [pc, #196]	; (8007f34 <DMA2_Stream2_IRQHandler+0x434>)
 8007e6e:	428b      	cmp	r3, r1
 8007e70:	d052      	beq.n	8007f18 <DMA2_Stream2_IRQHandler+0x418>
 8007e72:	4b2b      	ldr	r3, [pc, #172]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007e74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	492f      	ldr	r1, [pc, #188]	; (8007f38 <DMA2_Stream2_IRQHandler+0x438>)
 8007e7a:	428b      	cmp	r3, r1
 8007e7c:	d04a      	beq.n	8007f14 <DMA2_Stream2_IRQHandler+0x414>
 8007e7e:	4b28      	ldr	r3, [pc, #160]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	492d      	ldr	r1, [pc, #180]	; (8007f3c <DMA2_Stream2_IRQHandler+0x43c>)
 8007e86:	428b      	cmp	r3, r1
 8007e88:	d041      	beq.n	8007f0e <DMA2_Stream2_IRQHandler+0x40e>
 8007e8a:	4b25      	ldr	r3, [pc, #148]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	492b      	ldr	r1, [pc, #172]	; (8007f40 <DMA2_Stream2_IRQHandler+0x440>)
 8007e92:	428b      	cmp	r3, r1
 8007e94:	d038      	beq.n	8007f08 <DMA2_Stream2_IRQHandler+0x408>
 8007e96:	4b22      	ldr	r3, [pc, #136]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4929      	ldr	r1, [pc, #164]	; (8007f44 <DMA2_Stream2_IRQHandler+0x444>)
 8007e9e:	428b      	cmp	r3, r1
 8007ea0:	d02f      	beq.n	8007f02 <DMA2_Stream2_IRQHandler+0x402>
 8007ea2:	4b1f      	ldr	r3, [pc, #124]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4927      	ldr	r1, [pc, #156]	; (8007f48 <DMA2_Stream2_IRQHandler+0x448>)
 8007eaa:	428b      	cmp	r3, r1
 8007eac:	d026      	beq.n	8007efc <DMA2_Stream2_IRQHandler+0x3fc>
 8007eae:	4b1c      	ldr	r3, [pc, #112]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	4925      	ldr	r1, [pc, #148]	; (8007f4c <DMA2_Stream2_IRQHandler+0x44c>)
 8007eb6:	428b      	cmp	r3, r1
 8007eb8:	d01d      	beq.n	8007ef6 <DMA2_Stream2_IRQHandler+0x3f6>
 8007eba:	4b19      	ldr	r3, [pc, #100]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007ebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4923      	ldr	r1, [pc, #140]	; (8007f50 <DMA2_Stream2_IRQHandler+0x450>)
 8007ec2:	428b      	cmp	r3, r1
 8007ec4:	d014      	beq.n	8007ef0 <DMA2_Stream2_IRQHandler+0x3f0>
 8007ec6:	4b16      	ldr	r3, [pc, #88]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4921      	ldr	r1, [pc, #132]	; (8007f54 <DMA2_Stream2_IRQHandler+0x454>)
 8007ece:	428b      	cmp	r3, r1
 8007ed0:	d00b      	beq.n	8007eea <DMA2_Stream2_IRQHandler+0x3ea>
 8007ed2:	4b13      	ldr	r3, [pc, #76]	; (8007f20 <DMA2_Stream2_IRQHandler+0x420>)
 8007ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	491f      	ldr	r1, [pc, #124]	; (8007f58 <DMA2_Stream2_IRQHandler+0x458>)
 8007eda:	428b      	cmp	r3, r1
 8007edc:	d102      	bne.n	8007ee4 <DMA2_Stream2_IRQHandler+0x3e4>
 8007ede:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007ee2:	e03c      	b.n	8007f5e <DMA2_Stream2_IRQHandler+0x45e>
 8007ee4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007ee8:	e039      	b.n	8007f5e <DMA2_Stream2_IRQHandler+0x45e>
 8007eea:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007eee:	e036      	b.n	8007f5e <DMA2_Stream2_IRQHandler+0x45e>
 8007ef0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007ef4:	e033      	b.n	8007f5e <DMA2_Stream2_IRQHandler+0x45e>
 8007ef6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007efa:	e030      	b.n	8007f5e <DMA2_Stream2_IRQHandler+0x45e>
 8007efc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f00:	e02d      	b.n	8007f5e <DMA2_Stream2_IRQHandler+0x45e>
 8007f02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f06:	e02a      	b.n	8007f5e <DMA2_Stream2_IRQHandler+0x45e>
 8007f08:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f0c:	e027      	b.n	8007f5e <DMA2_Stream2_IRQHandler+0x45e>
 8007f0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f12:	e024      	b.n	8007f5e <DMA2_Stream2_IRQHandler+0x45e>
 8007f14:	2308      	movs	r3, #8
 8007f16:	e022      	b.n	8007f5e <DMA2_Stream2_IRQHandler+0x45e>
 8007f18:	2308      	movs	r3, #8
 8007f1a:	e020      	b.n	8007f5e <DMA2_Stream2_IRQHandler+0x45e>
 8007f1c:	2308      	movs	r3, #8
 8007f1e:	e01e      	b.n	8007f5e <DMA2_Stream2_IRQHandler+0x45e>
 8007f20:	20000724 	.word	0x20000724
 8007f24:	40026058 	.word	0x40026058
 8007f28:	40026000 	.word	0x40026000
 8007f2c:	40026010 	.word	0x40026010
 8007f30:	40026410 	.word	0x40026410
 8007f34:	40026070 	.word	0x40026070
 8007f38:	40026470 	.word	0x40026470
 8007f3c:	40026028 	.word	0x40026028
 8007f40:	40026428 	.word	0x40026428
 8007f44:	40026088 	.word	0x40026088
 8007f48:	40026488 	.word	0x40026488
 8007f4c:	40026040 	.word	0x40026040
 8007f50:	40026440 	.word	0x40026440
 8007f54:	400260a0 	.word	0x400260a0
 8007f58:	400264a0 	.word	0x400264a0
 8007f5c:	2308      	movs	r3, #8
 8007f5e:	4013      	ands	r3, r2
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	bf14      	ite	ne
 8007f64:	2301      	movne	r3, #1
 8007f66:	2300      	moveq	r3, #0
 8007f68:	b2db      	uxtb	r3, r3
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d002      	beq.n	8007f74 <DMA2_Stream2_IRQHandler+0x474>
  {
    UART_Emul_DMAError(&hdma_rx);
 8007f6e:	4876      	ldr	r0, [pc, #472]	; (8008148 <DMA2_Stream2_IRQHandler+0x648>)
 8007f70:	f001 fb30 	bl	80095d4 <UART_Emul_DMAError>
  }

  /* Clear the transfer complete flag */
  __HAL_DMA_CLEAR_FLAG(TimHandle.hdma[TIM_DMA_ID_CC2], __HAL_DMA_GET_TC_FLAG_INDEX(TimHandle.hdma[TIM_DMA_ID_CC2]));
 8007f74:	4b75      	ldr	r3, [pc, #468]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8007f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	4b74      	ldr	r3, [pc, #464]	; (8008150 <DMA2_Stream2_IRQHandler+0x650>)
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d96c      	bls.n	800805c <DMA2_Stream2_IRQHandler+0x55c>
 8007f82:	4b72      	ldr	r3, [pc, #456]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8007f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a72      	ldr	r2, [pc, #456]	; (8008154 <DMA2_Stream2_IRQHandler+0x654>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d062      	beq.n	8008054 <DMA2_Stream2_IRQHandler+0x554>
 8007f8e:	4b6f      	ldr	r3, [pc, #444]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8007f90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a70      	ldr	r2, [pc, #448]	; (8008158 <DMA2_Stream2_IRQHandler+0x658>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d05a      	beq.n	8008050 <DMA2_Stream2_IRQHandler+0x550>
 8007f9a:	4b6c      	ldr	r3, [pc, #432]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8007f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	4a6e      	ldr	r2, [pc, #440]	; (800815c <DMA2_Stream2_IRQHandler+0x65c>)
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d052      	beq.n	800804c <DMA2_Stream2_IRQHandler+0x54c>
 8007fa6:	4b69      	ldr	r3, [pc, #420]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8007fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4a6c      	ldr	r2, [pc, #432]	; (8008160 <DMA2_Stream2_IRQHandler+0x660>)
 8007fae:	4293      	cmp	r3, r2
 8007fb0:	d04a      	beq.n	8008048 <DMA2_Stream2_IRQHandler+0x548>
 8007fb2:	4b66      	ldr	r3, [pc, #408]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8007fb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a6a      	ldr	r2, [pc, #424]	; (8008164 <DMA2_Stream2_IRQHandler+0x664>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d041      	beq.n	8008042 <DMA2_Stream2_IRQHandler+0x542>
 8007fbe:	4b63      	ldr	r3, [pc, #396]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8007fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a68      	ldr	r2, [pc, #416]	; (8008168 <DMA2_Stream2_IRQHandler+0x668>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d038      	beq.n	800803c <DMA2_Stream2_IRQHandler+0x53c>
 8007fca:	4b60      	ldr	r3, [pc, #384]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8007fcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a66      	ldr	r2, [pc, #408]	; (800816c <DMA2_Stream2_IRQHandler+0x66c>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d02f      	beq.n	8008036 <DMA2_Stream2_IRQHandler+0x536>
 8007fd6:	4b5d      	ldr	r3, [pc, #372]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8007fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a64      	ldr	r2, [pc, #400]	; (8008170 <DMA2_Stream2_IRQHandler+0x670>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d026      	beq.n	8008030 <DMA2_Stream2_IRQHandler+0x530>
 8007fe2:	4b5a      	ldr	r3, [pc, #360]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8007fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a62      	ldr	r2, [pc, #392]	; (8008174 <DMA2_Stream2_IRQHandler+0x674>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d01d      	beq.n	800802a <DMA2_Stream2_IRQHandler+0x52a>
 8007fee:	4b57      	ldr	r3, [pc, #348]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8007ff0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	4a60      	ldr	r2, [pc, #384]	; (8008178 <DMA2_Stream2_IRQHandler+0x678>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d014      	beq.n	8008024 <DMA2_Stream2_IRQHandler+0x524>
 8007ffa:	4b54      	ldr	r3, [pc, #336]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8007ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a5e      	ldr	r2, [pc, #376]	; (800817c <DMA2_Stream2_IRQHandler+0x67c>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d00b      	beq.n	800801e <DMA2_Stream2_IRQHandler+0x51e>
 8008006:	4b51      	ldr	r3, [pc, #324]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8008008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a5c      	ldr	r2, [pc, #368]	; (8008180 <DMA2_Stream2_IRQHandler+0x680>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d102      	bne.n	8008018 <DMA2_Stream2_IRQHandler+0x518>
 8008012:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008016:	e01e      	b.n	8008056 <DMA2_Stream2_IRQHandler+0x556>
 8008018:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800801c:	e01b      	b.n	8008056 <DMA2_Stream2_IRQHandler+0x556>
 800801e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008022:	e018      	b.n	8008056 <DMA2_Stream2_IRQHandler+0x556>
 8008024:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008028:	e015      	b.n	8008056 <DMA2_Stream2_IRQHandler+0x556>
 800802a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800802e:	e012      	b.n	8008056 <DMA2_Stream2_IRQHandler+0x556>
 8008030:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008034:	e00f      	b.n	8008056 <DMA2_Stream2_IRQHandler+0x556>
 8008036:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800803a:	e00c      	b.n	8008056 <DMA2_Stream2_IRQHandler+0x556>
 800803c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008040:	e009      	b.n	8008056 <DMA2_Stream2_IRQHandler+0x556>
 8008042:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008046:	e006      	b.n	8008056 <DMA2_Stream2_IRQHandler+0x556>
 8008048:	2320      	movs	r3, #32
 800804a:	e004      	b.n	8008056 <DMA2_Stream2_IRQHandler+0x556>
 800804c:	2320      	movs	r3, #32
 800804e:	e002      	b.n	8008056 <DMA2_Stream2_IRQHandler+0x556>
 8008050:	2320      	movs	r3, #32
 8008052:	e000      	b.n	8008056 <DMA2_Stream2_IRQHandler+0x556>
 8008054:	2320      	movs	r3, #32
 8008056:	4a4b      	ldr	r2, [pc, #300]	; (8008184 <DMA2_Stream2_IRQHandler+0x684>)
 8008058:	60d3      	str	r3, [r2, #12]
 800805a:	e177      	b.n	800834c <DMA2_Stream2_IRQHandler+0x84c>
 800805c:	4b3b      	ldr	r3, [pc, #236]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 800805e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	461a      	mov	r2, r3
 8008064:	4b48      	ldr	r3, [pc, #288]	; (8008188 <DMA2_Stream2_IRQHandler+0x688>)
 8008066:	429a      	cmp	r2, r3
 8008068:	f240 8090 	bls.w	800818c <DMA2_Stream2_IRQHandler+0x68c>
 800806c:	4b37      	ldr	r3, [pc, #220]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 800806e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4a38      	ldr	r2, [pc, #224]	; (8008154 <DMA2_Stream2_IRQHandler+0x654>)
 8008074:	4293      	cmp	r3, r2
 8008076:	d062      	beq.n	800813e <DMA2_Stream2_IRQHandler+0x63e>
 8008078:	4b34      	ldr	r3, [pc, #208]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 800807a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a36      	ldr	r2, [pc, #216]	; (8008158 <DMA2_Stream2_IRQHandler+0x658>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d05a      	beq.n	800813a <DMA2_Stream2_IRQHandler+0x63a>
 8008084:	4b31      	ldr	r3, [pc, #196]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8008086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a34      	ldr	r2, [pc, #208]	; (800815c <DMA2_Stream2_IRQHandler+0x65c>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d052      	beq.n	8008136 <DMA2_Stream2_IRQHandler+0x636>
 8008090:	4b2e      	ldr	r3, [pc, #184]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 8008092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a32      	ldr	r2, [pc, #200]	; (8008160 <DMA2_Stream2_IRQHandler+0x660>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d04a      	beq.n	8008132 <DMA2_Stream2_IRQHandler+0x632>
 800809c:	4b2b      	ldr	r3, [pc, #172]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 800809e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a30      	ldr	r2, [pc, #192]	; (8008164 <DMA2_Stream2_IRQHandler+0x664>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d041      	beq.n	800812c <DMA2_Stream2_IRQHandler+0x62c>
 80080a8:	4b28      	ldr	r3, [pc, #160]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 80080aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a2e      	ldr	r2, [pc, #184]	; (8008168 <DMA2_Stream2_IRQHandler+0x668>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d038      	beq.n	8008126 <DMA2_Stream2_IRQHandler+0x626>
 80080b4:	4b25      	ldr	r3, [pc, #148]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 80080b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a2c      	ldr	r2, [pc, #176]	; (800816c <DMA2_Stream2_IRQHandler+0x66c>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d02f      	beq.n	8008120 <DMA2_Stream2_IRQHandler+0x620>
 80080c0:	4b22      	ldr	r3, [pc, #136]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 80080c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a2a      	ldr	r2, [pc, #168]	; (8008170 <DMA2_Stream2_IRQHandler+0x670>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d026      	beq.n	800811a <DMA2_Stream2_IRQHandler+0x61a>
 80080cc:	4b1f      	ldr	r3, [pc, #124]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 80080ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4a28      	ldr	r2, [pc, #160]	; (8008174 <DMA2_Stream2_IRQHandler+0x674>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d01d      	beq.n	8008114 <DMA2_Stream2_IRQHandler+0x614>
 80080d8:	4b1c      	ldr	r3, [pc, #112]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 80080da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a26      	ldr	r2, [pc, #152]	; (8008178 <DMA2_Stream2_IRQHandler+0x678>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d014      	beq.n	800810e <DMA2_Stream2_IRQHandler+0x60e>
 80080e4:	4b19      	ldr	r3, [pc, #100]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 80080e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a24      	ldr	r2, [pc, #144]	; (800817c <DMA2_Stream2_IRQHandler+0x67c>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d00b      	beq.n	8008108 <DMA2_Stream2_IRQHandler+0x608>
 80080f0:	4b16      	ldr	r3, [pc, #88]	; (800814c <DMA2_Stream2_IRQHandler+0x64c>)
 80080f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	4a22      	ldr	r2, [pc, #136]	; (8008180 <DMA2_Stream2_IRQHandler+0x680>)
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d102      	bne.n	8008102 <DMA2_Stream2_IRQHandler+0x602>
 80080fc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008100:	e01e      	b.n	8008140 <DMA2_Stream2_IRQHandler+0x640>
 8008102:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008106:	e01b      	b.n	8008140 <DMA2_Stream2_IRQHandler+0x640>
 8008108:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800810c:	e018      	b.n	8008140 <DMA2_Stream2_IRQHandler+0x640>
 800810e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008112:	e015      	b.n	8008140 <DMA2_Stream2_IRQHandler+0x640>
 8008114:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008118:	e012      	b.n	8008140 <DMA2_Stream2_IRQHandler+0x640>
 800811a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800811e:	e00f      	b.n	8008140 <DMA2_Stream2_IRQHandler+0x640>
 8008120:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008124:	e00c      	b.n	8008140 <DMA2_Stream2_IRQHandler+0x640>
 8008126:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800812a:	e009      	b.n	8008140 <DMA2_Stream2_IRQHandler+0x640>
 800812c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008130:	e006      	b.n	8008140 <DMA2_Stream2_IRQHandler+0x640>
 8008132:	2320      	movs	r3, #32
 8008134:	e004      	b.n	8008140 <DMA2_Stream2_IRQHandler+0x640>
 8008136:	2320      	movs	r3, #32
 8008138:	e002      	b.n	8008140 <DMA2_Stream2_IRQHandler+0x640>
 800813a:	2320      	movs	r3, #32
 800813c:	e000      	b.n	8008140 <DMA2_Stream2_IRQHandler+0x640>
 800813e:	2320      	movs	r3, #32
 8008140:	4a10      	ldr	r2, [pc, #64]	; (8008184 <DMA2_Stream2_IRQHandler+0x684>)
 8008142:	6093      	str	r3, [r2, #8]
 8008144:	e102      	b.n	800834c <DMA2_Stream2_IRQHandler+0x84c>
 8008146:	bf00      	nop
 8008148:	200006c4 	.word	0x200006c4
 800814c:	20000724 	.word	0x20000724
 8008150:	40026458 	.word	0x40026458
 8008154:	40026010 	.word	0x40026010
 8008158:	40026410 	.word	0x40026410
 800815c:	40026070 	.word	0x40026070
 8008160:	40026470 	.word	0x40026470
 8008164:	40026028 	.word	0x40026028
 8008168:	40026428 	.word	0x40026428
 800816c:	40026088 	.word	0x40026088
 8008170:	40026488 	.word	0x40026488
 8008174:	40026040 	.word	0x40026040
 8008178:	40026440 	.word	0x40026440
 800817c:	400260a0 	.word	0x400260a0
 8008180:	400264a0 	.word	0x400264a0
 8008184:	40026400 	.word	0x40026400
 8008188:	400260b8 	.word	0x400260b8
 800818c:	4b74      	ldr	r3, [pc, #464]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 800818e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	461a      	mov	r2, r3
 8008194:	4b73      	ldr	r3, [pc, #460]	; (8008364 <DMA2_Stream2_IRQHandler+0x864>)
 8008196:	429a      	cmp	r2, r3
 8008198:	d96c      	bls.n	8008274 <DMA2_Stream2_IRQHandler+0x774>
 800819a:	4b71      	ldr	r3, [pc, #452]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 800819c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4a71      	ldr	r2, [pc, #452]	; (8008368 <DMA2_Stream2_IRQHandler+0x868>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d062      	beq.n	800826c <DMA2_Stream2_IRQHandler+0x76c>
 80081a6:	4b6e      	ldr	r3, [pc, #440]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80081a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	4a6f      	ldr	r2, [pc, #444]	; (800836c <DMA2_Stream2_IRQHandler+0x86c>)
 80081ae:	4293      	cmp	r3, r2
 80081b0:	d05a      	beq.n	8008268 <DMA2_Stream2_IRQHandler+0x768>
 80081b2:	4b6b      	ldr	r3, [pc, #428]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80081b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	4a6d      	ldr	r2, [pc, #436]	; (8008370 <DMA2_Stream2_IRQHandler+0x870>)
 80081ba:	4293      	cmp	r3, r2
 80081bc:	d052      	beq.n	8008264 <DMA2_Stream2_IRQHandler+0x764>
 80081be:	4b68      	ldr	r3, [pc, #416]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80081c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a6b      	ldr	r2, [pc, #428]	; (8008374 <DMA2_Stream2_IRQHandler+0x874>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d04a      	beq.n	8008260 <DMA2_Stream2_IRQHandler+0x760>
 80081ca:	4b65      	ldr	r3, [pc, #404]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80081cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a69      	ldr	r2, [pc, #420]	; (8008378 <DMA2_Stream2_IRQHandler+0x878>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d041      	beq.n	800825a <DMA2_Stream2_IRQHandler+0x75a>
 80081d6:	4b62      	ldr	r3, [pc, #392]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80081d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a67      	ldr	r2, [pc, #412]	; (800837c <DMA2_Stream2_IRQHandler+0x87c>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d038      	beq.n	8008254 <DMA2_Stream2_IRQHandler+0x754>
 80081e2:	4b5f      	ldr	r3, [pc, #380]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80081e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4a65      	ldr	r2, [pc, #404]	; (8008380 <DMA2_Stream2_IRQHandler+0x880>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d02f      	beq.n	800824e <DMA2_Stream2_IRQHandler+0x74e>
 80081ee:	4b5c      	ldr	r3, [pc, #368]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80081f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a63      	ldr	r2, [pc, #396]	; (8008384 <DMA2_Stream2_IRQHandler+0x884>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d026      	beq.n	8008248 <DMA2_Stream2_IRQHandler+0x748>
 80081fa:	4b59      	ldr	r3, [pc, #356]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80081fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a61      	ldr	r2, [pc, #388]	; (8008388 <DMA2_Stream2_IRQHandler+0x888>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d01d      	beq.n	8008242 <DMA2_Stream2_IRQHandler+0x742>
 8008206:	4b56      	ldr	r3, [pc, #344]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 8008208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	4a5f      	ldr	r2, [pc, #380]	; (800838c <DMA2_Stream2_IRQHandler+0x88c>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d014      	beq.n	800823c <DMA2_Stream2_IRQHandler+0x73c>
 8008212:	4b53      	ldr	r3, [pc, #332]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 8008214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a5d      	ldr	r2, [pc, #372]	; (8008390 <DMA2_Stream2_IRQHandler+0x890>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d00b      	beq.n	8008236 <DMA2_Stream2_IRQHandler+0x736>
 800821e:	4b50      	ldr	r3, [pc, #320]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 8008220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	4a5b      	ldr	r2, [pc, #364]	; (8008394 <DMA2_Stream2_IRQHandler+0x894>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d102      	bne.n	8008230 <DMA2_Stream2_IRQHandler+0x730>
 800822a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800822e:	e01e      	b.n	800826e <DMA2_Stream2_IRQHandler+0x76e>
 8008230:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008234:	e01b      	b.n	800826e <DMA2_Stream2_IRQHandler+0x76e>
 8008236:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800823a:	e018      	b.n	800826e <DMA2_Stream2_IRQHandler+0x76e>
 800823c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008240:	e015      	b.n	800826e <DMA2_Stream2_IRQHandler+0x76e>
 8008242:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008246:	e012      	b.n	800826e <DMA2_Stream2_IRQHandler+0x76e>
 8008248:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800824c:	e00f      	b.n	800826e <DMA2_Stream2_IRQHandler+0x76e>
 800824e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008252:	e00c      	b.n	800826e <DMA2_Stream2_IRQHandler+0x76e>
 8008254:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008258:	e009      	b.n	800826e <DMA2_Stream2_IRQHandler+0x76e>
 800825a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800825e:	e006      	b.n	800826e <DMA2_Stream2_IRQHandler+0x76e>
 8008260:	2320      	movs	r3, #32
 8008262:	e004      	b.n	800826e <DMA2_Stream2_IRQHandler+0x76e>
 8008264:	2320      	movs	r3, #32
 8008266:	e002      	b.n	800826e <DMA2_Stream2_IRQHandler+0x76e>
 8008268:	2320      	movs	r3, #32
 800826a:	e000      	b.n	800826e <DMA2_Stream2_IRQHandler+0x76e>
 800826c:	2320      	movs	r3, #32
 800826e:	4a4a      	ldr	r2, [pc, #296]	; (8008398 <DMA2_Stream2_IRQHandler+0x898>)
 8008270:	60d3      	str	r3, [r2, #12]
 8008272:	e06b      	b.n	800834c <DMA2_Stream2_IRQHandler+0x84c>
 8008274:	4b3a      	ldr	r3, [pc, #232]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 8008276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a3b      	ldr	r2, [pc, #236]	; (8008368 <DMA2_Stream2_IRQHandler+0x868>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d062      	beq.n	8008346 <DMA2_Stream2_IRQHandler+0x846>
 8008280:	4b37      	ldr	r3, [pc, #220]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 8008282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a39      	ldr	r2, [pc, #228]	; (800836c <DMA2_Stream2_IRQHandler+0x86c>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d05a      	beq.n	8008342 <DMA2_Stream2_IRQHandler+0x842>
 800828c:	4b34      	ldr	r3, [pc, #208]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 800828e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	4a37      	ldr	r2, [pc, #220]	; (8008370 <DMA2_Stream2_IRQHandler+0x870>)
 8008294:	4293      	cmp	r3, r2
 8008296:	d052      	beq.n	800833e <DMA2_Stream2_IRQHandler+0x83e>
 8008298:	4b31      	ldr	r3, [pc, #196]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 800829a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a35      	ldr	r2, [pc, #212]	; (8008374 <DMA2_Stream2_IRQHandler+0x874>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d04a      	beq.n	800833a <DMA2_Stream2_IRQHandler+0x83a>
 80082a4:	4b2e      	ldr	r3, [pc, #184]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80082a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	4a33      	ldr	r2, [pc, #204]	; (8008378 <DMA2_Stream2_IRQHandler+0x878>)
 80082ac:	4293      	cmp	r3, r2
 80082ae:	d041      	beq.n	8008334 <DMA2_Stream2_IRQHandler+0x834>
 80082b0:	4b2b      	ldr	r3, [pc, #172]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80082b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a31      	ldr	r2, [pc, #196]	; (800837c <DMA2_Stream2_IRQHandler+0x87c>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d038      	beq.n	800832e <DMA2_Stream2_IRQHandler+0x82e>
 80082bc:	4b28      	ldr	r3, [pc, #160]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80082be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4a2f      	ldr	r2, [pc, #188]	; (8008380 <DMA2_Stream2_IRQHandler+0x880>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d02f      	beq.n	8008328 <DMA2_Stream2_IRQHandler+0x828>
 80082c8:	4b25      	ldr	r3, [pc, #148]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80082ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	4a2d      	ldr	r2, [pc, #180]	; (8008384 <DMA2_Stream2_IRQHandler+0x884>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d026      	beq.n	8008322 <DMA2_Stream2_IRQHandler+0x822>
 80082d4:	4b22      	ldr	r3, [pc, #136]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80082d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	4a2b      	ldr	r2, [pc, #172]	; (8008388 <DMA2_Stream2_IRQHandler+0x888>)
 80082dc:	4293      	cmp	r3, r2
 80082de:	d01d      	beq.n	800831c <DMA2_Stream2_IRQHandler+0x81c>
 80082e0:	4b1f      	ldr	r3, [pc, #124]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80082e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	4a29      	ldr	r2, [pc, #164]	; (800838c <DMA2_Stream2_IRQHandler+0x88c>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d014      	beq.n	8008316 <DMA2_Stream2_IRQHandler+0x816>
 80082ec:	4b1c      	ldr	r3, [pc, #112]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80082ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a27      	ldr	r2, [pc, #156]	; (8008390 <DMA2_Stream2_IRQHandler+0x890>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d00b      	beq.n	8008310 <DMA2_Stream2_IRQHandler+0x810>
 80082f8:	4b19      	ldr	r3, [pc, #100]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 80082fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a25      	ldr	r2, [pc, #148]	; (8008394 <DMA2_Stream2_IRQHandler+0x894>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d102      	bne.n	800830a <DMA2_Stream2_IRQHandler+0x80a>
 8008304:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008308:	e01e      	b.n	8008348 <DMA2_Stream2_IRQHandler+0x848>
 800830a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800830e:	e01b      	b.n	8008348 <DMA2_Stream2_IRQHandler+0x848>
 8008310:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008314:	e018      	b.n	8008348 <DMA2_Stream2_IRQHandler+0x848>
 8008316:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800831a:	e015      	b.n	8008348 <DMA2_Stream2_IRQHandler+0x848>
 800831c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008320:	e012      	b.n	8008348 <DMA2_Stream2_IRQHandler+0x848>
 8008322:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008326:	e00f      	b.n	8008348 <DMA2_Stream2_IRQHandler+0x848>
 8008328:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800832c:	e00c      	b.n	8008348 <DMA2_Stream2_IRQHandler+0x848>
 800832e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008332:	e009      	b.n	8008348 <DMA2_Stream2_IRQHandler+0x848>
 8008334:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008338:	e006      	b.n	8008348 <DMA2_Stream2_IRQHandler+0x848>
 800833a:	2320      	movs	r3, #32
 800833c:	e004      	b.n	8008348 <DMA2_Stream2_IRQHandler+0x848>
 800833e:	2320      	movs	r3, #32
 8008340:	e002      	b.n	8008348 <DMA2_Stream2_IRQHandler+0x848>
 8008342:	2320      	movs	r3, #32
 8008344:	e000      	b.n	8008348 <DMA2_Stream2_IRQHandler+0x848>
 8008346:	2320      	movs	r3, #32
 8008348:	4a13      	ldr	r2, [pc, #76]	; (8008398 <DMA2_Stream2_IRQHandler+0x898>)
 800834a:	6093      	str	r3, [r2, #8]
 
  /* Transfer complete callback */
  TimHandle.hdma[TIM_DMA_ID_CC2]->XferCpltCallback(TimHandle.hdma[TIM_DMA_ID_CC2]);
 800834c:	4b04      	ldr	r3, [pc, #16]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 800834e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008352:	4a03      	ldr	r2, [pc, #12]	; (8008360 <DMA2_Stream2_IRQHandler+0x860>)
 8008354:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8008356:	4610      	mov	r0, r2
 8008358:	4798      	blx	r3
}
 800835a:	bf00      	nop
 800835c:	bd80      	pop	{r7, pc}
 800835e:	bf00      	nop
 8008360:	20000724 	.word	0x20000724
 8008364:	40026058 	.word	0x40026058
 8008368:	40026010 	.word	0x40026010
 800836c:	40026410 	.word	0x40026410
 8008370:	40026070 	.word	0x40026070
 8008374:	40026470 	.word	0x40026470
 8008378:	40026028 	.word	0x40026028
 800837c:	40026428 	.word	0x40026428
 8008380:	40026088 	.word	0x40026088
 8008384:	40026488 	.word	0x40026488
 8008388:	40026040 	.word	0x40026040
 800838c:	40026440 	.word	0x40026440
 8008390:	400260a0 	.word	0x400260a0
 8008394:	400264a0 	.word	0x400264a0
 8008398:	40026000 	.word	0x40026000

0800839c <HAL_GPIO_EXTI_Callback>:
  * @brief EXTI line detection callbacks
  * @param GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void UART_EMUL_EXTI_RX(uint16_t GPIO_Pin)
{ 	
 800839c:	b5b0      	push	{r4, r5, r7, lr}
 800839e:	b086      	sub	sp, #24
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	4603      	mov	r3, r0
 80083a4:	80fb      	strh	r3, [r7, #6]
	  uint32_t tmpreceive = 0;
 80083a6:	2300      	movs	r3, #0
 80083a8:	617b      	str	r3, [r7, #20]
	  uint32_t tmpformat = 0;
 80083aa:	2300      	movs	r3, #0
 80083ac:	613b      	str	r3, [r7, #16]
	  uint32_t tmpdata = 0;
 80083ae:	2300      	movs	r3, #0
 80083b0:	60fb      	str	r3, [r7, #12]

   //TRUNG's callback function
	   //Prevent unused argument(s) compilation warning
		if (GPIO_Pin == GPIO_PIN_0)
 80083b2:	88fb      	ldrh	r3, [r7, #6]
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d111      	bne.n	80083dc <HAL_GPIO_EXTI_Callback+0x40>
		{
			g_u8StatusInt1++;
 80083b8:	4b29      	ldr	r3, [pc, #164]	; (8008460 <HAL_GPIO_EXTI_Callback+0xc4>)
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	3301      	adds	r3, #1
 80083be:	b2da      	uxtb	r2, r3
 80083c0:	4b27      	ldr	r3, [pc, #156]	; (8008460 <HAL_GPIO_EXTI_Callback+0xc4>)
 80083c2:	701a      	strb	r2, [r3, #0]
			g_u32CurrentTime = HAL_GetTick();
 80083c4:	f7fa f804 	bl	80023d0 <HAL_GetTick>
 80083c8:	4603      	mov	r3, r0
 80083ca:	4a26      	ldr	r2, [pc, #152]	; (8008464 <HAL_GPIO_EXTI_Callback+0xc8>)
 80083cc:	6013      	str	r3, [r2, #0]
			g_bIsMotion = true;
 80083ce:	4b26      	ldr	r3, [pc, #152]	; (8008468 <HAL_GPIO_EXTI_Callback+0xcc>)
 80083d0:	2201      	movs	r2, #1
 80083d2:	701a      	strb	r2, [r3, #0]
			g_bIsSetGPS = true;
 80083d4:	4b25      	ldr	r3, [pc, #148]	; (800846c <HAL_GPIO_EXTI_Callback+0xd0>)
 80083d6:	2201      	movs	r2, #1
 80083d8:	701a      	strb	r2, [r3, #0]
			  {
			  // Format frame
				*(uint8_t*)((huart_emul->pRxBuffPtr) + (huart_emul->RxXferCount - 2)) = UART_Emul_ReceiveFormatFrame(huart_emul, (uint32_t*)tmpformat, (uint8_t)tmpdata);
			  }
		}
}
 80083da:	e03c      	b.n	8008456 <HAL_GPIO_EXTI_Callback+0xba>
		else if (GPIO_Pin == UART_EMUL_RX_PIN)
 80083dc:	88fb      	ldrh	r3, [r7, #6]
 80083de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083e2:	d138      	bne.n	8008456 <HAL_GPIO_EXTI_Callback+0xba>
			  EXTI->IMR &= ~huart_emul->Init.RxPinNumber;
 80083e4:	4b22      	ldr	r3, [pc, #136]	; (8008470 <HAL_GPIO_EXTI_Callback+0xd4>)
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	4a22      	ldr	r2, [pc, #136]	; (8008474 <HAL_GPIO_EXTI_Callback+0xd8>)
 80083ea:	6812      	ldr	r2, [r2, #0]
 80083ec:	8a12      	ldrh	r2, [r2, #16]
 80083ee:	43d2      	mvns	r2, r2
 80083f0:	4611      	mov	r1, r2
 80083f2:	4a1f      	ldr	r2, [pc, #124]	; (8008470 <HAL_GPIO_EXTI_Callback+0xd4>)
 80083f4:	400b      	ands	r3, r1
 80083f6:	6013      	str	r3, [r2, #0]
			  if ((huart_emul->RxXferCount % 2) != 0)
 80083f8:	4b1e      	ldr	r3, [pc, #120]	; (8008474 <HAL_GPIO_EXTI_Callback+0xd8>)
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80083fe:	f003 0301 	and.w	r3, r3, #1
 8008402:	b29b      	uxth	r3, r3
 8008404:	2b00      	cmp	r3, #0
 8008406:	d004      	beq.n	8008412 <HAL_GPIO_EXTI_Callback+0x76>
				tmpreceive = (uint32_t)pFirstBuffer_Rx;
 8008408:	4b1b      	ldr	r3, [pc, #108]	; (8008478 <HAL_GPIO_EXTI_Callback+0xdc>)
 800840a:	617b      	str	r3, [r7, #20]
				tmpformat = (uint32_t)pSecondBuffer_Rx;
 800840c:	4b1b      	ldr	r3, [pc, #108]	; (800847c <HAL_GPIO_EXTI_Callback+0xe0>)
 800840e:	613b      	str	r3, [r7, #16]
 8008410:	e003      	b.n	800841a <HAL_GPIO_EXTI_Callback+0x7e>
				tmpreceive = (uint32_t)pSecondBuffer_Rx;
 8008412:	4b1a      	ldr	r3, [pc, #104]	; (800847c <HAL_GPIO_EXTI_Callback+0xe0>)
 8008414:	617b      	str	r3, [r7, #20]
				tmpformat = (uint32_t)pFirstBuffer_Rx;
 8008416:	4b18      	ldr	r3, [pc, #96]	; (8008478 <HAL_GPIO_EXTI_Callback+0xdc>)
 8008418:	613b      	str	r3, [r7, #16]
			  UART_Emul_ReceiveFrame(huart_emul, (uint32_t*)tmpreceive);
 800841a:	4b16      	ldr	r3, [pc, #88]	; (8008474 <HAL_GPIO_EXTI_Callback+0xd8>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	697a      	ldr	r2, [r7, #20]
 8008420:	4611      	mov	r1, r2
 8008422:	4618      	mov	r0, r3
 8008424:	f000 fce0 	bl	8008de8 <UART_Emul_ReceiveFrame>
			  if (huart_emul->RxXferCount > 1)
 8008428:	4b12      	ldr	r3, [pc, #72]	; (8008474 <HAL_GPIO_EXTI_Callback+0xd8>)
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800842e:	2b01      	cmp	r3, #1
 8008430:	d911      	bls.n	8008456 <HAL_GPIO_EXTI_Callback+0xba>
				*(uint8_t*)((huart_emul->pRxBuffPtr) + (huart_emul->RxXferCount - 2)) = UART_Emul_ReceiveFormatFrame(huart_emul, (uint32_t*)tmpformat, (uint8_t)tmpdata);
 8008432:	4b10      	ldr	r3, [pc, #64]	; (8008474 <HAL_GPIO_EXTI_Callback+0xd8>)
 8008434:	6818      	ldr	r0, [r3, #0]
 8008436:	6939      	ldr	r1, [r7, #16]
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	b2dd      	uxtb	r5, r3
 800843c:	4b0d      	ldr	r3, [pc, #52]	; (8008474 <HAL_GPIO_EXTI_Callback+0xd8>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	69da      	ldr	r2, [r3, #28]
 8008442:	4b0c      	ldr	r3, [pc, #48]	; (8008474 <HAL_GPIO_EXTI_Callback+0xd8>)
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8008448:	3b02      	subs	r3, #2
 800844a:	18d4      	adds	r4, r2, r3
 800844c:	462a      	mov	r2, r5
 800844e:	f000 fe4f 	bl	80090f0 <UART_Emul_ReceiveFormatFrame>
 8008452:	4603      	mov	r3, r0
 8008454:	7023      	strb	r3, [r4, #0]
}
 8008456:	bf00      	nop
 8008458:	3718      	adds	r7, #24
 800845a:	46bd      	mov	sp, r7
 800845c:	bdb0      	pop	{r4, r5, r7, pc}
 800845e:	bf00      	nop
 8008460:	20000205 	.word	0x20000205
 8008464:	2000020c 	.word	0x2000020c
 8008468:	20000206 	.word	0x20000206
 800846c:	20000208 	.word	0x20000208
 8008470:	40013c00 	.word	0x40013c00
 8008474:	20000764 	.word	0x20000764
 8008478:	20000768 	.word	0x20000768
 800847c:	20000798 	.word	0x20000798

08008480 <DMA2_Stream1_IRQHandler>:
* @brief  This function handles DMA interrupt request for TC.
* @param  None
* @retval None
*/
void UART_EMUL_TX_DMA_IRQHandler(void)
{ 
 8008480:	b580      	push	{r7, lr}
 8008482:	af00      	add	r7, sp, #0
  if (__HAL_DMA_GET_FLAG(TimHandle.hdma[TIM_DMA_ID_CC1], __HAL_DMA_GET_TE_FLAG_INDEX(TimHandle.hdma[TIM_DMA_ID_CC1])) != RESET)
 8008484:	4b7a      	ldr	r3, [pc, #488]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 8008486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	461a      	mov	r2, r3
 800848c:	4b79      	ldr	r3, [pc, #484]	; (8008674 <DMA2_Stream1_IRQHandler+0x1f4>)
 800848e:	429a      	cmp	r2, r3
 8008490:	d972      	bls.n	8008578 <DMA2_Stream1_IRQHandler+0xf8>
 8008492:	4b79      	ldr	r3, [pc, #484]	; (8008678 <DMA2_Stream1_IRQHandler+0x1f8>)
 8008494:	685a      	ldr	r2, [r3, #4]
 8008496:	4b76      	ldr	r3, [pc, #472]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 8008498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4977      	ldr	r1, [pc, #476]	; (800867c <DMA2_Stream1_IRQHandler+0x1fc>)
 800849e:	428b      	cmp	r3, r1
 80084a0:	d062      	beq.n	8008568 <DMA2_Stream1_IRQHandler+0xe8>
 80084a2:	4b73      	ldr	r3, [pc, #460]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80084a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4975      	ldr	r1, [pc, #468]	; (8008680 <DMA2_Stream1_IRQHandler+0x200>)
 80084aa:	428b      	cmp	r3, r1
 80084ac:	d05a      	beq.n	8008564 <DMA2_Stream1_IRQHandler+0xe4>
 80084ae:	4b70      	ldr	r3, [pc, #448]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80084b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4973      	ldr	r1, [pc, #460]	; (8008684 <DMA2_Stream1_IRQHandler+0x204>)
 80084b6:	428b      	cmp	r3, r1
 80084b8:	d052      	beq.n	8008560 <DMA2_Stream1_IRQHandler+0xe0>
 80084ba:	4b6d      	ldr	r3, [pc, #436]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80084bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4971      	ldr	r1, [pc, #452]	; (8008688 <DMA2_Stream1_IRQHandler+0x208>)
 80084c2:	428b      	cmp	r3, r1
 80084c4:	d04a      	beq.n	800855c <DMA2_Stream1_IRQHandler+0xdc>
 80084c6:	4b6a      	ldr	r3, [pc, #424]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80084c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	496f      	ldr	r1, [pc, #444]	; (800868c <DMA2_Stream1_IRQHandler+0x20c>)
 80084ce:	428b      	cmp	r3, r1
 80084d0:	d041      	beq.n	8008556 <DMA2_Stream1_IRQHandler+0xd6>
 80084d2:	4b67      	ldr	r3, [pc, #412]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80084d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	496d      	ldr	r1, [pc, #436]	; (8008690 <DMA2_Stream1_IRQHandler+0x210>)
 80084da:	428b      	cmp	r3, r1
 80084dc:	d038      	beq.n	8008550 <DMA2_Stream1_IRQHandler+0xd0>
 80084de:	4b64      	ldr	r3, [pc, #400]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80084e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	496b      	ldr	r1, [pc, #428]	; (8008694 <DMA2_Stream1_IRQHandler+0x214>)
 80084e6:	428b      	cmp	r3, r1
 80084e8:	d02f      	beq.n	800854a <DMA2_Stream1_IRQHandler+0xca>
 80084ea:	4b61      	ldr	r3, [pc, #388]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80084ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4969      	ldr	r1, [pc, #420]	; (8008698 <DMA2_Stream1_IRQHandler+0x218>)
 80084f2:	428b      	cmp	r3, r1
 80084f4:	d026      	beq.n	8008544 <DMA2_Stream1_IRQHandler+0xc4>
 80084f6:	4b5e      	ldr	r3, [pc, #376]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80084f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4967      	ldr	r1, [pc, #412]	; (800869c <DMA2_Stream1_IRQHandler+0x21c>)
 80084fe:	428b      	cmp	r3, r1
 8008500:	d01d      	beq.n	800853e <DMA2_Stream1_IRQHandler+0xbe>
 8008502:	4b5b      	ldr	r3, [pc, #364]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 8008504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4965      	ldr	r1, [pc, #404]	; (80086a0 <DMA2_Stream1_IRQHandler+0x220>)
 800850a:	428b      	cmp	r3, r1
 800850c:	d014      	beq.n	8008538 <DMA2_Stream1_IRQHandler+0xb8>
 800850e:	4b58      	ldr	r3, [pc, #352]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 8008510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4963      	ldr	r1, [pc, #396]	; (80086a4 <DMA2_Stream1_IRQHandler+0x224>)
 8008516:	428b      	cmp	r3, r1
 8008518:	d00b      	beq.n	8008532 <DMA2_Stream1_IRQHandler+0xb2>
 800851a:	4b55      	ldr	r3, [pc, #340]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 800851c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4961      	ldr	r1, [pc, #388]	; (80086a8 <DMA2_Stream1_IRQHandler+0x228>)
 8008522:	428b      	cmp	r3, r1
 8008524:	d102      	bne.n	800852c <DMA2_Stream1_IRQHandler+0xac>
 8008526:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800852a:	e01e      	b.n	800856a <DMA2_Stream1_IRQHandler+0xea>
 800852c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008530:	e01b      	b.n	800856a <DMA2_Stream1_IRQHandler+0xea>
 8008532:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008536:	e018      	b.n	800856a <DMA2_Stream1_IRQHandler+0xea>
 8008538:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800853c:	e015      	b.n	800856a <DMA2_Stream1_IRQHandler+0xea>
 800853e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008542:	e012      	b.n	800856a <DMA2_Stream1_IRQHandler+0xea>
 8008544:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008548:	e00f      	b.n	800856a <DMA2_Stream1_IRQHandler+0xea>
 800854a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800854e:	e00c      	b.n	800856a <DMA2_Stream1_IRQHandler+0xea>
 8008550:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008554:	e009      	b.n	800856a <DMA2_Stream1_IRQHandler+0xea>
 8008556:	f44f 7300 	mov.w	r3, #512	; 0x200
 800855a:	e006      	b.n	800856a <DMA2_Stream1_IRQHandler+0xea>
 800855c:	2308      	movs	r3, #8
 800855e:	e004      	b.n	800856a <DMA2_Stream1_IRQHandler+0xea>
 8008560:	2308      	movs	r3, #8
 8008562:	e002      	b.n	800856a <DMA2_Stream1_IRQHandler+0xea>
 8008564:	2308      	movs	r3, #8
 8008566:	e000      	b.n	800856a <DMA2_Stream1_IRQHandler+0xea>
 8008568:	2308      	movs	r3, #8
 800856a:	4013      	ands	r3, r2
 800856c:	2b00      	cmp	r3, #0
 800856e:	bf14      	ite	ne
 8008570:	2301      	movne	r3, #1
 8008572:	2300      	moveq	r3, #0
 8008574:	b2db      	uxtb	r3, r3
 8008576:	e1a6      	b.n	80088c6 <DMA2_Stream1_IRQHandler+0x446>
 8008578:	4b3d      	ldr	r3, [pc, #244]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 800857a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	461a      	mov	r2, r3
 8008580:	4b4a      	ldr	r3, [pc, #296]	; (80086ac <DMA2_Stream1_IRQHandler+0x22c>)
 8008582:	429a      	cmp	r2, r3
 8008584:	f240 8094 	bls.w	80086b0 <DMA2_Stream1_IRQHandler+0x230>
 8008588:	4b3b      	ldr	r3, [pc, #236]	; (8008678 <DMA2_Stream1_IRQHandler+0x1f8>)
 800858a:	681a      	ldr	r2, [r3, #0]
 800858c:	4b38      	ldr	r3, [pc, #224]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 800858e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	493a      	ldr	r1, [pc, #232]	; (800867c <DMA2_Stream1_IRQHandler+0x1fc>)
 8008594:	428b      	cmp	r3, r1
 8008596:	d062      	beq.n	800865e <DMA2_Stream1_IRQHandler+0x1de>
 8008598:	4b35      	ldr	r3, [pc, #212]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 800859a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	4938      	ldr	r1, [pc, #224]	; (8008680 <DMA2_Stream1_IRQHandler+0x200>)
 80085a0:	428b      	cmp	r3, r1
 80085a2:	d05a      	beq.n	800865a <DMA2_Stream1_IRQHandler+0x1da>
 80085a4:	4b32      	ldr	r3, [pc, #200]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80085a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4936      	ldr	r1, [pc, #216]	; (8008684 <DMA2_Stream1_IRQHandler+0x204>)
 80085ac:	428b      	cmp	r3, r1
 80085ae:	d052      	beq.n	8008656 <DMA2_Stream1_IRQHandler+0x1d6>
 80085b0:	4b2f      	ldr	r3, [pc, #188]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80085b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4934      	ldr	r1, [pc, #208]	; (8008688 <DMA2_Stream1_IRQHandler+0x208>)
 80085b8:	428b      	cmp	r3, r1
 80085ba:	d04a      	beq.n	8008652 <DMA2_Stream1_IRQHandler+0x1d2>
 80085bc:	4b2c      	ldr	r3, [pc, #176]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80085be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4932      	ldr	r1, [pc, #200]	; (800868c <DMA2_Stream1_IRQHandler+0x20c>)
 80085c4:	428b      	cmp	r3, r1
 80085c6:	d041      	beq.n	800864c <DMA2_Stream1_IRQHandler+0x1cc>
 80085c8:	4b29      	ldr	r3, [pc, #164]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80085ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4930      	ldr	r1, [pc, #192]	; (8008690 <DMA2_Stream1_IRQHandler+0x210>)
 80085d0:	428b      	cmp	r3, r1
 80085d2:	d038      	beq.n	8008646 <DMA2_Stream1_IRQHandler+0x1c6>
 80085d4:	4b26      	ldr	r3, [pc, #152]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80085d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	492e      	ldr	r1, [pc, #184]	; (8008694 <DMA2_Stream1_IRQHandler+0x214>)
 80085dc:	428b      	cmp	r3, r1
 80085de:	d02f      	beq.n	8008640 <DMA2_Stream1_IRQHandler+0x1c0>
 80085e0:	4b23      	ldr	r3, [pc, #140]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80085e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	492c      	ldr	r1, [pc, #176]	; (8008698 <DMA2_Stream1_IRQHandler+0x218>)
 80085e8:	428b      	cmp	r3, r1
 80085ea:	d026      	beq.n	800863a <DMA2_Stream1_IRQHandler+0x1ba>
 80085ec:	4b20      	ldr	r3, [pc, #128]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80085ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	492a      	ldr	r1, [pc, #168]	; (800869c <DMA2_Stream1_IRQHandler+0x21c>)
 80085f4:	428b      	cmp	r3, r1
 80085f6:	d01d      	beq.n	8008634 <DMA2_Stream1_IRQHandler+0x1b4>
 80085f8:	4b1d      	ldr	r3, [pc, #116]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 80085fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4928      	ldr	r1, [pc, #160]	; (80086a0 <DMA2_Stream1_IRQHandler+0x220>)
 8008600:	428b      	cmp	r3, r1
 8008602:	d014      	beq.n	800862e <DMA2_Stream1_IRQHandler+0x1ae>
 8008604:	4b1a      	ldr	r3, [pc, #104]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 8008606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4926      	ldr	r1, [pc, #152]	; (80086a4 <DMA2_Stream1_IRQHandler+0x224>)
 800860c:	428b      	cmp	r3, r1
 800860e:	d00b      	beq.n	8008628 <DMA2_Stream1_IRQHandler+0x1a8>
 8008610:	4b17      	ldr	r3, [pc, #92]	; (8008670 <DMA2_Stream1_IRQHandler+0x1f0>)
 8008612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4924      	ldr	r1, [pc, #144]	; (80086a8 <DMA2_Stream1_IRQHandler+0x228>)
 8008618:	428b      	cmp	r3, r1
 800861a:	d102      	bne.n	8008622 <DMA2_Stream1_IRQHandler+0x1a2>
 800861c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008620:	e01e      	b.n	8008660 <DMA2_Stream1_IRQHandler+0x1e0>
 8008622:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008626:	e01b      	b.n	8008660 <DMA2_Stream1_IRQHandler+0x1e0>
 8008628:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800862c:	e018      	b.n	8008660 <DMA2_Stream1_IRQHandler+0x1e0>
 800862e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008632:	e015      	b.n	8008660 <DMA2_Stream1_IRQHandler+0x1e0>
 8008634:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008638:	e012      	b.n	8008660 <DMA2_Stream1_IRQHandler+0x1e0>
 800863a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800863e:	e00f      	b.n	8008660 <DMA2_Stream1_IRQHandler+0x1e0>
 8008640:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008644:	e00c      	b.n	8008660 <DMA2_Stream1_IRQHandler+0x1e0>
 8008646:	f44f 7300 	mov.w	r3, #512	; 0x200
 800864a:	e009      	b.n	8008660 <DMA2_Stream1_IRQHandler+0x1e0>
 800864c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008650:	e006      	b.n	8008660 <DMA2_Stream1_IRQHandler+0x1e0>
 8008652:	2308      	movs	r3, #8
 8008654:	e004      	b.n	8008660 <DMA2_Stream1_IRQHandler+0x1e0>
 8008656:	2308      	movs	r3, #8
 8008658:	e002      	b.n	8008660 <DMA2_Stream1_IRQHandler+0x1e0>
 800865a:	2308      	movs	r3, #8
 800865c:	e000      	b.n	8008660 <DMA2_Stream1_IRQHandler+0x1e0>
 800865e:	2308      	movs	r3, #8
 8008660:	4013      	ands	r3, r2
 8008662:	2b00      	cmp	r3, #0
 8008664:	bf14      	ite	ne
 8008666:	2301      	movne	r3, #1
 8008668:	2300      	moveq	r3, #0
 800866a:	b2db      	uxtb	r3, r3
 800866c:	e12b      	b.n	80088c6 <DMA2_Stream1_IRQHandler+0x446>
 800866e:	bf00      	nop
 8008670:	20000724 	.word	0x20000724
 8008674:	40026458 	.word	0x40026458
 8008678:	40026400 	.word	0x40026400
 800867c:	40026010 	.word	0x40026010
 8008680:	40026410 	.word	0x40026410
 8008684:	40026070 	.word	0x40026070
 8008688:	40026470 	.word	0x40026470
 800868c:	40026028 	.word	0x40026028
 8008690:	40026428 	.word	0x40026428
 8008694:	40026088 	.word	0x40026088
 8008698:	40026488 	.word	0x40026488
 800869c:	40026040 	.word	0x40026040
 80086a0:	40026440 	.word	0x40026440
 80086a4:	400260a0 	.word	0x400260a0
 80086a8:	400264a0 	.word	0x400264a0
 80086ac:	400260b8 	.word	0x400260b8
 80086b0:	4b72      	ldr	r3, [pc, #456]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 80086b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	461a      	mov	r2, r3
 80086b8:	4b71      	ldr	r3, [pc, #452]	; (8008880 <DMA2_Stream1_IRQHandler+0x400>)
 80086ba:	429a      	cmp	r2, r3
 80086bc:	d972      	bls.n	80087a4 <DMA2_Stream1_IRQHandler+0x324>
 80086be:	4b71      	ldr	r3, [pc, #452]	; (8008884 <DMA2_Stream1_IRQHandler+0x404>)
 80086c0:	685a      	ldr	r2, [r3, #4]
 80086c2:	4b6e      	ldr	r3, [pc, #440]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 80086c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	496f      	ldr	r1, [pc, #444]	; (8008888 <DMA2_Stream1_IRQHandler+0x408>)
 80086ca:	428b      	cmp	r3, r1
 80086cc:	d062      	beq.n	8008794 <DMA2_Stream1_IRQHandler+0x314>
 80086ce:	4b6b      	ldr	r3, [pc, #428]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 80086d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	496d      	ldr	r1, [pc, #436]	; (800888c <DMA2_Stream1_IRQHandler+0x40c>)
 80086d6:	428b      	cmp	r3, r1
 80086d8:	d05a      	beq.n	8008790 <DMA2_Stream1_IRQHandler+0x310>
 80086da:	4b68      	ldr	r3, [pc, #416]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 80086dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	496b      	ldr	r1, [pc, #428]	; (8008890 <DMA2_Stream1_IRQHandler+0x410>)
 80086e2:	428b      	cmp	r3, r1
 80086e4:	d052      	beq.n	800878c <DMA2_Stream1_IRQHandler+0x30c>
 80086e6:	4b65      	ldr	r3, [pc, #404]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 80086e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4969      	ldr	r1, [pc, #420]	; (8008894 <DMA2_Stream1_IRQHandler+0x414>)
 80086ee:	428b      	cmp	r3, r1
 80086f0:	d04a      	beq.n	8008788 <DMA2_Stream1_IRQHandler+0x308>
 80086f2:	4b62      	ldr	r3, [pc, #392]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 80086f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4967      	ldr	r1, [pc, #412]	; (8008898 <DMA2_Stream1_IRQHandler+0x418>)
 80086fa:	428b      	cmp	r3, r1
 80086fc:	d041      	beq.n	8008782 <DMA2_Stream1_IRQHandler+0x302>
 80086fe:	4b5f      	ldr	r3, [pc, #380]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 8008700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4965      	ldr	r1, [pc, #404]	; (800889c <DMA2_Stream1_IRQHandler+0x41c>)
 8008706:	428b      	cmp	r3, r1
 8008708:	d038      	beq.n	800877c <DMA2_Stream1_IRQHandler+0x2fc>
 800870a:	4b5c      	ldr	r3, [pc, #368]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 800870c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	4963      	ldr	r1, [pc, #396]	; (80088a0 <DMA2_Stream1_IRQHandler+0x420>)
 8008712:	428b      	cmp	r3, r1
 8008714:	d02f      	beq.n	8008776 <DMA2_Stream1_IRQHandler+0x2f6>
 8008716:	4b59      	ldr	r3, [pc, #356]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 8008718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4961      	ldr	r1, [pc, #388]	; (80088a4 <DMA2_Stream1_IRQHandler+0x424>)
 800871e:	428b      	cmp	r3, r1
 8008720:	d026      	beq.n	8008770 <DMA2_Stream1_IRQHandler+0x2f0>
 8008722:	4b56      	ldr	r3, [pc, #344]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 8008724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	495f      	ldr	r1, [pc, #380]	; (80088a8 <DMA2_Stream1_IRQHandler+0x428>)
 800872a:	428b      	cmp	r3, r1
 800872c:	d01d      	beq.n	800876a <DMA2_Stream1_IRQHandler+0x2ea>
 800872e:	4b53      	ldr	r3, [pc, #332]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 8008730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	495d      	ldr	r1, [pc, #372]	; (80088ac <DMA2_Stream1_IRQHandler+0x42c>)
 8008736:	428b      	cmp	r3, r1
 8008738:	d014      	beq.n	8008764 <DMA2_Stream1_IRQHandler+0x2e4>
 800873a:	4b50      	ldr	r3, [pc, #320]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 800873c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	495b      	ldr	r1, [pc, #364]	; (80088b0 <DMA2_Stream1_IRQHandler+0x430>)
 8008742:	428b      	cmp	r3, r1
 8008744:	d00b      	beq.n	800875e <DMA2_Stream1_IRQHandler+0x2de>
 8008746:	4b4d      	ldr	r3, [pc, #308]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 8008748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4959      	ldr	r1, [pc, #356]	; (80088b4 <DMA2_Stream1_IRQHandler+0x434>)
 800874e:	428b      	cmp	r3, r1
 8008750:	d102      	bne.n	8008758 <DMA2_Stream1_IRQHandler+0x2d8>
 8008752:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008756:	e01e      	b.n	8008796 <DMA2_Stream1_IRQHandler+0x316>
 8008758:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800875c:	e01b      	b.n	8008796 <DMA2_Stream1_IRQHandler+0x316>
 800875e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008762:	e018      	b.n	8008796 <DMA2_Stream1_IRQHandler+0x316>
 8008764:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008768:	e015      	b.n	8008796 <DMA2_Stream1_IRQHandler+0x316>
 800876a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800876e:	e012      	b.n	8008796 <DMA2_Stream1_IRQHandler+0x316>
 8008770:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008774:	e00f      	b.n	8008796 <DMA2_Stream1_IRQHandler+0x316>
 8008776:	f44f 7300 	mov.w	r3, #512	; 0x200
 800877a:	e00c      	b.n	8008796 <DMA2_Stream1_IRQHandler+0x316>
 800877c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008780:	e009      	b.n	8008796 <DMA2_Stream1_IRQHandler+0x316>
 8008782:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008786:	e006      	b.n	8008796 <DMA2_Stream1_IRQHandler+0x316>
 8008788:	2308      	movs	r3, #8
 800878a:	e004      	b.n	8008796 <DMA2_Stream1_IRQHandler+0x316>
 800878c:	2308      	movs	r3, #8
 800878e:	e002      	b.n	8008796 <DMA2_Stream1_IRQHandler+0x316>
 8008790:	2308      	movs	r3, #8
 8008792:	e000      	b.n	8008796 <DMA2_Stream1_IRQHandler+0x316>
 8008794:	2308      	movs	r3, #8
 8008796:	4013      	ands	r3, r2
 8008798:	2b00      	cmp	r3, #0
 800879a:	bf14      	ite	ne
 800879c:	2301      	movne	r3, #1
 800879e:	2300      	moveq	r3, #0
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	e090      	b.n	80088c6 <DMA2_Stream1_IRQHandler+0x446>
 80087a4:	4b37      	ldr	r3, [pc, #220]	; (8008884 <DMA2_Stream1_IRQHandler+0x404>)
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	4b34      	ldr	r3, [pc, #208]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 80087aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	4936      	ldr	r1, [pc, #216]	; (8008888 <DMA2_Stream1_IRQHandler+0x408>)
 80087b0:	428b      	cmp	r3, r1
 80087b2:	f000 8081 	beq.w	80088b8 <DMA2_Stream1_IRQHandler+0x438>
 80087b6:	4b31      	ldr	r3, [pc, #196]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 80087b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4933      	ldr	r1, [pc, #204]	; (800888c <DMA2_Stream1_IRQHandler+0x40c>)
 80087be:	428b      	cmp	r3, r1
 80087c0:	d05a      	beq.n	8008878 <DMA2_Stream1_IRQHandler+0x3f8>
 80087c2:	4b2e      	ldr	r3, [pc, #184]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 80087c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	4931      	ldr	r1, [pc, #196]	; (8008890 <DMA2_Stream1_IRQHandler+0x410>)
 80087ca:	428b      	cmp	r3, r1
 80087cc:	d052      	beq.n	8008874 <DMA2_Stream1_IRQHandler+0x3f4>
 80087ce:	4b2b      	ldr	r3, [pc, #172]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 80087d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	492f      	ldr	r1, [pc, #188]	; (8008894 <DMA2_Stream1_IRQHandler+0x414>)
 80087d6:	428b      	cmp	r3, r1
 80087d8:	d04a      	beq.n	8008870 <DMA2_Stream1_IRQHandler+0x3f0>
 80087da:	4b28      	ldr	r3, [pc, #160]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 80087dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	492d      	ldr	r1, [pc, #180]	; (8008898 <DMA2_Stream1_IRQHandler+0x418>)
 80087e2:	428b      	cmp	r3, r1
 80087e4:	d041      	beq.n	800886a <DMA2_Stream1_IRQHandler+0x3ea>
 80087e6:	4b25      	ldr	r3, [pc, #148]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 80087e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	492b      	ldr	r1, [pc, #172]	; (800889c <DMA2_Stream1_IRQHandler+0x41c>)
 80087ee:	428b      	cmp	r3, r1
 80087f0:	d038      	beq.n	8008864 <DMA2_Stream1_IRQHandler+0x3e4>
 80087f2:	4b22      	ldr	r3, [pc, #136]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 80087f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4929      	ldr	r1, [pc, #164]	; (80088a0 <DMA2_Stream1_IRQHandler+0x420>)
 80087fa:	428b      	cmp	r3, r1
 80087fc:	d02f      	beq.n	800885e <DMA2_Stream1_IRQHandler+0x3de>
 80087fe:	4b1f      	ldr	r3, [pc, #124]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 8008800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	4927      	ldr	r1, [pc, #156]	; (80088a4 <DMA2_Stream1_IRQHandler+0x424>)
 8008806:	428b      	cmp	r3, r1
 8008808:	d026      	beq.n	8008858 <DMA2_Stream1_IRQHandler+0x3d8>
 800880a:	4b1c      	ldr	r3, [pc, #112]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 800880c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4925      	ldr	r1, [pc, #148]	; (80088a8 <DMA2_Stream1_IRQHandler+0x428>)
 8008812:	428b      	cmp	r3, r1
 8008814:	d01d      	beq.n	8008852 <DMA2_Stream1_IRQHandler+0x3d2>
 8008816:	4b19      	ldr	r3, [pc, #100]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 8008818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4923      	ldr	r1, [pc, #140]	; (80088ac <DMA2_Stream1_IRQHandler+0x42c>)
 800881e:	428b      	cmp	r3, r1
 8008820:	d014      	beq.n	800884c <DMA2_Stream1_IRQHandler+0x3cc>
 8008822:	4b16      	ldr	r3, [pc, #88]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 8008824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4921      	ldr	r1, [pc, #132]	; (80088b0 <DMA2_Stream1_IRQHandler+0x430>)
 800882a:	428b      	cmp	r3, r1
 800882c:	d00b      	beq.n	8008846 <DMA2_Stream1_IRQHandler+0x3c6>
 800882e:	4b13      	ldr	r3, [pc, #76]	; (800887c <DMA2_Stream1_IRQHandler+0x3fc>)
 8008830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	491f      	ldr	r1, [pc, #124]	; (80088b4 <DMA2_Stream1_IRQHandler+0x434>)
 8008836:	428b      	cmp	r3, r1
 8008838:	d102      	bne.n	8008840 <DMA2_Stream1_IRQHandler+0x3c0>
 800883a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800883e:	e03c      	b.n	80088ba <DMA2_Stream1_IRQHandler+0x43a>
 8008840:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008844:	e039      	b.n	80088ba <DMA2_Stream1_IRQHandler+0x43a>
 8008846:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800884a:	e036      	b.n	80088ba <DMA2_Stream1_IRQHandler+0x43a>
 800884c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008850:	e033      	b.n	80088ba <DMA2_Stream1_IRQHandler+0x43a>
 8008852:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008856:	e030      	b.n	80088ba <DMA2_Stream1_IRQHandler+0x43a>
 8008858:	f44f 7300 	mov.w	r3, #512	; 0x200
 800885c:	e02d      	b.n	80088ba <DMA2_Stream1_IRQHandler+0x43a>
 800885e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008862:	e02a      	b.n	80088ba <DMA2_Stream1_IRQHandler+0x43a>
 8008864:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008868:	e027      	b.n	80088ba <DMA2_Stream1_IRQHandler+0x43a>
 800886a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800886e:	e024      	b.n	80088ba <DMA2_Stream1_IRQHandler+0x43a>
 8008870:	2308      	movs	r3, #8
 8008872:	e022      	b.n	80088ba <DMA2_Stream1_IRQHandler+0x43a>
 8008874:	2308      	movs	r3, #8
 8008876:	e020      	b.n	80088ba <DMA2_Stream1_IRQHandler+0x43a>
 8008878:	2308      	movs	r3, #8
 800887a:	e01e      	b.n	80088ba <DMA2_Stream1_IRQHandler+0x43a>
 800887c:	20000724 	.word	0x20000724
 8008880:	40026058 	.word	0x40026058
 8008884:	40026000 	.word	0x40026000
 8008888:	40026010 	.word	0x40026010
 800888c:	40026410 	.word	0x40026410
 8008890:	40026070 	.word	0x40026070
 8008894:	40026470 	.word	0x40026470
 8008898:	40026028 	.word	0x40026028
 800889c:	40026428 	.word	0x40026428
 80088a0:	40026088 	.word	0x40026088
 80088a4:	40026488 	.word	0x40026488
 80088a8:	40026040 	.word	0x40026040
 80088ac:	40026440 	.word	0x40026440
 80088b0:	400260a0 	.word	0x400260a0
 80088b4:	400264a0 	.word	0x400264a0
 80088b8:	2308      	movs	r3, #8
 80088ba:	4013      	ands	r3, r2
 80088bc:	2b00      	cmp	r3, #0
 80088be:	bf14      	ite	ne
 80088c0:	2301      	movne	r3, #1
 80088c2:	2300      	moveq	r3, #0
 80088c4:	b2db      	uxtb	r3, r3
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d002      	beq.n	80088d0 <DMA2_Stream1_IRQHandler+0x450>
  {
    UART_Emul_DMAError(&hdma_tx);
 80088ca:	4876      	ldr	r0, [pc, #472]	; (8008aa4 <DMA2_Stream1_IRQHandler+0x624>)
 80088cc:	f000 fe82 	bl	80095d4 <UART_Emul_DMAError>
  }

  /* Clear the transfer complete flag */
  __HAL_DMA_CLEAR_FLAG(TimHandle.hdma[TIM_DMA_ID_CC1], __HAL_DMA_GET_TC_FLAG_INDEX(TimHandle.hdma[TIM_DMA_ID_CC1]));
 80088d0:	4b75      	ldr	r3, [pc, #468]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 80088d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	461a      	mov	r2, r3
 80088d8:	4b74      	ldr	r3, [pc, #464]	; (8008aac <DMA2_Stream1_IRQHandler+0x62c>)
 80088da:	429a      	cmp	r2, r3
 80088dc:	d96c      	bls.n	80089b8 <DMA2_Stream1_IRQHandler+0x538>
 80088de:	4b72      	ldr	r3, [pc, #456]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 80088e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a72      	ldr	r2, [pc, #456]	; (8008ab0 <DMA2_Stream1_IRQHandler+0x630>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d062      	beq.n	80089b0 <DMA2_Stream1_IRQHandler+0x530>
 80088ea:	4b6f      	ldr	r3, [pc, #444]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 80088ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a70      	ldr	r2, [pc, #448]	; (8008ab4 <DMA2_Stream1_IRQHandler+0x634>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d05a      	beq.n	80089ac <DMA2_Stream1_IRQHandler+0x52c>
 80088f6:	4b6c      	ldr	r3, [pc, #432]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 80088f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	4a6e      	ldr	r2, [pc, #440]	; (8008ab8 <DMA2_Stream1_IRQHandler+0x638>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d052      	beq.n	80089a8 <DMA2_Stream1_IRQHandler+0x528>
 8008902:	4b69      	ldr	r3, [pc, #420]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a6c      	ldr	r2, [pc, #432]	; (8008abc <DMA2_Stream1_IRQHandler+0x63c>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d04a      	beq.n	80089a4 <DMA2_Stream1_IRQHandler+0x524>
 800890e:	4b66      	ldr	r3, [pc, #408]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a6a      	ldr	r2, [pc, #424]	; (8008ac0 <DMA2_Stream1_IRQHandler+0x640>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d041      	beq.n	800899e <DMA2_Stream1_IRQHandler+0x51e>
 800891a:	4b63      	ldr	r3, [pc, #396]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 800891c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4a68      	ldr	r2, [pc, #416]	; (8008ac4 <DMA2_Stream1_IRQHandler+0x644>)
 8008922:	4293      	cmp	r3, r2
 8008924:	d038      	beq.n	8008998 <DMA2_Stream1_IRQHandler+0x518>
 8008926:	4b60      	ldr	r3, [pc, #384]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a66      	ldr	r2, [pc, #408]	; (8008ac8 <DMA2_Stream1_IRQHandler+0x648>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d02f      	beq.n	8008992 <DMA2_Stream1_IRQHandler+0x512>
 8008932:	4b5d      	ldr	r3, [pc, #372]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	4a64      	ldr	r2, [pc, #400]	; (8008acc <DMA2_Stream1_IRQHandler+0x64c>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d026      	beq.n	800898c <DMA2_Stream1_IRQHandler+0x50c>
 800893e:	4b5a      	ldr	r3, [pc, #360]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	4a62      	ldr	r2, [pc, #392]	; (8008ad0 <DMA2_Stream1_IRQHandler+0x650>)
 8008946:	4293      	cmp	r3, r2
 8008948:	d01d      	beq.n	8008986 <DMA2_Stream1_IRQHandler+0x506>
 800894a:	4b57      	ldr	r3, [pc, #348]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 800894c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a60      	ldr	r2, [pc, #384]	; (8008ad4 <DMA2_Stream1_IRQHandler+0x654>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d014      	beq.n	8008980 <DMA2_Stream1_IRQHandler+0x500>
 8008956:	4b54      	ldr	r3, [pc, #336]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	4a5e      	ldr	r2, [pc, #376]	; (8008ad8 <DMA2_Stream1_IRQHandler+0x658>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d00b      	beq.n	800897a <DMA2_Stream1_IRQHandler+0x4fa>
 8008962:	4b51      	ldr	r3, [pc, #324]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a5c      	ldr	r2, [pc, #368]	; (8008adc <DMA2_Stream1_IRQHandler+0x65c>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d102      	bne.n	8008974 <DMA2_Stream1_IRQHandler+0x4f4>
 800896e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008972:	e01e      	b.n	80089b2 <DMA2_Stream1_IRQHandler+0x532>
 8008974:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008978:	e01b      	b.n	80089b2 <DMA2_Stream1_IRQHandler+0x532>
 800897a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800897e:	e018      	b.n	80089b2 <DMA2_Stream1_IRQHandler+0x532>
 8008980:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008984:	e015      	b.n	80089b2 <DMA2_Stream1_IRQHandler+0x532>
 8008986:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800898a:	e012      	b.n	80089b2 <DMA2_Stream1_IRQHandler+0x532>
 800898c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008990:	e00f      	b.n	80089b2 <DMA2_Stream1_IRQHandler+0x532>
 8008992:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008996:	e00c      	b.n	80089b2 <DMA2_Stream1_IRQHandler+0x532>
 8008998:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800899c:	e009      	b.n	80089b2 <DMA2_Stream1_IRQHandler+0x532>
 800899e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80089a2:	e006      	b.n	80089b2 <DMA2_Stream1_IRQHandler+0x532>
 80089a4:	2320      	movs	r3, #32
 80089a6:	e004      	b.n	80089b2 <DMA2_Stream1_IRQHandler+0x532>
 80089a8:	2320      	movs	r3, #32
 80089aa:	e002      	b.n	80089b2 <DMA2_Stream1_IRQHandler+0x532>
 80089ac:	2320      	movs	r3, #32
 80089ae:	e000      	b.n	80089b2 <DMA2_Stream1_IRQHandler+0x532>
 80089b0:	2320      	movs	r3, #32
 80089b2:	4a4b      	ldr	r2, [pc, #300]	; (8008ae0 <DMA2_Stream1_IRQHandler+0x660>)
 80089b4:	60d3      	str	r3, [r2, #12]
 80089b6:	e177      	b.n	8008ca8 <DMA2_Stream1_IRQHandler+0x828>
 80089b8:	4b3b      	ldr	r3, [pc, #236]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 80089ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	461a      	mov	r2, r3
 80089c0:	4b48      	ldr	r3, [pc, #288]	; (8008ae4 <DMA2_Stream1_IRQHandler+0x664>)
 80089c2:	429a      	cmp	r2, r3
 80089c4:	f240 8090 	bls.w	8008ae8 <DMA2_Stream1_IRQHandler+0x668>
 80089c8:	4b37      	ldr	r3, [pc, #220]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 80089ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4a38      	ldr	r2, [pc, #224]	; (8008ab0 <DMA2_Stream1_IRQHandler+0x630>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	d062      	beq.n	8008a9a <DMA2_Stream1_IRQHandler+0x61a>
 80089d4:	4b34      	ldr	r3, [pc, #208]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 80089d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a36      	ldr	r2, [pc, #216]	; (8008ab4 <DMA2_Stream1_IRQHandler+0x634>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d05a      	beq.n	8008a96 <DMA2_Stream1_IRQHandler+0x616>
 80089e0:	4b31      	ldr	r3, [pc, #196]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 80089e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	4a34      	ldr	r2, [pc, #208]	; (8008ab8 <DMA2_Stream1_IRQHandler+0x638>)
 80089e8:	4293      	cmp	r3, r2
 80089ea:	d052      	beq.n	8008a92 <DMA2_Stream1_IRQHandler+0x612>
 80089ec:	4b2e      	ldr	r3, [pc, #184]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 80089ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a32      	ldr	r2, [pc, #200]	; (8008abc <DMA2_Stream1_IRQHandler+0x63c>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d04a      	beq.n	8008a8e <DMA2_Stream1_IRQHandler+0x60e>
 80089f8:	4b2b      	ldr	r3, [pc, #172]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 80089fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a30      	ldr	r2, [pc, #192]	; (8008ac0 <DMA2_Stream1_IRQHandler+0x640>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d041      	beq.n	8008a88 <DMA2_Stream1_IRQHandler+0x608>
 8008a04:	4b28      	ldr	r3, [pc, #160]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4a2e      	ldr	r2, [pc, #184]	; (8008ac4 <DMA2_Stream1_IRQHandler+0x644>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d038      	beq.n	8008a82 <DMA2_Stream1_IRQHandler+0x602>
 8008a10:	4b25      	ldr	r3, [pc, #148]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a2c      	ldr	r2, [pc, #176]	; (8008ac8 <DMA2_Stream1_IRQHandler+0x648>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d02f      	beq.n	8008a7c <DMA2_Stream1_IRQHandler+0x5fc>
 8008a1c:	4b22      	ldr	r3, [pc, #136]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4a2a      	ldr	r2, [pc, #168]	; (8008acc <DMA2_Stream1_IRQHandler+0x64c>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d026      	beq.n	8008a76 <DMA2_Stream1_IRQHandler+0x5f6>
 8008a28:	4b1f      	ldr	r3, [pc, #124]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a28      	ldr	r2, [pc, #160]	; (8008ad0 <DMA2_Stream1_IRQHandler+0x650>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d01d      	beq.n	8008a70 <DMA2_Stream1_IRQHandler+0x5f0>
 8008a34:	4b1c      	ldr	r3, [pc, #112]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a26      	ldr	r2, [pc, #152]	; (8008ad4 <DMA2_Stream1_IRQHandler+0x654>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d014      	beq.n	8008a6a <DMA2_Stream1_IRQHandler+0x5ea>
 8008a40:	4b19      	ldr	r3, [pc, #100]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	4a24      	ldr	r2, [pc, #144]	; (8008ad8 <DMA2_Stream1_IRQHandler+0x658>)
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d00b      	beq.n	8008a64 <DMA2_Stream1_IRQHandler+0x5e4>
 8008a4c:	4b16      	ldr	r3, [pc, #88]	; (8008aa8 <DMA2_Stream1_IRQHandler+0x628>)
 8008a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a22      	ldr	r2, [pc, #136]	; (8008adc <DMA2_Stream1_IRQHandler+0x65c>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d102      	bne.n	8008a5e <DMA2_Stream1_IRQHandler+0x5de>
 8008a58:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a5c:	e01e      	b.n	8008a9c <DMA2_Stream1_IRQHandler+0x61c>
 8008a5e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008a62:	e01b      	b.n	8008a9c <DMA2_Stream1_IRQHandler+0x61c>
 8008a64:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a68:	e018      	b.n	8008a9c <DMA2_Stream1_IRQHandler+0x61c>
 8008a6a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a6e:	e015      	b.n	8008a9c <DMA2_Stream1_IRQHandler+0x61c>
 8008a70:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a74:	e012      	b.n	8008a9c <DMA2_Stream1_IRQHandler+0x61c>
 8008a76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a7a:	e00f      	b.n	8008a9c <DMA2_Stream1_IRQHandler+0x61c>
 8008a7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a80:	e00c      	b.n	8008a9c <DMA2_Stream1_IRQHandler+0x61c>
 8008a82:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a86:	e009      	b.n	8008a9c <DMA2_Stream1_IRQHandler+0x61c>
 8008a88:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a8c:	e006      	b.n	8008a9c <DMA2_Stream1_IRQHandler+0x61c>
 8008a8e:	2320      	movs	r3, #32
 8008a90:	e004      	b.n	8008a9c <DMA2_Stream1_IRQHandler+0x61c>
 8008a92:	2320      	movs	r3, #32
 8008a94:	e002      	b.n	8008a9c <DMA2_Stream1_IRQHandler+0x61c>
 8008a96:	2320      	movs	r3, #32
 8008a98:	e000      	b.n	8008a9c <DMA2_Stream1_IRQHandler+0x61c>
 8008a9a:	2320      	movs	r3, #32
 8008a9c:	4a10      	ldr	r2, [pc, #64]	; (8008ae0 <DMA2_Stream1_IRQHandler+0x660>)
 8008a9e:	6093      	str	r3, [r2, #8]
 8008aa0:	e102      	b.n	8008ca8 <DMA2_Stream1_IRQHandler+0x828>
 8008aa2:	bf00      	nop
 8008aa4:	20000664 	.word	0x20000664
 8008aa8:	20000724 	.word	0x20000724
 8008aac:	40026458 	.word	0x40026458
 8008ab0:	40026010 	.word	0x40026010
 8008ab4:	40026410 	.word	0x40026410
 8008ab8:	40026070 	.word	0x40026070
 8008abc:	40026470 	.word	0x40026470
 8008ac0:	40026028 	.word	0x40026028
 8008ac4:	40026428 	.word	0x40026428
 8008ac8:	40026088 	.word	0x40026088
 8008acc:	40026488 	.word	0x40026488
 8008ad0:	40026040 	.word	0x40026040
 8008ad4:	40026440 	.word	0x40026440
 8008ad8:	400260a0 	.word	0x400260a0
 8008adc:	400264a0 	.word	0x400264a0
 8008ae0:	40026400 	.word	0x40026400
 8008ae4:	400260b8 	.word	0x400260b8
 8008ae8:	4b74      	ldr	r3, [pc, #464]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	461a      	mov	r2, r3
 8008af0:	4b73      	ldr	r3, [pc, #460]	; (8008cc0 <DMA2_Stream1_IRQHandler+0x840>)
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d96c      	bls.n	8008bd0 <DMA2_Stream1_IRQHandler+0x750>
 8008af6:	4b71      	ldr	r3, [pc, #452]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	4a71      	ldr	r2, [pc, #452]	; (8008cc4 <DMA2_Stream1_IRQHandler+0x844>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d062      	beq.n	8008bc8 <DMA2_Stream1_IRQHandler+0x748>
 8008b02:	4b6e      	ldr	r3, [pc, #440]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	4a6f      	ldr	r2, [pc, #444]	; (8008cc8 <DMA2_Stream1_IRQHandler+0x848>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d05a      	beq.n	8008bc4 <DMA2_Stream1_IRQHandler+0x744>
 8008b0e:	4b6b      	ldr	r3, [pc, #428]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a6d      	ldr	r2, [pc, #436]	; (8008ccc <DMA2_Stream1_IRQHandler+0x84c>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d052      	beq.n	8008bc0 <DMA2_Stream1_IRQHandler+0x740>
 8008b1a:	4b68      	ldr	r3, [pc, #416]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	4a6b      	ldr	r2, [pc, #428]	; (8008cd0 <DMA2_Stream1_IRQHandler+0x850>)
 8008b22:	4293      	cmp	r3, r2
 8008b24:	d04a      	beq.n	8008bbc <DMA2_Stream1_IRQHandler+0x73c>
 8008b26:	4b65      	ldr	r3, [pc, #404]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a69      	ldr	r2, [pc, #420]	; (8008cd4 <DMA2_Stream1_IRQHandler+0x854>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d041      	beq.n	8008bb6 <DMA2_Stream1_IRQHandler+0x736>
 8008b32:	4b62      	ldr	r3, [pc, #392]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4a67      	ldr	r2, [pc, #412]	; (8008cd8 <DMA2_Stream1_IRQHandler+0x858>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d038      	beq.n	8008bb0 <DMA2_Stream1_IRQHandler+0x730>
 8008b3e:	4b5f      	ldr	r3, [pc, #380]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4a65      	ldr	r2, [pc, #404]	; (8008cdc <DMA2_Stream1_IRQHandler+0x85c>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d02f      	beq.n	8008baa <DMA2_Stream1_IRQHandler+0x72a>
 8008b4a:	4b5c      	ldr	r3, [pc, #368]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a63      	ldr	r2, [pc, #396]	; (8008ce0 <DMA2_Stream1_IRQHandler+0x860>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d026      	beq.n	8008ba4 <DMA2_Stream1_IRQHandler+0x724>
 8008b56:	4b59      	ldr	r3, [pc, #356]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a61      	ldr	r2, [pc, #388]	; (8008ce4 <DMA2_Stream1_IRQHandler+0x864>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d01d      	beq.n	8008b9e <DMA2_Stream1_IRQHandler+0x71e>
 8008b62:	4b56      	ldr	r3, [pc, #344]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4a5f      	ldr	r2, [pc, #380]	; (8008ce8 <DMA2_Stream1_IRQHandler+0x868>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d014      	beq.n	8008b98 <DMA2_Stream1_IRQHandler+0x718>
 8008b6e:	4b53      	ldr	r3, [pc, #332]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a5d      	ldr	r2, [pc, #372]	; (8008cec <DMA2_Stream1_IRQHandler+0x86c>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d00b      	beq.n	8008b92 <DMA2_Stream1_IRQHandler+0x712>
 8008b7a:	4b50      	ldr	r3, [pc, #320]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a5b      	ldr	r2, [pc, #364]	; (8008cf0 <DMA2_Stream1_IRQHandler+0x870>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d102      	bne.n	8008b8c <DMA2_Stream1_IRQHandler+0x70c>
 8008b86:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b8a:	e01e      	b.n	8008bca <DMA2_Stream1_IRQHandler+0x74a>
 8008b8c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008b90:	e01b      	b.n	8008bca <DMA2_Stream1_IRQHandler+0x74a>
 8008b92:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b96:	e018      	b.n	8008bca <DMA2_Stream1_IRQHandler+0x74a>
 8008b98:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b9c:	e015      	b.n	8008bca <DMA2_Stream1_IRQHandler+0x74a>
 8008b9e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008ba2:	e012      	b.n	8008bca <DMA2_Stream1_IRQHandler+0x74a>
 8008ba4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ba8:	e00f      	b.n	8008bca <DMA2_Stream1_IRQHandler+0x74a>
 8008baa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008bae:	e00c      	b.n	8008bca <DMA2_Stream1_IRQHandler+0x74a>
 8008bb0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008bb4:	e009      	b.n	8008bca <DMA2_Stream1_IRQHandler+0x74a>
 8008bb6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008bba:	e006      	b.n	8008bca <DMA2_Stream1_IRQHandler+0x74a>
 8008bbc:	2320      	movs	r3, #32
 8008bbe:	e004      	b.n	8008bca <DMA2_Stream1_IRQHandler+0x74a>
 8008bc0:	2320      	movs	r3, #32
 8008bc2:	e002      	b.n	8008bca <DMA2_Stream1_IRQHandler+0x74a>
 8008bc4:	2320      	movs	r3, #32
 8008bc6:	e000      	b.n	8008bca <DMA2_Stream1_IRQHandler+0x74a>
 8008bc8:	2320      	movs	r3, #32
 8008bca:	4a4a      	ldr	r2, [pc, #296]	; (8008cf4 <DMA2_Stream1_IRQHandler+0x874>)
 8008bcc:	60d3      	str	r3, [r2, #12]
 8008bce:	e06b      	b.n	8008ca8 <DMA2_Stream1_IRQHandler+0x828>
 8008bd0:	4b3a      	ldr	r3, [pc, #232]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4a3b      	ldr	r2, [pc, #236]	; (8008cc4 <DMA2_Stream1_IRQHandler+0x844>)
 8008bd8:	4293      	cmp	r3, r2
 8008bda:	d062      	beq.n	8008ca2 <DMA2_Stream1_IRQHandler+0x822>
 8008bdc:	4b37      	ldr	r3, [pc, #220]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	4a39      	ldr	r2, [pc, #228]	; (8008cc8 <DMA2_Stream1_IRQHandler+0x848>)
 8008be4:	4293      	cmp	r3, r2
 8008be6:	d05a      	beq.n	8008c9e <DMA2_Stream1_IRQHandler+0x81e>
 8008be8:	4b34      	ldr	r3, [pc, #208]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4a37      	ldr	r2, [pc, #220]	; (8008ccc <DMA2_Stream1_IRQHandler+0x84c>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d052      	beq.n	8008c9a <DMA2_Stream1_IRQHandler+0x81a>
 8008bf4:	4b31      	ldr	r3, [pc, #196]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	4a35      	ldr	r2, [pc, #212]	; (8008cd0 <DMA2_Stream1_IRQHandler+0x850>)
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	d04a      	beq.n	8008c96 <DMA2_Stream1_IRQHandler+0x816>
 8008c00:	4b2e      	ldr	r3, [pc, #184]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a33      	ldr	r2, [pc, #204]	; (8008cd4 <DMA2_Stream1_IRQHandler+0x854>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d041      	beq.n	8008c90 <DMA2_Stream1_IRQHandler+0x810>
 8008c0c:	4b2b      	ldr	r3, [pc, #172]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	4a31      	ldr	r2, [pc, #196]	; (8008cd8 <DMA2_Stream1_IRQHandler+0x858>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d038      	beq.n	8008c8a <DMA2_Stream1_IRQHandler+0x80a>
 8008c18:	4b28      	ldr	r3, [pc, #160]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	4a2f      	ldr	r2, [pc, #188]	; (8008cdc <DMA2_Stream1_IRQHandler+0x85c>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d02f      	beq.n	8008c84 <DMA2_Stream1_IRQHandler+0x804>
 8008c24:	4b25      	ldr	r3, [pc, #148]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a2d      	ldr	r2, [pc, #180]	; (8008ce0 <DMA2_Stream1_IRQHandler+0x860>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d026      	beq.n	8008c7e <DMA2_Stream1_IRQHandler+0x7fe>
 8008c30:	4b22      	ldr	r3, [pc, #136]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a2b      	ldr	r2, [pc, #172]	; (8008ce4 <DMA2_Stream1_IRQHandler+0x864>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d01d      	beq.n	8008c78 <DMA2_Stream1_IRQHandler+0x7f8>
 8008c3c:	4b1f      	ldr	r3, [pc, #124]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008c3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a29      	ldr	r2, [pc, #164]	; (8008ce8 <DMA2_Stream1_IRQHandler+0x868>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d014      	beq.n	8008c72 <DMA2_Stream1_IRQHandler+0x7f2>
 8008c48:	4b1c      	ldr	r3, [pc, #112]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	4a27      	ldr	r2, [pc, #156]	; (8008cec <DMA2_Stream1_IRQHandler+0x86c>)
 8008c50:	4293      	cmp	r3, r2
 8008c52:	d00b      	beq.n	8008c6c <DMA2_Stream1_IRQHandler+0x7ec>
 8008c54:	4b19      	ldr	r3, [pc, #100]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	4a25      	ldr	r2, [pc, #148]	; (8008cf0 <DMA2_Stream1_IRQHandler+0x870>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d102      	bne.n	8008c66 <DMA2_Stream1_IRQHandler+0x7e6>
 8008c60:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c64:	e01e      	b.n	8008ca4 <DMA2_Stream1_IRQHandler+0x824>
 8008c66:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008c6a:	e01b      	b.n	8008ca4 <DMA2_Stream1_IRQHandler+0x824>
 8008c6c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c70:	e018      	b.n	8008ca4 <DMA2_Stream1_IRQHandler+0x824>
 8008c72:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c76:	e015      	b.n	8008ca4 <DMA2_Stream1_IRQHandler+0x824>
 8008c78:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c7c:	e012      	b.n	8008ca4 <DMA2_Stream1_IRQHandler+0x824>
 8008c7e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c82:	e00f      	b.n	8008ca4 <DMA2_Stream1_IRQHandler+0x824>
 8008c84:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c88:	e00c      	b.n	8008ca4 <DMA2_Stream1_IRQHandler+0x824>
 8008c8a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c8e:	e009      	b.n	8008ca4 <DMA2_Stream1_IRQHandler+0x824>
 8008c90:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c94:	e006      	b.n	8008ca4 <DMA2_Stream1_IRQHandler+0x824>
 8008c96:	2320      	movs	r3, #32
 8008c98:	e004      	b.n	8008ca4 <DMA2_Stream1_IRQHandler+0x824>
 8008c9a:	2320      	movs	r3, #32
 8008c9c:	e002      	b.n	8008ca4 <DMA2_Stream1_IRQHandler+0x824>
 8008c9e:	2320      	movs	r3, #32
 8008ca0:	e000      	b.n	8008ca4 <DMA2_Stream1_IRQHandler+0x824>
 8008ca2:	2320      	movs	r3, #32
 8008ca4:	4a13      	ldr	r2, [pc, #76]	; (8008cf4 <DMA2_Stream1_IRQHandler+0x874>)
 8008ca6:	6093      	str	r3, [r2, #8]
   
  /* Transfer complete callback */
  TimHandle.hdma[TIM_DMA_ID_CC1]->XferCpltCallback(TimHandle.hdma[TIM_DMA_ID_CC1]);
 8008ca8:	4b04      	ldr	r3, [pc, #16]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cae:	4a03      	ldr	r2, [pc, #12]	; (8008cbc <DMA2_Stream1_IRQHandler+0x83c>)
 8008cb0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008cb2:	4610      	mov	r0, r2
 8008cb4:	4798      	blx	r3
}
 8008cb6:	bf00      	nop
 8008cb8:	bd80      	pop	{r7, pc}
 8008cba:	bf00      	nop
 8008cbc:	20000724 	.word	0x20000724
 8008cc0:	40026058 	.word	0x40026058
 8008cc4:	40026010 	.word	0x40026010
 8008cc8:	40026410 	.word	0x40026410
 8008ccc:	40026070 	.word	0x40026070
 8008cd0:	40026470 	.word	0x40026470
 8008cd4:	40026028 	.word	0x40026028
 8008cd8:	40026428 	.word	0x40026428
 8008cdc:	40026088 	.word	0x40026088
 8008ce0:	40026488 	.word	0x40026488
 8008ce4:	40026040 	.word	0x40026040
 8008ce8:	40026440 	.word	0x40026440
 8008cec:	400260a0 	.word	0x400260a0
 8008cf0:	400264a0 	.word	0x400264a0
 8008cf4:	40026000 	.word	0x40026000

08008cf8 <UART_Emul_DMAReceiveCplt>:
  * @brief  This function is executed in case of Receive Complete for last frame.
  * @param  None
  * @retval None
  */
static void UART_Emul_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008cf8:	b5b0      	push	{r4, r5, r7, lr}
 8008cfa:	b084      	sub	sp, #16
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpformat = 0;
 8008d00:	2300      	movs	r3, #0
 8008d02:	60fb      	str	r3, [r7, #12]
  uint32_t tmpdata = 0;
 8008d04:	2300      	movs	r3, #0
 8008d06:	60bb      	str	r3, [r7, #8]
//	Log_Info((uint8_t*)"x",1);
  if (huart_emul->RxXferCount > huart_emul->RxXferSize)
 8008d08:	4b32      	ldr	r3, [pc, #200]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8008d0e:	4b31      	ldr	r3, [pc, #196]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	8c1b      	ldrh	r3, [r3, #32]
 8008d14:	429a      	cmp	r2, r3
 8008d16:	d958      	bls.n	8008dca <UART_Emul_DMAReceiveCplt+0xd2>
  {
    /*Disable EXTI line Rx  */
//    EXTI->IMR &= ~huart_emul->Init.RxPinNumber;
    /* Disable the Peripheral */
    __HAL_DMA_DISABLE(&hdma_rx);
 8008d18:	4b2f      	ldr	r3, [pc, #188]	; (8008dd8 <UART_Emul_DMAReceiveCplt+0xe0>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	681a      	ldr	r2, [r3, #0]
 8008d1e:	4b2e      	ldr	r3, [pc, #184]	; (8008dd8 <UART_Emul_DMAReceiveCplt+0xe0>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f022 0201 	bic.w	r2, r2, #1
 8008d26:	601a      	str	r2, [r3, #0]

    /* Disable the TIM Update DMA request */
    __HAL_TIM_DISABLE_DMA(&TimHandle, TIM_DMA_CC2);
 8008d28:	4b2c      	ldr	r3, [pc, #176]	; (8008ddc <UART_Emul_DMAReceiveCplt+0xe4>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	68da      	ldr	r2, [r3, #12]
 8008d2e:	4b2b      	ldr	r3, [pc, #172]	; (8008ddc <UART_Emul_DMAReceiveCplt+0xe4>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d36:	60da      	str	r2, [r3, #12]
    if ((huart_emul->RxXferCount % 2) == 0)
 8008d38:	4b26      	ldr	r3, [pc, #152]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8008d3e:	f003 0301 	and.w	r3, r3, #1
 8008d42:	b29b      	uxth	r3, r3
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d102      	bne.n	8008d4e <UART_Emul_DMAReceiveCplt+0x56>
    {
      tmpformat = (uint32_t)pFirstBuffer_Rx;
 8008d48:	4b25      	ldr	r3, [pc, #148]	; (8008de0 <UART_Emul_DMAReceiveCplt+0xe8>)
 8008d4a:	60fb      	str	r3, [r7, #12]
 8008d4c:	e001      	b.n	8008d52 <UART_Emul_DMAReceiveCplt+0x5a>
    }
    else
    {
      tmpformat = (uint32_t)pSecondBuffer_Rx;
 8008d4e:	4b25      	ldr	r3, [pc, #148]	; (8008de4 <UART_Emul_DMAReceiveCplt+0xec>)
 8008d50:	60fb      	str	r3, [r7, #12]
    }
 
    /* Formatted Last Frame */
    *(uint8_t*)((huart_emul->pRxBuffPtr) + (huart_emul->RxXferCount - 2)) = UART_Emul_ReceiveFormatFrame(huart_emul, (uint32_t*)tmpformat, (uint8_t)tmpdata);
 8008d52:	4b20      	ldr	r3, [pc, #128]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008d54:	6818      	ldr	r0, [r3, #0]
 8008d56:	68f9      	ldr	r1, [r7, #12]
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	b2dd      	uxtb	r5, r3
 8008d5c:	4b1d      	ldr	r3, [pc, #116]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	69da      	ldr	r2, [r3, #28]
 8008d62:	4b1c      	ldr	r3, [pc, #112]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8008d68:	3b02      	subs	r3, #2
 8008d6a:	18d4      	adds	r4, r2, r3
 8008d6c:	462a      	mov	r2, r5
 8008d6e:	f000 f9bf 	bl	80090f0 <UART_Emul_ReceiveFormatFrame>
 8008d72:	4603      	mov	r3, r0
 8008d74:	7023      	strb	r3, [r4, #0]

    /* Set RC falg receiver complete */
    __HAL_UART_EMUL_SET_FLAG(huart_emul, UART_EMUL_FLAG_RC);
 8008d76:	4b17      	ldr	r3, [pc, #92]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	781b      	ldrb	r3, [r3, #0]
 8008d7c:	b2da      	uxtb	r2, r3
 8008d7e:	4b15      	ldr	r3, [pc, #84]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	f042 0201 	orr.w	r2, r2, #1
 8008d86:	b2d2      	uxtb	r2, r2
 8008d88:	701a      	strb	r2, [r3, #0]

    /* De_Initialize counter frame for Rx */
    huart_emul->RxXferCount = 0;
 8008d8a:	4b12      	ldr	r3, [pc, #72]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	845a      	strh	r2, [r3, #34]	; 0x22

    /* Initialize the UART Emulation  state */
    huart_emul->ErrorCode = HAL_UART_EMUL_ERROR_NONE;
 8008d92:	4b10      	ldr	r3, [pc, #64]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	2200      	movs	r2, #0
 8008d98:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Check if a transmit process is ongoing or not */
    if (huart_emul->State == HAL_UART_EMUL_STATE_BUSY_TX_RX)
 8008d9c:	4b0d      	ldr	r3, [pc, #52]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	2b10      	cmp	r3, #16
 8008da8:	d105      	bne.n	8008db6 <UART_Emul_DMAReceiveCplt+0xbe>
    {
      huart_emul->State = HAL_UART_EMUL_STATE_BUSY_TX;
 8008daa:	4b0a      	ldr	r3, [pc, #40]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	2204      	movs	r2, #4
 8008db0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8008db4:	e004      	b.n	8008dc0 <UART_Emul_DMAReceiveCplt+0xc8>
    }
    else
    {
      huart_emul->State = HAL_UART_EMUL_STATE_READY;
 8008db6:	4b07      	ldr	r3, [pc, #28]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	2201      	movs	r2, #1
 8008dbc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    }

    /* Handle for UART Emulation Receive Complete */
//		Log_Info((uint8_t*)"y",1);
    HAL_UART_Emul_RxCpltCallback(huart_emul);
 8008dc0:	4b04      	ldr	r3, [pc, #16]	; (8008dd4 <UART_Emul_DMAReceiveCplt+0xdc>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	f7fe fc1f 	bl	8007608 <HAL_UART_Emul_RxCpltCallback>
//		Log_Info((uint8_t*)"z",1);
  }
}
 8008dca:	bf00      	nop
 8008dcc:	3710      	adds	r7, #16
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bdb0      	pop	{r4, r5, r7, pc}
 8008dd2:	bf00      	nop
 8008dd4:	20000764 	.word	0x20000764
 8008dd8:	200006c4 	.word	0x200006c4
 8008ddc:	20000724 	.word	0x20000724
 8008de0:	20000768 	.word	0x20000768
 8008de4:	20000798 	.word	0x20000798

08008de8 <UART_Emul_ReceiveFrame>:
 * @param  huart: UART Emulation handle
 * @param  pData: Frame to be Received
 * @retval None
*/
static void UART_Emul_ReceiveFrame(UART_Emul_HandleTypeDef *huart, uint32_t *pData)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b087      	sub	sp, #28
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
 8008df0:	6039      	str	r1, [r7, #0]
  uint32_t tmp_sr =0;
 8008df2:	2300      	movs	r3, #0
 8008df4:	617b      	str	r3, [r7, #20]
  uint32_t tmp_ds =0;
 8008df6:	2300      	movs	r3, #0
 8008df8:	613b      	str	r3, [r7, #16]
  uint32_t tmp_size =0;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_arr =0;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	60bb      	str	r3, [r7, #8]

	tmp_arr = TIM1->ARR;
 8008e02:	4b33      	ldr	r3, [pc, #204]	; (8008ed0 <UART_Emul_ReceiveFrame+0xe8>)
 8008e04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e06:	60bb      	str	r3, [r7, #8]
  tmp_ds = (uint32_t)pData;
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	613b      	str	r3, [r7, #16]
  tmp_sr = (uint32_t) & (huart->RxPortName->IDR);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e10:	3310      	adds	r3, #16
 8008e12:	617b      	str	r3, [r7, #20]
  tmp_size =  __HAL_UART_EMUL_FRAME_LENGTH(huart);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	7b1b      	ldrb	r3, [r3, #12]
 8008e18:	b29a      	uxth	r2, r3
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	7b5b      	ldrb	r3, [r3, #13]
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	4413      	add	r3, r2
 8008e22:	b29b      	uxth	r3, r3
 8008e24:	3301      	adds	r3, #1
 8008e26:	b29b      	uxth	r3, r3
 8008e28:	60fb      	str	r3, [r7, #12]

  /* Enable the transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(&hdma_rx, DMA_IT_TC);
 8008e2a:	4b2a      	ldr	r3, [pc, #168]	; (8008ed4 <UART_Emul_ReceiveFrame+0xec>)
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	681a      	ldr	r2, [r3, #0]
 8008e30:	4b28      	ldr	r3, [pc, #160]	; (8008ed4 <UART_Emul_ReceiveFrame+0xec>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f042 0210 	orr.w	r2, r2, #16
 8008e38:	601a      	str	r2, [r3, #0]

  /* Enable the transfer Error interrupt */
  __HAL_DMA_ENABLE_IT(&hdma_rx, DMA_IT_TE);
 8008e3a:	4b26      	ldr	r3, [pc, #152]	; (8008ed4 <UART_Emul_ReceiveFrame+0xec>)
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	681a      	ldr	r2, [r3, #0]
 8008e40:	4b24      	ldr	r3, [pc, #144]	; (8008ed4 <UART_Emul_ReceiveFrame+0xec>)
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f042 0204 	orr.w	r2, r2, #4
 8008e48:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma_rx.Instance->NDTR = tmp_size;
 8008e4a:	4b22      	ldr	r3, [pc, #136]	; (8008ed4 <UART_Emul_ReceiveFrame+0xec>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	68fa      	ldr	r2, [r7, #12]
 8008e50:	605a      	str	r2, [r3, #4]

  /* Configure DMA Stream source address */
  hdma_rx.Instance->PAR = tmp_sr;
 8008e52:	4b20      	ldr	r3, [pc, #128]	; (8008ed4 <UART_Emul_ReceiveFrame+0xec>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	697a      	ldr	r2, [r7, #20]
 8008e58:	609a      	str	r2, [r3, #8]

  /* Configure DMA Stream destination address */
  hdma_rx.Instance->M0AR = tmp_ds;
 8008e5a:	4b1e      	ldr	r3, [pc, #120]	; (8008ed4 <UART_Emul_ReceiveFrame+0xec>)
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	693a      	ldr	r2, [r7, #16]
 8008e60:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_DMA_ENABLE(&hdma_rx);
 8008e62:	4b1c      	ldr	r3, [pc, #112]	; (8008ed4 <UART_Emul_ReceiveFrame+0xec>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	681a      	ldr	r2, [r3, #0]
 8008e68:	4b1a      	ldr	r3, [pc, #104]	; (8008ed4 <UART_Emul_ReceiveFrame+0xec>)
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f042 0201 	orr.w	r2, r2, #1
 8008e70:	601a      	str	r2, [r3, #0]

  if ((huart_emul->RxXferCount == 1)||(huart->State != HAL_UART_EMUL_STATE_BUSY_TX_RX))
 8008e72:	4b19      	ldr	r3, [pc, #100]	; (8008ed8 <UART_Emul_ReceiveFrame+0xf0>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8008e78:	2b01      	cmp	r3, #1
 8008e7a:	d005      	beq.n	8008e88 <UART_Emul_ReceiveFrame+0xa0>
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8008e82:	b2db      	uxtb	r3, r3
 8008e84:	2b10      	cmp	r3, #16
 8008e86:	d00d      	beq.n	8008ea4 <UART_Emul_ReceiveFrame+0xbc>
  {
    TIM1->CCR2 = ((TIM1->CNT + (tmp_arr / 2)) % tmp_arr);
 8008e88:	4b11      	ldr	r3, [pc, #68]	; (8008ed0 <UART_Emul_ReceiveFrame+0xe8>)
 8008e8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	085b      	lsrs	r3, r3, #1
 8008e90:	4413      	add	r3, r2
 8008e92:	480f      	ldr	r0, [pc, #60]	; (8008ed0 <UART_Emul_ReceiveFrame+0xe8>)
 8008e94:	68ba      	ldr	r2, [r7, #8]
 8008e96:	fbb3 f2f2 	udiv	r2, r3, r2
 8008e9a:	68b9      	ldr	r1, [r7, #8]
 8008e9c:	fb01 f202 	mul.w	r2, r1, r2
 8008ea0:	1a9b      	subs	r3, r3, r2
 8008ea2:	6383      	str	r3, [r0, #56]	; 0x38
  }

  /* Enable the TIM Update DMA request */
  __HAL_TIM_ENABLE_DMA(&TimHandle, TIM_DMA_CC2);
 8008ea4:	4b0d      	ldr	r3, [pc, #52]	; (8008edc <UART_Emul_ReceiveFrame+0xf4>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	68da      	ldr	r2, [r3, #12]
 8008eaa:	4b0c      	ldr	r3, [pc, #48]	; (8008edc <UART_Emul_ReceiveFrame+0xf4>)
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008eb2:	60da      	str	r2, [r3, #12]

  /* Enable Timer */
  __HAL_TIM_ENABLE(&TimHandle);
 8008eb4:	4b09      	ldr	r3, [pc, #36]	; (8008edc <UART_Emul_ReceiveFrame+0xf4>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	4b08      	ldr	r3, [pc, #32]	; (8008edc <UART_Emul_ReceiveFrame+0xf4>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f042 0201 	orr.w	r2, r2, #1
 8008ec2:	601a      	str	r2, [r3, #0]

}
 8008ec4:	bf00      	nop
 8008ec6:	371c      	adds	r7, #28
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ece:	4770      	bx	lr
 8008ed0:	40010000 	.word	0x40010000
 8008ed4:	200006c4 	.word	0x200006c4
 8008ed8:	20000764 	.word	0x20000764
 8008edc:	20000724 	.word	0x20000724

08008ee0 <UART_Emul_SetConfig>:
             + DMA2 Configuration channel, Stream, Mode,...
  * @param  huart: UART Emulation handle
  * @retval None
  */
static void UART_Emul_SetConfig (UART_Emul_HandleTypeDef *huart)
{
 8008ee0:	b5b0      	push	{r4, r5, r7, lr}
 8008ee2:	b084      	sub	sp, #16
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  uint32_t bit_time = 0;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_EMUL_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_EMUL_MODE(huart->Init.Mode));
  assert_param(IS_UART_EMUL_MODE(huart->Init.Parity));

  /* Init Bit Time */
if((HAL_RCC_GetSysClockFreq()/HAL_RCC_GetPCLK2Freq()== 1) | (HAL_RCC_GetSysClockFreq()/HAL_RCC_GetPCLK2Freq()== 2))
 8008eec:	f7fb fb06 	bl	80044fc <HAL_RCC_GetSysClockFreq>
 8008ef0:	4604      	mov	r4, r0
 8008ef2:	f7fb fbd9 	bl	80046a8 <HAL_RCC_GetPCLK2Freq>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	fbb4 f3f3 	udiv	r3, r4, r3
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	bf0c      	ite	eq
 8008f00:	2301      	moveq	r3, #1
 8008f02:	2300      	movne	r3, #0
 8008f04:	b2dc      	uxtb	r4, r3
 8008f06:	f7fb faf9 	bl	80044fc <HAL_RCC_GetSysClockFreq>
 8008f0a:	4605      	mov	r5, r0
 8008f0c:	f7fb fbcc 	bl	80046a8 <HAL_RCC_GetPCLK2Freq>
 8008f10:	4603      	mov	r3, r0
 8008f12:	fbb5 f3f3 	udiv	r3, r5, r3
 8008f16:	2b02      	cmp	r3, #2
 8008f18:	bf0c      	ite	eq
 8008f1a:	2301      	moveq	r3, #1
 8008f1c:	2300      	movne	r3, #0
 8008f1e:	b2db      	uxtb	r3, r3
 8008f20:	4323      	orrs	r3, r4
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d009      	beq.n	8008f3c <UART_Emul_SetConfig+0x5c>
{
  bit_time = ((uint32_t) ((HAL_RCC_GetSysClockFreq()/huart->Init.BaudRate) - 1));	
 8008f28:	f7fb fae8 	bl	80044fc <HAL_RCC_GetSysClockFreq>
 8008f2c:	4602      	mov	r2, r0
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	689b      	ldr	r3, [r3, #8]
 8008f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f36:	3b01      	subs	r3, #1
 8008f38:	60fb      	str	r3, [r7, #12]
 8008f3a:	e009      	b.n	8008f50 <UART_Emul_SetConfig+0x70>
}
else
{
  bit_time = ((uint32_t) (((HAL_RCC_GetPCLK2Freq()*2)/huart->Init.BaudRate) - 1));
 8008f3c:	f7fb fbb4 	bl	80046a8 <HAL_RCC_GetPCLK2Freq>
 8008f40:	4603      	mov	r3, r0
 8008f42:	005a      	lsls	r2, r3, #1
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	689b      	ldr	r3, [r3, #8]
 8008f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f4c:	3b01      	subs	r3, #1
 8008f4e:	60fb      	str	r3, [r7, #12]
  + Period = TimerPeriod 
  + Prescaler = 0
  + ClockDivision = 0
  + Counter direction = Up
  */
  TimHandle.Instance            = TIM1;
 8008f50:	4b13      	ldr	r3, [pc, #76]	; (8008fa0 <UART_Emul_SetConfig+0xc0>)
 8008f52:	4a14      	ldr	r2, [pc, #80]	; (8008fa4 <UART_Emul_SetConfig+0xc4>)
 8008f54:	601a      	str	r2, [r3, #0]
  TimHandle.Init.Period         = bit_time;
 8008f56:	4a12      	ldr	r2, [pc, #72]	; (8008fa0 <UART_Emul_SetConfig+0xc0>)
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	60d3      	str	r3, [r2, #12]
  TimHandle.Init.Prescaler      = 0;
 8008f5c:	4b10      	ldr	r3, [pc, #64]	; (8008fa0 <UART_Emul_SetConfig+0xc0>)
 8008f5e:	2200      	movs	r2, #0
 8008f60:	605a      	str	r2, [r3, #4]
  TimHandle.Init.ClockDivision  = 0;
 8008f62:	4b0f      	ldr	r3, [pc, #60]	; (8008fa0 <UART_Emul_SetConfig+0xc0>)
 8008f64:	2200      	movs	r2, #0
 8008f66:	611a      	str	r2, [r3, #16]
  TimHandle.Init.CounterMode    = TIM_COUNTERMODE_UP;
 8008f68:	4b0d      	ldr	r3, [pc, #52]	; (8008fa0 <UART_Emul_SetConfig+0xc0>)
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	609a      	str	r2, [r3, #8]
  HAL_TIM_Base_Init(&TimHandle);
 8008f6e:	480c      	ldr	r0, [pc, #48]	; (8008fa0 <UART_Emul_SetConfig+0xc0>)
 8008f70:	f7fc f902 	bl	8005178 <HAL_TIM_Base_Init>

  if (huart->Init.Mode == UART_EMUL_MODE_TX)
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	791b      	ldrb	r3, [r3, #4]
 8008f78:	2b02      	cmp	r3, #2
 8008f7a:	d102      	bne.n	8008f82 <UART_Emul_SetConfig+0xa2>
  {
    /* Configure UART Emulation in Transmission mode */
    UART_Emul_SetConfig_DMATx();
 8008f7c:	f000 f814 	bl	8008fa8 <UART_Emul_SetConfig_DMATx>
  {
    /* Configure UART Emulation in full-duplex mode */
    UART_Emul_SetConfig_DMATx();
    UART_Emul_SetConfig_DMARx();
  }
}
 8008f80:	e00a      	b.n	8008f98 <UART_Emul_SetConfig+0xb8>
  else if (huart->Init.Mode == UART_EMUL_MODE_RX)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	791b      	ldrb	r3, [r3, #4]
 8008f86:	2b01      	cmp	r3, #1
 8008f88:	d102      	bne.n	8008f90 <UART_Emul_SetConfig+0xb0>
    UART_Emul_SetConfig_DMARx();
 8008f8a:	f000 f867 	bl	800905c <UART_Emul_SetConfig_DMARx>
}
 8008f8e:	e003      	b.n	8008f98 <UART_Emul_SetConfig+0xb8>
    UART_Emul_SetConfig_DMATx();
 8008f90:	f000 f80a 	bl	8008fa8 <UART_Emul_SetConfig_DMATx>
    UART_Emul_SetConfig_DMARx();
 8008f94:	f000 f862 	bl	800905c <UART_Emul_SetConfig_DMARx>
}
 8008f98:	bf00      	nop
 8008f9a:	3710      	adds	r7, #16
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bdb0      	pop	{r4, r5, r7, pc}
 8008fa0:	20000724 	.word	0x20000724
 8008fa4:	40010000 	.word	0x40010000

08008fa8 <UART_Emul_SetConfig_DMATx>:
             + DMA2 Configuration channel, Stream, Mode, ...
  * @param  None
  * @retval None
  */
static void UART_Emul_SetConfig_DMATx(void)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	af00      	add	r7, sp, #0
  /* Init Idle */
  HAL_GPIO_WritePin((huart_emul->TxPortName), (huart_emul->Init.TxPinNumber), GPIO_PIN_SET);
 8008fac:	4b27      	ldr	r3, [pc, #156]	; (800904c <UART_Emul_SetConfig_DMATx+0xa4>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8008fb2:	4b26      	ldr	r3, [pc, #152]	; (800904c <UART_Emul_SetConfig_DMATx+0xa4>)
 8008fb4:	681b      	ldr	r3, [r3, #0]
 8008fb6:	8a5b      	ldrh	r3, [r3, #18]
 8008fb8:	2201      	movs	r2, #1
 8008fba:	4619      	mov	r1, r3
 8008fbc:	f7f9 ff54 	bl	8002e68 <HAL_GPIO_WritePin>

  /*##-1- Configure  DMA For UART Emulation TX #############################*/
  /* Set the parameters to be configured */
  hdma_tx.Init.Channel             = DMA_CHANNEL_6;                /* DMA_CHANNEL_6                        */
 8008fc0:	4b23      	ldr	r3, [pc, #140]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8008fc2:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8008fc6:	605a      	str	r2, [r3, #4]
  hdma_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;         /* Transfer mode                        */
 8008fc8:	4b21      	ldr	r3, [pc, #132]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8008fca:	2240      	movs	r2, #64	; 0x40
 8008fcc:	609a      	str	r2, [r3, #8]
  hdma_tx.Init.PeriphInc           = DMA_PINC_DISABLE;             /* Peripheral increment mode Disable    */
 8008fce:	4b20      	ldr	r3, [pc, #128]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	60da      	str	r2, [r3, #12]
  hdma_tx.Init.MemInc              = DMA_MINC_ENABLE;              /* Memory increment mode Enable         */
 8008fd4:	4b1e      	ldr	r3, [pc, #120]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8008fd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008fda:	611a      	str	r2, [r3, #16]
  hdma_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD ;         /* Peripheral data alignment : Word     */
 8008fdc:	4b1c      	ldr	r3, [pc, #112]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8008fde:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008fe2:	615a      	str	r2, [r3, #20]
  hdma_tx.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD ;         /* memory data alignment :  Word        */
 8008fe4:	4b1a      	ldr	r3, [pc, #104]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8008fe6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8008fea:	619a      	str	r2, [r3, #24]
  hdma_tx.Init.Mode                = DMA_NORMAL;                   /* Normal DMA mode                      */
 8008fec:	4b18      	ldr	r3, [pc, #96]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8008fee:	2200      	movs	r2, #0
 8008ff0:	61da      	str	r2, [r3, #28]
  hdma_tx.Init.Priority            = DMA_PRIORITY_VERY_HIGH;       /* priority level : very high           */
 8008ff2:	4b17      	ldr	r3, [pc, #92]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8008ff4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8008ff8:	621a      	str	r2, [r3, #32]
  hdma_tx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         /* FIFO mode disabled                   */
 8008ffa:	4b15      	ldr	r3, [pc, #84]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;      /* FIFO threshold full configuration    */
 8009000:	4b13      	ldr	r3, [pc, #76]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8009002:	2203      	movs	r2, #3
 8009004:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_tx.Init.MemBurst            = DMA_MBURST_SINGLE;            /* Memory burst                         */
 8009006:	4b12      	ldr	r3, [pc, #72]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8009008:	2200      	movs	r2, #0
 800900a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE;            /* Peripheral burst                     */
 800900c:	4b10      	ldr	r3, [pc, #64]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 800900e:	2200      	movs	r2, #0
 8009010:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set hdma_tim instance */
  hdma_tx.Instance = DMA2_Stream1;
 8009012:	4b0f      	ldr	r3, [pc, #60]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8009014:	4a0f      	ldr	r2, [pc, #60]	; (8009054 <UART_Emul_SetConfig_DMATx+0xac>)
 8009016:	601a      	str	r2, [r3, #0]
  hdma_tx.Parent = TimHandle.hdma[1];
 8009018:	4b0f      	ldr	r3, [pc, #60]	; (8009058 <UART_Emul_SetConfig_DMATx+0xb0>)
 800901a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800901c:	4a0c      	ldr	r2, [pc, #48]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 800901e:	6393      	str	r3, [r2, #56]	; 0x38
  /* Link hdma_tim to hdma[ ] ( channel Tx or Rx) */
  __HAL_LINKDMA(&TimHandle, hdma[1] , hdma_tx);
 8009020:	4b0d      	ldr	r3, [pc, #52]	; (8009058 <UART_Emul_SetConfig_DMATx+0xb0>)
 8009022:	4a0b      	ldr	r2, [pc, #44]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8009024:	625a      	str	r2, [r3, #36]	; 0x24
 8009026:	4b0a      	ldr	r3, [pc, #40]	; (8009050 <UART_Emul_SetConfig_DMATx+0xa8>)
 8009028:	4a0b      	ldr	r2, [pc, #44]	; (8009058 <UART_Emul_SetConfig_DMATx+0xb0>)
 800902a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize TIMx DMA handle */
  HAL_DMA_Init(TimHandle.hdma[1]);
 800902c:	4b0a      	ldr	r3, [pc, #40]	; (8009058 <UART_Emul_SetConfig_DMATx+0xb0>)
 800902e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009030:	4618      	mov	r0, r3
 8009032:	f7f9 fb2f 	bl	8002694 <HAL_DMA_Init>

  /*##-2- NVIC configuration for DMA transfer complete interrupt ###########*/
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 3, 3);
 8009036:	2203      	movs	r2, #3
 8009038:	2103      	movs	r1, #3
 800903a:	2039      	movs	r0, #57	; 0x39
 800903c:	f7f9 faf3 	bl	8002626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8009040:	2039      	movs	r0, #57	; 0x39
 8009042:	f7f9 fb0c 	bl	800265e <HAL_NVIC_EnableIRQ>
}
 8009046:	bf00      	nop
 8009048:	bd80      	pop	{r7, pc}
 800904a:	bf00      	nop
 800904c:	20000764 	.word	0x20000764
 8009050:	20000664 	.word	0x20000664
 8009054:	40026428 	.word	0x40026428
 8009058:	20000724 	.word	0x20000724

0800905c <UART_Emul_SetConfig_DMARx>:
             + DMA2 Configuration channel, Stream, Mode, ...
  * @param  None
  * @retval None
  */
static void UART_Emul_SetConfig_DMARx(void)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	af00      	add	r7, sp, #0
  /*##-1- Configure  DMA For UART Emulation RX #############################*/
  /* Set the parameters to be configured */
  hdma_rx.Init.Channel             = DMA_CHANNEL_6;                /* DMA_CHANNEL_6                        */
 8009060:	4b20      	ldr	r3, [pc, #128]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 8009062:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8009066:	605a      	str	r2, [r3, #4]
  hdma_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;         /* Transfer mode                        */
 8009068:	4b1e      	ldr	r3, [pc, #120]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 800906a:	2200      	movs	r2, #0
 800906c:	609a      	str	r2, [r3, #8]
  hdma_rx.Init.PeriphInc           = DMA_PINC_DISABLE;             /* Peripheral increment mode Disable    */
 800906e:	4b1d      	ldr	r3, [pc, #116]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 8009070:	2200      	movs	r2, #0
 8009072:	60da      	str	r2, [r3, #12]
  hdma_rx.Init.MemInc              = DMA_MINC_ENABLE;              /* Memory increment mode Enable         */
 8009074:	4b1b      	ldr	r3, [pc, #108]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 8009076:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800907a:	611a      	str	r2, [r3, #16]
  hdma_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;          /* Peripheral data alignment :Word      */
 800907c:	4b19      	ldr	r3, [pc, #100]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 800907e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009082:	615a      	str	r2, [r3, #20]
  hdma_rx.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;          /* memory data alignment : Word         */
 8009084:	4b17      	ldr	r3, [pc, #92]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 8009086:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800908a:	619a      	str	r2, [r3, #24]
  hdma_rx.Init.Mode                = DMA_NORMAL;                   /* Normal DMA mode                      */
 800908c:	4b15      	ldr	r3, [pc, #84]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 800908e:	2200      	movs	r2, #0
 8009090:	61da      	str	r2, [r3, #28]
  hdma_rx.Init.Priority            = DMA_PRIORITY_VERY_HIGH;       /* priority level : very high           */
 8009092:	4b14      	ldr	r3, [pc, #80]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 8009094:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8009098:	621a      	str	r2, [r3, #32]
  hdma_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         /* FIFO mode disabled                   */
 800909a:	4b12      	ldr	r3, [pc, #72]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 800909c:	2200      	movs	r2, #0
 800909e:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;      /* FIFO threshold full configuration    */
 80090a0:	4b10      	ldr	r3, [pc, #64]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 80090a2:	2203      	movs	r2, #3
 80090a4:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_rx.Init.MemBurst            = DMA_MBURST_SINGLE;            /* Memory burst                         */
 80090a6:	4b0f      	ldr	r3, [pc, #60]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 80090a8:	2200      	movs	r2, #0
 80090aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_rx.Init.PeriphBurst         = DMA_PBURST_SINGLE;            /* Peripheral burst                      */
 80090ac:	4b0d      	ldr	r3, [pc, #52]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 80090ae:	2200      	movs	r2, #0
 80090b0:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set hdma_tim instance */
  hdma_rx.Instance = DMA2_Stream2;
 80090b2:	4b0c      	ldr	r3, [pc, #48]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 80090b4:	4a0c      	ldr	r2, [pc, #48]	; (80090e8 <UART_Emul_SetConfig_DMARx+0x8c>)
 80090b6:	601a      	str	r2, [r3, #0]

  /* Link hdma_tim to hdma[ ] ( channel Tx or Rx) */
  __HAL_LINKDMA(&TimHandle, hdma[2], hdma_rx);
 80090b8:	4b0c      	ldr	r3, [pc, #48]	; (80090ec <UART_Emul_SetConfig_DMARx+0x90>)
 80090ba:	4a0a      	ldr	r2, [pc, #40]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 80090bc:	629a      	str	r2, [r3, #40]	; 0x28
 80090be:	4b09      	ldr	r3, [pc, #36]	; (80090e4 <UART_Emul_SetConfig_DMARx+0x88>)
 80090c0:	4a0a      	ldr	r2, [pc, #40]	; (80090ec <UART_Emul_SetConfig_DMARx+0x90>)
 80090c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize TIMx DMA handle */
  HAL_DMA_Init(TimHandle.hdma[2]);
 80090c4:	4b09      	ldr	r3, [pc, #36]	; (80090ec <UART_Emul_SetConfig_DMARx+0x90>)
 80090c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090c8:	4618      	mov	r0, r3
 80090ca:	f7f9 fae3 	bl	8002694 <HAL_DMA_Init>

  /*##-2- NVIC configuration for DMA transfer complete interrupt ###########*/
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 1);
 80090ce:	2201      	movs	r2, #1
 80090d0:	2100      	movs	r1, #0
 80090d2:	203a      	movs	r0, #58	; 0x3a
 80090d4:	f7f9 faa7 	bl	8002626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80090d8:	203a      	movs	r0, #58	; 0x3a
 80090da:	f7f9 fac0 	bl	800265e <HAL_NVIC_EnableIRQ>
}
 80090de:	bf00      	nop
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop
 80090e4:	200006c4 	.word	0x200006c4
 80090e8:	40026440 	.word	0x40026440
 80090ec:	20000724 	.word	0x20000724

080090f0 <UART_Emul_ReceiveFormatFrame>:
 * @param  pBuffer: pointer of receiver Buffer
 * @param  pFrame: pointer of Frame
 * @retval None
*/
static uint8_t UART_Emul_ReceiveFormatFrame(UART_Emul_HandleTypeDef *huart, uint32_t *pBuf, uint8_t Data)
{ 
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b088      	sub	sp, #32
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	60f8      	str	r0, [r7, #12]
 80090f8:	60b9      	str	r1, [r7, #8]
 80090fa:	4613      	mov	r3, r2
 80090fc:	71fb      	strb	r3, [r7, #7]
  uint32_t counter = 0;
 80090fe:	2300      	movs	r3, #0
 8009100:	61fb      	str	r3, [r7, #28]
  uint32_t length = 0;
 8009102:	2300      	movs	r3, #0
 8009104:	61bb      	str	r3, [r7, #24]
  uint32_t tmp = 0;
 8009106:	2300      	movs	r3, #0
 8009108:	617b      	str	r3, [r7, #20]
  uint32_t cntparity = 0;
 800910a:	2300      	movs	r3, #0
 800910c:	613b      	str	r3, [r7, #16]

  if (huart->Init.Parity != UART_EMUL_PARITY_NONE)
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	7b9b      	ldrb	r3, [r3, #14]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d004      	beq.n	8009120 <UART_Emul_ReceiveFormatFrame+0x30>
  {
    /* Get Length of frame */
    length = huart->Init.WordLength -1 ;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	7b1b      	ldrb	r3, [r3, #12]
 800911a:	3b01      	subs	r3, #1
 800911c:	61bb      	str	r3, [r7, #24]
 800911e:	e002      	b.n	8009126 <UART_Emul_ReceiveFormatFrame+0x36>
  }
  else
  {
    /* Get Length of frame */
    length = huart->Init.WordLength ;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	7b1b      	ldrb	r3, [r3, #12]
 8009124:	61bb      	str	r3, [r7, #24]
  }

  if ((pBuf[huart->Init.WordLength+1]&huart->Init.RxPinNumber) != huart->Init.RxPinNumber)
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	7b1b      	ldrb	r3, [r3, #12]
 800912a:	3301      	adds	r3, #1
 800912c:	009b      	lsls	r3, r3, #2
 800912e:	68ba      	ldr	r2, [r7, #8]
 8009130:	4413      	add	r3, r2
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	68fa      	ldr	r2, [r7, #12]
 8009136:	8a12      	ldrh	r2, [r2, #16]
 8009138:	4013      	ands	r3, r2
 800913a:	68fa      	ldr	r2, [r7, #12]
 800913c:	8a12      	ldrh	r2, [r2, #16]
 800913e:	4293      	cmp	r3, r2
 8009140:	d01f      	beq.n	8009182 <UART_Emul_ReceiveFormatFrame+0x92>
  {
    /* UART Emulation frame error occurred */
    __HAL_UART_EMUL_SET_FLAG(huart_emul, UART_EMUL_FLAG_FE);
 8009142:	4b4d      	ldr	r3, [pc, #308]	; (8009278 <UART_Emul_ReceiveFormatFrame+0x188>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	781b      	ldrb	r3, [r3, #0]
 8009148:	b2da      	uxtb	r2, r3
 800914a:	4b4b      	ldr	r3, [pc, #300]	; (8009278 <UART_Emul_ReceiveFormatFrame+0x188>)
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	f042 0204 	orr.w	r2, r2, #4
 8009152:	b2d2      	uxtb	r2, r2
 8009154:	701a      	strb	r2, [r3, #0]

    huart->ErrorCode |= HAL_UART_EMUL_ERROR_FE;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800915c:	b2db      	uxtb	r3, r3
 800915e:	f043 0301 	orr.w	r3, r3, #1
 8009162:	b2da      	uxtb	r2, r3
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable External interrupt for next Frame */
    EXTI->IMR &= ~EXTI_EMR_MR3;
 800916a:	4b44      	ldr	r3, [pc, #272]	; (800927c <UART_Emul_ReceiveFormatFrame+0x18c>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	4a43      	ldr	r2, [pc, #268]	; (800927c <UART_Emul_ReceiveFormatFrame+0x18c>)
 8009170:	f023 0308 	bic.w	r3, r3, #8
 8009174:	6013      	str	r3, [r2, #0]

    /* Handle for UART Emulation Error */
    HAL_UART_Emul_ErrorCallback(huart);
 8009176:	68f8      	ldr	r0, [r7, #12]
 8009178:	f7fe fa62 	bl	8007640 <HAL_UART_Emul_ErrorCallback>

    tmp = RESET;
 800917c:	2300      	movs	r3, #0
 800917e:	617b      	str	r3, [r7, #20]
 8009180:	e073      	b.n	800926a <UART_Emul_ReceiveFormatFrame+0x17a>
  }
  else
  {
    /* format data */
    for (counter = 0; counter < length; counter++)
 8009182:	2300      	movs	r3, #0
 8009184:	61fb      	str	r3, [r7, #28]
 8009186:	e01c      	b.n	80091c2 <UART_Emul_ReceiveFormatFrame+0xd2>
    {
      if ((pBuf[counter+1]&(huart->Init.RxPinNumber)) == (huart->Init.RxPinNumber))
 8009188:	69fb      	ldr	r3, [r7, #28]
 800918a:	3301      	adds	r3, #1
 800918c:	009b      	lsls	r3, r3, #2
 800918e:	68ba      	ldr	r2, [r7, #8]
 8009190:	4413      	add	r3, r2
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	68fa      	ldr	r2, [r7, #12]
 8009196:	8a12      	ldrh	r2, [r2, #16]
 8009198:	4013      	ands	r3, r2
 800919a:	68fa      	ldr	r2, [r7, #12]
 800919c:	8a12      	ldrh	r2, [r2, #16]
 800919e:	4293      	cmp	r3, r2
 80091a0:	d10c      	bne.n	80091bc <UART_Emul_ReceiveFormatFrame+0xcc>
      {
        Data = (0x01 << counter) | Data;
 80091a2:	2201      	movs	r2, #1
 80091a4:	69fb      	ldr	r3, [r7, #28]
 80091a6:	fa02 f303 	lsl.w	r3, r2, r3
 80091aa:	b25a      	sxtb	r2, r3
 80091ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091b0:	4313      	orrs	r3, r2
 80091b2:	b25b      	sxtb	r3, r3
 80091b4:	71fb      	strb	r3, [r7, #7]
        cntparity ++;
 80091b6:	693b      	ldr	r3, [r7, #16]
 80091b8:	3301      	adds	r3, #1
 80091ba:	613b      	str	r3, [r7, #16]
    for (counter = 0; counter < length; counter++)
 80091bc:	69fb      	ldr	r3, [r7, #28]
 80091be:	3301      	adds	r3, #1
 80091c0:	61fb      	str	r3, [r7, #28]
 80091c2:	69fa      	ldr	r2, [r7, #28]
 80091c4:	69bb      	ldr	r3, [r7, #24]
 80091c6:	429a      	cmp	r2, r3
 80091c8:	d3de      	bcc.n	8009188 <UART_Emul_ReceiveFormatFrame+0x98>
      }
    }
    /* Parity Bit */
    if (huart->Init.Parity == UART_EMUL_PARITY_ODD)
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	7b9b      	ldrb	r3, [r3, #14]
 80091ce:	2b02      	cmp	r3, #2
 80091d0:	d11c      	bne.n	800920c <UART_Emul_ReceiveFormatFrame+0x11c>
    {
			
      if (((cntparity % 2) != SET) && ((pBuf[length+1]&huart->Init.RxPinNumber) != huart->Init.RxPinNumber))
 80091d2:	693b      	ldr	r3, [r7, #16]
 80091d4:	f003 0301 	and.w	r3, r3, #1
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d117      	bne.n	800920c <UART_Emul_ReceiveFormatFrame+0x11c>
 80091dc:	69bb      	ldr	r3, [r7, #24]
 80091de:	3301      	adds	r3, #1
 80091e0:	009b      	lsls	r3, r3, #2
 80091e2:	68ba      	ldr	r2, [r7, #8]
 80091e4:	4413      	add	r3, r2
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	68fa      	ldr	r2, [r7, #12]
 80091ea:	8a12      	ldrh	r2, [r2, #16]
 80091ec:	4013      	ands	r3, r2
 80091ee:	68fa      	ldr	r2, [r7, #12]
 80091f0:	8a12      	ldrh	r2, [r2, #16]
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d00a      	beq.n	800920c <UART_Emul_ReceiveFormatFrame+0x11c>
      {
        /* Set flag PE */
        __HAL_UART_EMUL_SET_FLAG(huart, UART_EMUL_FLAG_PE);
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	781b      	ldrb	r3, [r3, #0]
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	f043 0308 	orr.w	r3, r3, #8
 8009200:	b2da      	uxtb	r2, r3
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	701a      	strb	r2, [r3, #0]

        HAL_UART_Emul_ErrorCallback(huart);
 8009206:	68f8      	ldr	r0, [r7, #12]
 8009208:	f7fe fa1a 	bl	8007640 <HAL_UART_Emul_ErrorCallback>
      }
    }
    if (huart->Init.Parity == UART_EMUL_PARITY_EVEN)
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	7b9b      	ldrb	r3, [r3, #14]
 8009210:	2b01      	cmp	r3, #1
 8009212:	d126      	bne.n	8009262 <UART_Emul_ReceiveFormatFrame+0x172>
    {

      if (((cntparity % 2) != RESET) && ((pBuf[length+1]&huart->Init.RxPinNumber) != huart->Init.RxPinNumber))
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	f003 0301 	and.w	r3, r3, #1
 800921a:	2b00      	cmp	r3, #0
 800921c:	d021      	beq.n	8009262 <UART_Emul_ReceiveFormatFrame+0x172>
 800921e:	69bb      	ldr	r3, [r7, #24]
 8009220:	3301      	adds	r3, #1
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	68ba      	ldr	r2, [r7, #8]
 8009226:	4413      	add	r3, r2
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	68fa      	ldr	r2, [r7, #12]
 800922c:	8a12      	ldrh	r2, [r2, #16]
 800922e:	4013      	ands	r3, r2
 8009230:	68fa      	ldr	r2, [r7, #12]
 8009232:	8a12      	ldrh	r2, [r2, #16]
 8009234:	4293      	cmp	r3, r2
 8009236:	d014      	beq.n	8009262 <UART_Emul_ReceiveFormatFrame+0x172>
      {
        /* UART Emulation parity error occurred */
        __HAL_UART_EMUL_SET_FLAG(huart, UART_EMUL_FLAG_PE);
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	781b      	ldrb	r3, [r3, #0]
 800923c:	b2db      	uxtb	r3, r3
 800923e:	f043 0308 	orr.w	r3, r3, #8
 8009242:	b2da      	uxtb	r2, r3
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	701a      	strb	r2, [r3, #0]

        huart->ErrorCode |= HAL_UART_EMUL_ERROR_PE;
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800924e:	b2db      	uxtb	r3, r3
 8009250:	f043 0304 	orr.w	r3, r3, #4
 8009254:	b2da      	uxtb	r2, r3
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

        HAL_UART_Emul_ErrorCallback(huart);
 800925c:	68f8      	ldr	r0, [r7, #12]
 800925e:	f7fe f9ef 	bl	8007640 <HAL_UART_Emul_ErrorCallback>
      }
    }

    /* Reset counter parity */
    cntparity = 0;
 8009262:	2300      	movs	r3, #0
 8009264:	613b      	str	r3, [r7, #16]

    tmp = Data;
 8009266:	79fb      	ldrb	r3, [r7, #7]
 8009268:	617b      	str	r3, [r7, #20]
  }

  return tmp;
 800926a:	697b      	ldr	r3, [r7, #20]
 800926c:	b2db      	uxtb	r3, r3
}
 800926e:	4618      	mov	r0, r3
 8009270:	3720      	adds	r7, #32
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}
 8009276:	bf00      	nop
 8009278:	20000764 	.word	0x20000764
 800927c:	40013c00 	.word	0x40013c00

08009280 <UART_Emul_TransmitFormatFrame>:
  * @param  UART Emulation Handle
  * @param  pdata pinteur in data
  * @retval None
  */
static void UART_Emul_TransmitFormatFrame(UART_Emul_HandleTypeDef *huart , uint8_t Data, uint32_t *pBuffer_Tx)
{
 8009280:	b480      	push	{r7}
 8009282:	b089      	sub	sp, #36	; 0x24
 8009284:	af00      	add	r7, sp, #0
 8009286:	60f8      	str	r0, [r7, #12]
 8009288:	460b      	mov	r3, r1
 800928a:	607a      	str	r2, [r7, #4]
 800928c:	72fb      	strb	r3, [r7, #11]
uint32_t counter = 0;
 800928e:	2300      	movs	r3, #0
 8009290:	61fb      	str	r3, [r7, #28]
uint32_t bitmask = 0;
 8009292:	2300      	movs	r3, #0
 8009294:	617b      	str	r3, [r7, #20]
uint32_t length = 0;
 8009296:	2300      	movs	r3, #0
 8009298:	613b      	str	r3, [r7, #16]
uint32_t cntparity = 0;
 800929a:	2300      	movs	r3, #0
 800929c:	61bb      	str	r3, [r7, #24]


  length = huart->Init.WordLength;
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	7b1b      	ldrb	r3, [r3, #12]
 80092a2:	613b      	str	r3, [r7, #16]

  /* Get the Pin Number */
  bitmask = (uint32_t)huart->Init.TxPinNumber;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	8a5b      	ldrh	r3, [r3, #18]
 80092a8:	617b      	str	r3, [r7, #20]

/* with no parity */
if(huart->Init.Parity == 0x00)
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	7b9b      	ldrb	r3, [r3, #14]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d122      	bne.n	80092f8 <UART_Emul_TransmitFormatFrame+0x78>
{		
  for (counter = 0; counter < length; counter++)
 80092b2:	2300      	movs	r3, #0
 80092b4:	61fb      	str	r3, [r7, #28]
 80092b6:	e01a      	b.n	80092ee <UART_Emul_TransmitFormatFrame+0x6e>
  {
    if (((Data >> counter)&BitMask) != 0)
 80092b8:	7afa      	ldrb	r2, [r7, #11]
 80092ba:	69fb      	ldr	r3, [r7, #28]
 80092bc:	fa42 f303 	asr.w	r3, r2, r3
 80092c0:	f003 0301 	and.w	r3, r3, #1
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d007      	beq.n	80092d8 <UART_Emul_TransmitFormatFrame+0x58>
    {
      pBuffer_Tx[counter+1] = bitmask;
 80092c8:	69fb      	ldr	r3, [r7, #28]
 80092ca:	3301      	adds	r3, #1
 80092cc:	009b      	lsls	r3, r3, #2
 80092ce:	687a      	ldr	r2, [r7, #4]
 80092d0:	4413      	add	r3, r2
 80092d2:	697a      	ldr	r2, [r7, #20]
 80092d4:	601a      	str	r2, [r3, #0]
 80092d6:	e007      	b.n	80092e8 <UART_Emul_TransmitFormatFrame+0x68>
    }
    else
    {
      pBuffer_Tx[counter+1] = (bitmask << 16);
 80092d8:	69fb      	ldr	r3, [r7, #28]
 80092da:	3301      	adds	r3, #1
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	687a      	ldr	r2, [r7, #4]
 80092e0:	4413      	add	r3, r2
 80092e2:	697a      	ldr	r2, [r7, #20]
 80092e4:	0412      	lsls	r2, r2, #16
 80092e6:	601a      	str	r2, [r3, #0]
  for (counter = 0; counter < length; counter++)
 80092e8:	69fb      	ldr	r3, [r7, #28]
 80092ea:	3301      	adds	r3, #1
 80092ec:	61fb      	str	r3, [r7, #28]
 80092ee:	69fa      	ldr	r2, [r7, #28]
 80092f0:	693b      	ldr	r3, [r7, #16]
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d3e0      	bcc.n	80092b8 <UART_Emul_TransmitFormatFrame+0x38>
 80092f6:	e025      	b.n	8009344 <UART_Emul_TransmitFormatFrame+0xc4>
  }
}
/* with parity */
else
{
  for (counter = 0; counter < length-1; counter++)
 80092f8:	2300      	movs	r3, #0
 80092fa:	61fb      	str	r3, [r7, #28]
 80092fc:	e01d      	b.n	800933a <UART_Emul_TransmitFormatFrame+0xba>
  {
    if (((Data >> counter)&BitMask) != 0)
 80092fe:	7afa      	ldrb	r2, [r7, #11]
 8009300:	69fb      	ldr	r3, [r7, #28]
 8009302:	fa42 f303 	asr.w	r3, r2, r3
 8009306:	f003 0301 	and.w	r3, r3, #1
 800930a:	2b00      	cmp	r3, #0
 800930c:	d00a      	beq.n	8009324 <UART_Emul_TransmitFormatFrame+0xa4>
    {
      pBuffer_Tx[counter+1] = bitmask;
 800930e:	69fb      	ldr	r3, [r7, #28]
 8009310:	3301      	adds	r3, #1
 8009312:	009b      	lsls	r3, r3, #2
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	4413      	add	r3, r2
 8009318:	697a      	ldr	r2, [r7, #20]
 800931a:	601a      	str	r2, [r3, #0]
      cntparity ++;
 800931c:	69bb      	ldr	r3, [r7, #24]
 800931e:	3301      	adds	r3, #1
 8009320:	61bb      	str	r3, [r7, #24]
 8009322:	e007      	b.n	8009334 <UART_Emul_TransmitFormatFrame+0xb4>
    }
    else
    {
      pBuffer_Tx[counter+1] = (bitmask << 16);
 8009324:	69fb      	ldr	r3, [r7, #28]
 8009326:	3301      	adds	r3, #1
 8009328:	009b      	lsls	r3, r3, #2
 800932a:	687a      	ldr	r2, [r7, #4]
 800932c:	4413      	add	r3, r2
 800932e:	697a      	ldr	r2, [r7, #20]
 8009330:	0412      	lsls	r2, r2, #16
 8009332:	601a      	str	r2, [r3, #0]
  for (counter = 0; counter < length-1; counter++)
 8009334:	69fb      	ldr	r3, [r7, #28]
 8009336:	3301      	adds	r3, #1
 8009338:	61fb      	str	r3, [r7, #28]
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	3b01      	subs	r3, #1
 800933e:	69fa      	ldr	r2, [r7, #28]
 8009340:	429a      	cmp	r2, r3
 8009342:	d3dc      	bcc.n	80092fe <UART_Emul_TransmitFormatFrame+0x7e>
    }
  }	
}	
	
  switch  (huart->Init.Parity)
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	7b9b      	ldrb	r3, [r3, #14]
 8009348:	2b01      	cmp	r3, #1
 800934a:	d015      	beq.n	8009378 <UART_Emul_TransmitFormatFrame+0xf8>
 800934c:	2b02      	cmp	r3, #2
 800934e:	d127      	bne.n	80093a0 <UART_Emul_TransmitFormatFrame+0x120>
  {
    case UART_EMUL_PARITY_ODD:
    {
      /* Initialize Parity Bit */
      if ((cntparity % 2) != SET)
 8009350:	69bb      	ldr	r3, [r7, #24]
 8009352:	f003 0301 	and.w	r3, r3, #1
 8009356:	2b00      	cmp	r3, #0
 8009358:	d106      	bne.n	8009368 <UART_Emul_TransmitFormatFrame+0xe8>
      {
        pBuffer_Tx[length] = bitmask;
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	009b      	lsls	r3, r3, #2
 800935e:	687a      	ldr	r2, [r7, #4]
 8009360:	4413      	add	r3, r2
 8009362:	697a      	ldr	r2, [r7, #20]
 8009364:	601a      	str	r2, [r3, #0]
      {
        pBuffer_Tx[length] = (bitmask << 16);
      }

    }
    break;
 8009366:	e01c      	b.n	80093a2 <UART_Emul_TransmitFormatFrame+0x122>
        pBuffer_Tx[length] = (bitmask << 16);
 8009368:	693b      	ldr	r3, [r7, #16]
 800936a:	009b      	lsls	r3, r3, #2
 800936c:	687a      	ldr	r2, [r7, #4]
 800936e:	4413      	add	r3, r2
 8009370:	697a      	ldr	r2, [r7, #20]
 8009372:	0412      	lsls	r2, r2, #16
 8009374:	601a      	str	r2, [r3, #0]
    break;
 8009376:	e014      	b.n	80093a2 <UART_Emul_TransmitFormatFrame+0x122>
    case UART_EMUL_PARITY_EVEN:
    {
      /* Initialize Parity Bit */
      if ((cntparity % 2) != SET)
 8009378:	69bb      	ldr	r3, [r7, #24]
 800937a:	f003 0301 	and.w	r3, r3, #1
 800937e:	2b00      	cmp	r3, #0
 8009380:	d107      	bne.n	8009392 <UART_Emul_TransmitFormatFrame+0x112>
      {
        pBuffer_Tx[length] = (bitmask << 16);
 8009382:	693b      	ldr	r3, [r7, #16]
 8009384:	009b      	lsls	r3, r3, #2
 8009386:	687a      	ldr	r2, [r7, #4]
 8009388:	4413      	add	r3, r2
 800938a:	697a      	ldr	r2, [r7, #20]
 800938c:	0412      	lsls	r2, r2, #16
 800938e:	601a      	str	r2, [r3, #0]
      else
      {
        pBuffer_Tx[length] = bitmask;
      }
    }
    break;
 8009390:	e007      	b.n	80093a2 <UART_Emul_TransmitFormatFrame+0x122>
        pBuffer_Tx[length] = bitmask;
 8009392:	693b      	ldr	r3, [r7, #16]
 8009394:	009b      	lsls	r3, r3, #2
 8009396:	687a      	ldr	r2, [r7, #4]
 8009398:	4413      	add	r3, r2
 800939a:	697a      	ldr	r2, [r7, #20]
 800939c:	601a      	str	r2, [r3, #0]
    break;
 800939e:	e000      	b.n	80093a2 <UART_Emul_TransmitFormatFrame+0x122>
    default:
      break;
 80093a0:	bf00      	nop
  }
  /* Initialize Bit Start */
  pBuffer_Tx[0] = (bitmask << 16);
 80093a2:	697b      	ldr	r3, [r7, #20]
 80093a4:	041a      	lsls	r2, r3, #16
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	601a      	str	r2, [r3, #0]

  if (huart->Init.StopBits == UART_EMUL_STOPBITS_1)
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	7b5b      	ldrb	r3, [r3, #13]
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d107      	bne.n	80093c2 <UART_Emul_TransmitFormatFrame+0x142>
  {
    /* Initialize Bit Stop  */
    pBuffer_Tx[length+1] = bitmask;
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	3301      	adds	r3, #1
 80093b6:	009b      	lsls	r3, r3, #2
 80093b8:	687a      	ldr	r2, [r7, #4]
 80093ba:	4413      	add	r3, r2
 80093bc:	697a      	ldr	r2, [r7, #20]
 80093be:	601a      	str	r2, [r3, #0]
 80093c0:	e00d      	b.n	80093de <UART_Emul_TransmitFormatFrame+0x15e>
  }
  else
  {
    /* Initialize Bit Stop  */
    pBuffer_Tx[length+1] = bitmask;
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	3301      	adds	r3, #1
 80093c6:	009b      	lsls	r3, r3, #2
 80093c8:	687a      	ldr	r2, [r7, #4]
 80093ca:	4413      	add	r3, r2
 80093cc:	697a      	ldr	r2, [r7, #20]
 80093ce:	601a      	str	r2, [r3, #0]
    pBuffer_Tx[length+2] = bitmask;
 80093d0:	693b      	ldr	r3, [r7, #16]
 80093d2:	3302      	adds	r3, #2
 80093d4:	009b      	lsls	r3, r3, #2
 80093d6:	687a      	ldr	r2, [r7, #4]
 80093d8:	4413      	add	r3, r2
 80093da:	697a      	ldr	r2, [r7, #20]
 80093dc:	601a      	str	r2, [r3, #0]
  }
  /* Reset counter parity */
  cntparity = 0;
 80093de:	2300      	movs	r3, #0
 80093e0:	61bb      	str	r3, [r7, #24]
}
 80093e2:	bf00      	nop
 80093e4:	3724      	adds	r7, #36	; 0x24
 80093e6:	46bd      	mov	sp, r7
 80093e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ec:	4770      	bx	lr
	...

080093f0 <UART_Emul_TransmitFrame>:
  * @param  huart: UART Emulation handle
  * @param  pData: Frame to be sent
  * @retval None
  */
static void UART_Emul_TransmitFrame(UART_Emul_HandleTypeDef *huart)
{
 80093f0:	b480      	push	{r7}
 80093f2:	b087      	sub	sp, #28
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = 0;
 80093f8:	2300      	movs	r3, #0
 80093fa:	617b      	str	r3, [r7, #20]
  uint32_t tmp_ds = 0;
 80093fc:	2300      	movs	r3, #0
 80093fe:	613b      	str	r3, [r7, #16]
  uint32_t tmp_size = 0;
 8009400:	2300      	movs	r3, #0
 8009402:	60fb      	str	r3, [r7, #12]

	
  if ((huart_emul->TxXferCount % 2 ) != 0)
 8009404:	4b2a      	ldr	r3, [pc, #168]	; (80094b0 <UART_Emul_TransmitFrame+0xc0>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	8b5b      	ldrh	r3, [r3, #26]
 800940a:	f003 0301 	and.w	r3, r3, #1
 800940e:	b29b      	uxth	r3, r3
 8009410:	2b00      	cmp	r3, #0
 8009412:	d002      	beq.n	800941a <UART_Emul_TransmitFrame+0x2a>
  {
    tmp_sr = (uint32_t)pFirstBuffer_Tx;
 8009414:	4b27      	ldr	r3, [pc, #156]	; (80094b4 <UART_Emul_TransmitFrame+0xc4>)
 8009416:	617b      	str	r3, [r7, #20]
 8009418:	e001      	b.n	800941e <UART_Emul_TransmitFrame+0x2e>
  }
  else
  {
    tmp_sr = (uint32_t)pSecondBuffer_Tx;
 800941a:	4b27      	ldr	r3, [pc, #156]	; (80094b8 <UART_Emul_TransmitFrame+0xc8>)
 800941c:	617b      	str	r3, [r7, #20]
  }

	tmp_ds = (uint32_t) & ((huart->TxPortName)->BSRR);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009422:	3318      	adds	r3, #24
 8009424:	613b      	str	r3, [r7, #16]
	
  tmp_size = __HAL_UART_EMUL_FRAME_LENGTH(huart);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	7b1b      	ldrb	r3, [r3, #12]
 800942a:	b29a      	uxth	r2, r3
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	7b5b      	ldrb	r3, [r3, #13]
 8009430:	b29b      	uxth	r3, r3
 8009432:	4413      	add	r3, r2
 8009434:	b29b      	uxth	r3, r3
 8009436:	3301      	adds	r3, #1
 8009438:	b29b      	uxth	r3, r3
 800943a:	60fb      	str	r3, [r7, #12]

  /* Configure DMA Stream data length */
  hdma_tx.Instance->NDTR = tmp_size;
 800943c:	4b1f      	ldr	r3, [pc, #124]	; (80094bc <UART_Emul_TransmitFrame+0xcc>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	68fa      	ldr	r2, [r7, #12]
 8009442:	605a      	str	r2, [r3, #4]

  /* Configure DMA Stream destination address */
  hdma_tx.Instance->PAR = tmp_ds;
 8009444:	4b1d      	ldr	r3, [pc, #116]	; (80094bc <UART_Emul_TransmitFrame+0xcc>)
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	693a      	ldr	r2, [r7, #16]
 800944a:	609a      	str	r2, [r3, #8]

  /* Configure DMA Stream source address */
  hdma_tx.Instance->M0AR = tmp_sr;
 800944c:	4b1b      	ldr	r3, [pc, #108]	; (80094bc <UART_Emul_TransmitFrame+0xcc>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	697a      	ldr	r2, [r7, #20]
 8009452:	60da      	str	r2, [r3, #12]

  /* Enable the transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(&hdma_tx, DMA_IT_TC);
 8009454:	4b19      	ldr	r3, [pc, #100]	; (80094bc <UART_Emul_TransmitFrame+0xcc>)
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	4b18      	ldr	r3, [pc, #96]	; (80094bc <UART_Emul_TransmitFrame+0xcc>)
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f042 0210 	orr.w	r2, r2, #16
 8009462:	601a      	str	r2, [r3, #0]

  /* Enable the transfer Error interrupt */
  __HAL_DMA_ENABLE_IT(&hdma_tx, DMA_IT_TE);
 8009464:	4b15      	ldr	r3, [pc, #84]	; (80094bc <UART_Emul_TransmitFrame+0xcc>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	681a      	ldr	r2, [r3, #0]
 800946a:	4b14      	ldr	r3, [pc, #80]	; (80094bc <UART_Emul_TransmitFrame+0xcc>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	f042 0204 	orr.w	r2, r2, #4
 8009472:	601a      	str	r2, [r3, #0]

  /* Enable the Peripheral */
  __HAL_DMA_ENABLE(&hdma_tx);
 8009474:	4b11      	ldr	r3, [pc, #68]	; (80094bc <UART_Emul_TransmitFrame+0xcc>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	681a      	ldr	r2, [r3, #0]
 800947a:	4b10      	ldr	r3, [pc, #64]	; (80094bc <UART_Emul_TransmitFrame+0xcc>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f042 0201 	orr.w	r2, r2, #1
 8009482:	601a      	str	r2, [r3, #0]

  /* Enable the TIM Update DMA request */
  __HAL_TIM_ENABLE_DMA(&TimHandle, TIM_DMA_CC1);
 8009484:	4b0e      	ldr	r3, [pc, #56]	; (80094c0 <UART_Emul_TransmitFrame+0xd0>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	68da      	ldr	r2, [r3, #12]
 800948a:	4b0d      	ldr	r3, [pc, #52]	; (80094c0 <UART_Emul_TransmitFrame+0xd0>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009492:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(&TimHandle);
 8009494:	4b0a      	ldr	r3, [pc, #40]	; (80094c0 <UART_Emul_TransmitFrame+0xd0>)
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	681a      	ldr	r2, [r3, #0]
 800949a:	4b09      	ldr	r3, [pc, #36]	; (80094c0 <UART_Emul_TransmitFrame+0xd0>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f042 0201 	orr.w	r2, r2, #1
 80094a2:	601a      	str	r2, [r3, #0]

}
 80094a4:	bf00      	nop
 80094a6:	371c      	adds	r7, #28
 80094a8:	46bd      	mov	sp, r7
 80094aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ae:	4770      	bx	lr
 80094b0:	20000764 	.word	0x20000764
 80094b4:	200007c8 	.word	0x200007c8
 80094b8:	200007f8 	.word	0x200007f8
 80094bc:	20000664 	.word	0x20000664
 80094c0:	20000724 	.word	0x20000724

080094c4 <UART_Emul_DMATransmitCplt>:
  * @brief  This function is executed in case of Transfer Complete of a Frame.
  * @param  None
  * @retval None
  */
static void UART_Emul_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b084      	sub	sp, #16
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpbuffer = 0;
 80094cc:	2300      	movs	r3, #0
 80094ce:	60fb      	str	r3, [r7, #12]

  /* Incremente Counter of frame */
  huart_emul->TxXferCount++;
 80094d0:	4b3b      	ldr	r3, [pc, #236]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	8b5a      	ldrh	r2, [r3, #26]
 80094d6:	3201      	adds	r2, #1
 80094d8:	b292      	uxth	r2, r2
 80094da:	835a      	strh	r2, [r3, #26]

  if (huart_emul->TxXferCount <= huart_emul->TxXferSize)
 80094dc:	4b38      	ldr	r3, [pc, #224]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	8b5a      	ldrh	r2, [r3, #26]
 80094e2:	4b37      	ldr	r3, [pc, #220]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	8b1b      	ldrh	r3, [r3, #24]
 80094e8:	429a      	cmp	r2, r3
 80094ea:	d820      	bhi.n	800952e <UART_Emul_DMATransmitCplt+0x6a>
  { 

    /* Call UART Emulation Transmit frame for next Frame */
    UART_Emul_TransmitFrame(huart_emul);
 80094ec:	4b34      	ldr	r3, [pc, #208]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4618      	mov	r0, r3
 80094f2:	f7ff ff7d 	bl	80093f0 <UART_Emul_TransmitFrame>

    if ((huart_emul->TxXferCount % 2 ) != 0)
 80094f6:	4b32      	ldr	r3, [pc, #200]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	8b5b      	ldrh	r3, [r3, #26]
 80094fc:	f003 0301 	and.w	r3, r3, #1
 8009500:	b29b      	uxth	r3, r3
 8009502:	2b00      	cmp	r3, #0
 8009504:	d002      	beq.n	800950c <UART_Emul_DMATransmitCplt+0x48>
    {
      tmpbuffer = (uint32_t)pSecondBuffer_Tx;
 8009506:	4b2f      	ldr	r3, [pc, #188]	; (80095c4 <UART_Emul_DMATransmitCplt+0x100>)
 8009508:	60fb      	str	r3, [r7, #12]
 800950a:	e001      	b.n	8009510 <UART_Emul_DMATransmitCplt+0x4c>
    }
    else
    {
      tmpbuffer = (uint32_t)pFirstBuffer_Tx;
 800950c:	4b2e      	ldr	r3, [pc, #184]	; (80095c8 <UART_Emul_DMATransmitCplt+0x104>)
 800950e:	60fb      	str	r3, [r7, #12]
    }
    /* Format second Data to be sent */
    UART_Emul_TransmitFormatFrame(huart_emul, *(huart_emul->pTxBuffPtr + huart_emul->TxXferCount), (uint32_t*)tmpbuffer);
 8009510:	4b2b      	ldr	r3, [pc, #172]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 8009512:	6818      	ldr	r0, [r3, #0]
 8009514:	4b2a      	ldr	r3, [pc, #168]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	695b      	ldr	r3, [r3, #20]
 800951a:	4a29      	ldr	r2, [pc, #164]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 800951c:	6812      	ldr	r2, [r2, #0]
 800951e:	8b52      	ldrh	r2, [r2, #26]
 8009520:	4413      	add	r3, r2
 8009522:	781b      	ldrb	r3, [r3, #0]
 8009524:	68fa      	ldr	r2, [r7, #12]
 8009526:	4619      	mov	r1, r3
 8009528:	f7ff feaa 	bl	8009280 <UART_Emul_TransmitFormatFrame>
      huart_emul->State = HAL_UART_EMUL_STATE_READY;
    }
    /* Handle for UART Emulation Transfer Complete */
    HAL_UART_Emul_TxCpltCallback(huart_emul);
  }
}
 800952c:	e043      	b.n	80095b6 <UART_Emul_DMATransmitCplt+0xf2>
    __HAL_DMA_DISABLE_IT(TimHandle.hdma[TIM_DMA_ID_CC1], DMA_IT_TC);
 800952e:	4b27      	ldr	r3, [pc, #156]	; (80095cc <UART_Emul_DMATransmitCplt+0x108>)
 8009530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	681a      	ldr	r2, [r3, #0]
 8009536:	4b25      	ldr	r3, [pc, #148]	; (80095cc <UART_Emul_DMATransmitCplt+0x108>)
 8009538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f022 0210 	bic.w	r2, r2, #16
 8009540:	601a      	str	r2, [r3, #0]
    __HAL_UART_EMUL_SET_FLAG(huart_emul, UART_EMUL_FLAG_TC);
 8009542:	4b1f      	ldr	r3, [pc, #124]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	781b      	ldrb	r3, [r3, #0]
 8009548:	b2da      	uxtb	r2, r3
 800954a:	4b1d      	ldr	r3, [pc, #116]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f042 0202 	orr.w	r2, r2, #2
 8009552:	b2d2      	uxtb	r2, r2
 8009554:	701a      	strb	r2, [r3, #0]
    __HAL_DMA_DISABLE(&hdma_tx);
 8009556:	4b1e      	ldr	r3, [pc, #120]	; (80095d0 <UART_Emul_DMATransmitCplt+0x10c>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	681a      	ldr	r2, [r3, #0]
 800955c:	4b1c      	ldr	r3, [pc, #112]	; (80095d0 <UART_Emul_DMATransmitCplt+0x10c>)
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	f022 0201 	bic.w	r2, r2, #1
 8009564:	601a      	str	r2, [r3, #0]
    __HAL_TIM_DISABLE_DMA(&TimHandle, TIM_DMA_CC1);
 8009566:	4b19      	ldr	r3, [pc, #100]	; (80095cc <UART_Emul_DMATransmitCplt+0x108>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	68da      	ldr	r2, [r3, #12]
 800956c:	4b17      	ldr	r3, [pc, #92]	; (80095cc <UART_Emul_DMATransmitCplt+0x108>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009574:	60da      	str	r2, [r3, #12]
    huart_emul->TxXferCount = 0;
 8009576:	4b12      	ldr	r3, [pc, #72]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	2200      	movs	r2, #0
 800957c:	835a      	strh	r2, [r3, #26]
    huart_emul->ErrorCode = HAL_UART_EMUL_ERROR_NONE;
 800957e:	4b10      	ldr	r3, [pc, #64]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	2200      	movs	r2, #0
 8009584:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    if (huart_emul->State == HAL_UART_EMUL_STATE_BUSY_TX_RX)
 8009588:	4b0d      	ldr	r3, [pc, #52]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009590:	b2db      	uxtb	r3, r3
 8009592:	2b10      	cmp	r3, #16
 8009594:	d105      	bne.n	80095a2 <UART_Emul_DMATransmitCplt+0xde>
      huart_emul->State = HAL_UART_EMUL_STATE_BUSY_RX;
 8009596:	4b0a      	ldr	r3, [pc, #40]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	2208      	movs	r2, #8
 800959c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80095a0:	e004      	b.n	80095ac <UART_Emul_DMATransmitCplt+0xe8>
      huart_emul->State = HAL_UART_EMUL_STATE_READY;
 80095a2:	4b07      	ldr	r3, [pc, #28]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	2201      	movs	r2, #1
 80095a8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    HAL_UART_Emul_TxCpltCallback(huart_emul);
 80095ac:	4b04      	ldr	r3, [pc, #16]	; (80095c0 <UART_Emul_DMATransmitCplt+0xfc>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4618      	mov	r0, r3
 80095b2:	f000 f835 	bl	8009620 <HAL_UART_Emul_TxCpltCallback>
}
 80095b6:	bf00      	nop
 80095b8:	3710      	adds	r7, #16
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}
 80095be:	bf00      	nop
 80095c0:	20000764 	.word	0x20000764
 80095c4:	200007f8 	.word	0x200007f8
 80095c8:	200007c8 	.word	0x200007c8
 80095cc:	20000724 	.word	0x20000724
 80095d0:	20000664 	.word	0x20000664

080095d4 <UART_Emul_DMAError>:
  * @brief  This function is executed in case of error of Transfer occurrence.
  * @param  hdma : DMA Handle
  * @retval None
  */
static void UART_Emul_DMAError(DMA_HandleTypeDef *hdma)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b082      	sub	sp, #8
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  /* UART Emulation frame error occurred */
  __HAL_UART_EMUL_SET_FLAG(huart_emul, UART_EMUL_FLAG_FE);
 80095dc:	4b0f      	ldr	r3, [pc, #60]	; (800961c <UART_Emul_DMAError+0x48>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	b2da      	uxtb	r2, r3
 80095e4:	4b0d      	ldr	r3, [pc, #52]	; (800961c <UART_Emul_DMAError+0x48>)
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f042 0204 	orr.w	r2, r2, #4
 80095ec:	b2d2      	uxtb	r2, r2
 80095ee:	701a      	strb	r2, [r3, #0]

  huart_emul->ErrorCode |= HAL_UART_EMUL_ERROR_FE;
 80095f0:	4b0a      	ldr	r3, [pc, #40]	; (800961c <UART_Emul_DMAError+0x48>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80095f8:	b2da      	uxtb	r2, r3
 80095fa:	4b08      	ldr	r3, [pc, #32]	; (800961c <UART_Emul_DMAError+0x48>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f042 0201 	orr.w	r2, r2, #1
 8009602:	b2d2      	uxtb	r2, r2
 8009604:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  HAL_UART_Emul_ErrorCallback(huart_emul);
 8009608:	4b04      	ldr	r3, [pc, #16]	; (800961c <UART_Emul_DMAError+0x48>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	4618      	mov	r0, r3
 800960e:	f7fe f817 	bl	8007640 <HAL_UART_Emul_ErrorCallback>
}
 8009612:	bf00      	nop
 8009614:	3708      	adds	r7, #8
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}
 800961a:	bf00      	nop
 800961c:	20000764 	.word	0x20000764

08009620 <HAL_UART_Emul_TxCpltCallback>:
  * @brief  Initializes the UART Emulation Transfer Complete.
  * @param  huart: UART Emulation Handle
  * @retval None
  */
__weak void HAL_UART_Emul_TxCpltCallback(UART_Emul_HandleTypeDef *huart)
{
 8009620:	b480      	push	{r7}
 8009622:	b083      	sub	sp, #12
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_UART_Emul_TransferComplete could be implemented in the user file
   */
}
 8009628:	bf00      	nop
 800962a:	370c      	adds	r7, #12
 800962c:	46bd      	mov	sp, r7
 800962e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009632:	4770      	bx	lr

08009634 <Quectel_Init>:
static void L76_Date_Parse(char* sRmcDate, L76* pL76Handle);
extern void Error_Handler(void);


uint8_t Quectel_Init(void)
{
 8009634:	b5b0      	push	{r4, r5, r7, lr}
 8009636:	b0b2      	sub	sp, #200	; 0xc8
 8009638:	af00      	add	r7, sp, #0

	char cGpsOnly[100] = "$PMTK353,1,0,0,0,0*2B\r\n";
 800963a:	4b21      	ldr	r3, [pc, #132]	; (80096c0 <Quectel_Init+0x8c>)
 800963c:	f107 0464 	add.w	r4, r7, #100	; 0x64
 8009640:	461d      	mov	r5, r3
 8009642:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009644:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009646:	e895 0003 	ldmia.w	r5, {r0, r1}
 800964a:	e884 0003 	stmia.w	r4, {r0, r1}
 800964e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8009652:	224c      	movs	r2, #76	; 0x4c
 8009654:	2100      	movs	r1, #0
 8009656:	4618      	mov	r0, r3
 8009658:	f000 fe48 	bl	800a2ec <memset>

	char cGps10HzFix[100] = "$PMTK220,100*1F\r\n";
 800965c:	4b19      	ldr	r3, [pc, #100]	; (80096c4 <Quectel_Init+0x90>)
 800965e:	463c      	mov	r4, r7
 8009660:	461d      	mov	r5, r3
 8009662:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8009664:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8009666:	682b      	ldr	r3, [r5, #0]
 8009668:	8023      	strh	r3, [r4, #0]
 800966a:	f107 0312 	add.w	r3, r7, #18
 800966e:	2252      	movs	r2, #82	; 0x52
 8009670:	2100      	movs	r1, #0
 8009672:	4618      	mov	r0, r3
 8009674:	f000 fe3a 	bl	800a2ec <memset>

	HAL_UART_Transmit(&huart2, (uint8_t*)cGps10HzFix, strlen(cGps10HzFix), HAL_MAX_DELAY);
 8009678:	463b      	mov	r3, r7
 800967a:	4618      	mov	r0, r3
 800967c:	f7f6 fdb0 	bl	80001e0 <strlen>
 8009680:	4603      	mov	r3, r0
 8009682:	b29a      	uxth	r2, r3
 8009684:	4639      	mov	r1, r7
 8009686:	f04f 33ff 	mov.w	r3, #4294967295
 800968a:	480f      	ldr	r0, [pc, #60]	; (80096c8 <Quectel_Init+0x94>)
 800968c:	f7fc f85f 	bl	800574e <HAL_UART_Transmit>

	if(HAL_UART_Transmit(&huart2, (uint8_t*)cGpsOnly, strlen(cGpsOnly), HAL_MAX_DELAY) != HAL_OK)
 8009690:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8009694:	4618      	mov	r0, r3
 8009696:	f7f6 fda3 	bl	80001e0 <strlen>
 800969a:	4603      	mov	r3, r0
 800969c:	b29a      	uxth	r2, r3
 800969e:	f107 0164 	add.w	r1, r7, #100	; 0x64
 80096a2:	f04f 33ff 	mov.w	r3, #4294967295
 80096a6:	4808      	ldr	r0, [pc, #32]	; (80096c8 <Quectel_Init+0x94>)
 80096a8:	f7fc f851 	bl	800574e <HAL_UART_Transmit>
 80096ac:	4603      	mov	r3, r0
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d001      	beq.n	80096b6 <Quectel_Init+0x82>
	{
		return HAL_ERROR;
 80096b2:	2301      	movs	r3, #1
 80096b4:	e000      	b.n	80096b8 <Quectel_Init+0x84>
	}
	else
	{
		return HAL_OK;
 80096b6:	2300      	movs	r3, #0
	}
}
 80096b8:	4618      	mov	r0, r3
 80096ba:	37c8      	adds	r7, #200	; 0xc8
 80096bc:	46bd      	mov	sp, r7
 80096be:	bdb0      	pop	{r4, r5, r7, pc}
 80096c0:	0800f090 	.word	0x0800f090
 80096c4:	0800f0f4 	.word	0x0800f0f4
 80096c8:	20000dac 	.word	0x20000dac

080096cc <gps_read>:

void gps_read(char*	sRxBuffer,
			  L76* pL76,
			  char *seGNGGA,
			  char* seGNRMC)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b0b2      	sub	sp, #200	; 0xc8
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	60f8      	str	r0, [r7, #12]
 80096d4:	60b9      	str	r1, [r7, #8]
 80096d6:	607a      	str	r2, [r7, #4]
 80096d8:	603b      	str	r3, [r7, #0]
	/* Check for NULL */
	if ((sRxBuffer == NULL) || (pL76 == NULL) || (seGNGGA == NULL) || (seGNRMC == NULL))
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d008      	beq.n	80096f2 <gps_read+0x26>
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d005      	beq.n	80096f2 <gps_read+0x26>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d002      	beq.n	80096f2 <gps_read+0x26>
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d101      	bne.n	80096f6 <gps_read+0x2a>
	{
		Error_Handler();
 80096f2:	f7f8 fad7 	bl	8001ca4 <Error_Handler>
	}

	uint8_t u8IsFix = 0;
 80096f6:	2300      	movs	r3, #0
 80096f8:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
	uint8_t u8IndexOfComma[20] = {0};
 80096fc:	2300      	movs	r3, #0
 80096fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009702:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8009706:	2200      	movs	r2, #0
 8009708:	601a      	str	r2, [r3, #0]
 800970a:	605a      	str	r2, [r3, #4]
 800970c:	609a      	str	r2, [r3, #8]
 800970e:	60da      	str	r2, [r3, #12]
	uint8_t u8IndexOfComma2[20] = {0};
 8009710:	2300      	movs	r3, #0
 8009712:	673b      	str	r3, [r7, #112]	; 0x70
 8009714:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8009718:	2200      	movs	r2, #0
 800971a:	601a      	str	r2, [r3, #0]
 800971c:	605a      	str	r2, [r3, #4]
 800971e:	609a      	str	r2, [r3, #8]
 8009720:	60da      	str	r2, [r3, #12]
	char sUtcTime[15] = {0};
 8009722:	2300      	movs	r3, #0
 8009724:	663b      	str	r3, [r7, #96]	; 0x60
 8009726:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800972a:	2200      	movs	r2, #0
 800972c:	601a      	str	r2, [r3, #0]
 800972e:	605a      	str	r2, [r3, #4]
 8009730:	f8c3 2007 	str.w	r2, [r3, #7]
	char sDate[10]	  = {0};
 8009734:	2300      	movs	r3, #0
 8009736:	657b      	str	r3, [r7, #84]	; 0x54
 8009738:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800973c:	2200      	movs	r2, #0
 800973e:	601a      	str	r2, [r3, #0]
 8009740:	809a      	strh	r2, [r3, #4]

	memset(pL76, 0, sizeof(L76));
 8009742:	2218      	movs	r2, #24
 8009744:	2100      	movs	r1, #0
 8009746:	68b8      	ldr	r0, [r7, #8]
 8009748:	f000 fdd0 	bl	800a2ec <memset>

	/* 2 strings to split the GNGAA and GNRMC from the NMEA sent from the Quectel L76 LB */
	char *sSubGPS  = strstr(sRxBuffer, "$GNGGA");
 800974c:	49c8      	ldr	r1, [pc, #800]	; (8009a70 <gps_read+0x3a4>)
 800974e:	68f8      	ldr	r0, [r7, #12]
 8009750:	f001 faec 	bl	800ad2c <strstr>
 8009754:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
	char* sSubGPS2 = strstr(sRxBuffer, "$GNRMC");
 8009758:	49c6      	ldr	r1, [pc, #792]	; (8009a74 <gps_read+0x3a8>)
 800975a:	68f8      	ldr	r0, [r7, #12]
 800975c:	f001 fae6 	bl	800ad2c <strstr>
 8009760:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98

	/* Split the GNRMC from the string above */
	for (int i = 0; i < strlen(sSubGPS2); i++)
 8009764:	2300      	movs	r3, #0
 8009766:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800976a:	e02d      	b.n	80097c8 <gps_read+0xfc>
	{
		if (sSubGPS2[i] == '\r')
 800976c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009770:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8009774:	4413      	add	r3, r2
 8009776:	781b      	ldrb	r3, [r3, #0]
 8009778:	2b0d      	cmp	r3, #13
 800977a:	d120      	bne.n	80097be <gps_read+0xf2>
		{
			for (int j = 0; j < i; j++)
 800977c:	2300      	movs	r3, #0
 800977e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009782:	e00f      	b.n	80097a4 <gps_read+0xd8>
			{
				seGNRMC[j] = sSubGPS2[j];
 8009784:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009788:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800978c:	441a      	add	r2, r3
 800978e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009792:	6839      	ldr	r1, [r7, #0]
 8009794:	440b      	add	r3, r1
 8009796:	7812      	ldrb	r2, [r2, #0]
 8009798:	701a      	strb	r2, [r3, #0]
			for (int j = 0; j < i; j++)
 800979a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800979e:	3301      	adds	r3, #1
 80097a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80097a4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80097a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80097ac:	429a      	cmp	r2, r3
 80097ae:	dbe9      	blt.n	8009784 <gps_read+0xb8>
			}
			seGNRMC[i] = '\0';
 80097b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80097b4:	683a      	ldr	r2, [r7, #0]
 80097b6:	4413      	add	r3, r2
 80097b8:	2200      	movs	r2, #0
 80097ba:	701a      	strb	r2, [r3, #0]
			break;
 80097bc:	e00d      	b.n	80097da <gps_read+0x10e>
	for (int i = 0; i < strlen(sSubGPS2); i++)
 80097be:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80097c2:	3301      	adds	r3, #1
 80097c4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80097c8:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 80097cc:	f7f6 fd08 	bl	80001e0 <strlen>
 80097d0:	4602      	mov	r2, r0
 80097d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80097d6:	429a      	cmp	r2, r3
 80097d8:	d8c8      	bhi.n	800976c <gps_read+0xa0>
		}
	}

	/* Test */
	printf("the string of the subGNRMC: %s\r\n", seGNRMC);
 80097da:	6839      	ldr	r1, [r7, #0]
 80097dc:	48a6      	ldr	r0, [pc, #664]	; (8009a78 <gps_read+0x3ac>)
 80097de:	f001 f9f7 	bl	800abd0 <iprintf>

	/* Split the GNGGA from the string above */
	for (int i = 0; i < strlen(sSubGPS); i++)
 80097e2:	2300      	movs	r3, #0
 80097e4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80097e8:	e02d      	b.n	8009846 <gps_read+0x17a>
	{
		if (sSubGPS[i] == '\r')
 80097ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80097ee:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 80097f2:	4413      	add	r3, r2
 80097f4:	781b      	ldrb	r3, [r3, #0]
 80097f6:	2b0d      	cmp	r3, #13
 80097f8:	d120      	bne.n	800983c <gps_read+0x170>
		{
			for (int j = 0; j < i; j++)
 80097fa:	2300      	movs	r3, #0
 80097fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009800:	e00f      	b.n	8009822 <gps_read+0x156>
			{
				seGNGGA[j] = sSubGPS[j];
 8009802:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009806:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 800980a:	441a      	add	r2, r3
 800980c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8009810:	6879      	ldr	r1, [r7, #4]
 8009812:	440b      	add	r3, r1
 8009814:	7812      	ldrb	r2, [r2, #0]
 8009816:	701a      	strb	r2, [r3, #0]
			for (int j = 0; j < i; j++)
 8009818:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800981c:	3301      	adds	r3, #1
 800981e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009822:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009826:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800982a:	429a      	cmp	r2, r3
 800982c:	dbe9      	blt.n	8009802 <gps_read+0x136>
			}
			seGNGGA[i] = '\0';
 800982e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009832:	687a      	ldr	r2, [r7, #4]
 8009834:	4413      	add	r3, r2
 8009836:	2200      	movs	r2, #0
 8009838:	701a      	strb	r2, [r3, #0]
			break;
 800983a:	e00d      	b.n	8009858 <gps_read+0x18c>
	for (int i = 0; i < strlen(sSubGPS); i++)
 800983c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009840:	3301      	adds	r3, #1
 8009842:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009846:	f8d7 009c 	ldr.w	r0, [r7, #156]	; 0x9c
 800984a:	f7f6 fcc9 	bl	80001e0 <strlen>
 800984e:	4602      	mov	r2, r0
 8009850:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009854:	429a      	cmp	r2, r3
 8009856:	d8c8      	bhi.n	80097ea <gps_read+0x11e>
		}
	}

	/* Test */
	printf("the string of the subGNGGA: %s\r\n", seGNGGA);
 8009858:	6879      	ldr	r1, [r7, #4]
 800985a:	4888      	ldr	r0, [pc, #544]	; (8009a7c <gps_read+0x3b0>)
 800985c:	f001 f9b8 	bl	800abd0 <iprintf>

	int j = 0;
 8009860:	2300      	movs	r3, #0
 8009862:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

	/* Find the index of each comma in GNGGA string */
	for (int i = 0; i < strlen(seGNGGA); i++)
 8009866:	2300      	movs	r3, #0
 8009868:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800986c:	e018      	b.n	80098a0 <gps_read+0x1d4>
	{
		if (seGNGGA[i] == ',')
 800986e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	4413      	add	r3, r2
 8009876:	781b      	ldrb	r3, [r3, #0]
 8009878:	2b2c      	cmp	r3, #44	; 0x2c
 800987a:	d10c      	bne.n	8009896 <gps_read+0x1ca>
		{
			u8IndexOfComma[j++] = i;
 800987c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009880:	1c5a      	adds	r2, r3, #1
 8009882:	f8c7 20b0 	str.w	r2, [r7, #176]	; 0xb0
 8009886:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800988a:	b2d2      	uxtb	r2, r2
 800988c:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 8009890:	440b      	add	r3, r1
 8009892:	f803 2c44 	strb.w	r2, [r3, #-68]
	for (int i = 0; i < strlen(seGNGGA); i++)
 8009896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800989a:	3301      	adds	r3, #1
 800989c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80098a0:	6878      	ldr	r0, [r7, #4]
 80098a2:	f7f6 fc9d 	bl	80001e0 <strlen>
 80098a6:	4602      	mov	r2, r0
 80098a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80098ac:	429a      	cmp	r2, r3
 80098ae:	d8de      	bhi.n	800986e <gps_read+0x1a2>
		}
	}

	j = 0;
 80098b0:	2300      	movs	r3, #0
 80098b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

	/* Find the index of each comma in GNRMC string */
	for (int i = 0; i < strlen(seGNRMC); i++)
 80098b6:	2300      	movs	r3, #0
 80098b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80098bc:	e018      	b.n	80098f0 <gps_read+0x224>
	{
		if (seGNRMC[i] == ',')
 80098be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80098c2:	683a      	ldr	r2, [r7, #0]
 80098c4:	4413      	add	r3, r2
 80098c6:	781b      	ldrb	r3, [r3, #0]
 80098c8:	2b2c      	cmp	r3, #44	; 0x2c
 80098ca:	d10c      	bne.n	80098e6 <gps_read+0x21a>
		{
			u8IndexOfComma2[j++] = i;
 80098cc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80098d0:	1c5a      	adds	r2, r3, #1
 80098d2:	f8c7 20b0 	str.w	r2, [r7, #176]	; 0xb0
 80098d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80098da:	b2d2      	uxtb	r2, r2
 80098dc:	f107 01c8 	add.w	r1, r7, #200	; 0xc8
 80098e0:	440b      	add	r3, r1
 80098e2:	f803 2c58 	strb.w	r2, [r3, #-88]
	for (int i = 0; i < strlen(seGNRMC); i++)
 80098e6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80098ea:	3301      	adds	r3, #1
 80098ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80098f0:	6838      	ldr	r0, [r7, #0]
 80098f2:	f7f6 fc75 	bl	80001e0 <strlen>
 80098f6:	4602      	mov	r2, r0
 80098f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80098fc:	429a      	cmp	r2, r3
 80098fe:	d8de      	bhi.n	80098be <gps_read+0x1f2>
		}
	}

	/* Check whether the GPS is fix or not on GNGGA */
	if (seGNGGA[u8IndexOfComma[5] + 1] == '0' || strlen(seGNGGA) == 0 || seGNGGA[u8IndexOfComma[5]+1] != '1')
 8009900:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 8009904:	3301      	adds	r3, #1
 8009906:	687a      	ldr	r2, [r7, #4]
 8009908:	4413      	add	r3, r2
 800990a:	781b      	ldrb	r3, [r3, #0]
 800990c:	2b30      	cmp	r3, #48	; 0x30
 800990e:	d00b      	beq.n	8009928 <gps_read+0x25c>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	781b      	ldrb	r3, [r3, #0]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d007      	beq.n	8009928 <gps_read+0x25c>
 8009918:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800991c:	3301      	adds	r3, #1
 800991e:	687a      	ldr	r2, [r7, #4]
 8009920:	4413      	add	r3, r2
 8009922:	781b      	ldrb	r3, [r3, #0]
 8009924:	2b31      	cmp	r3, #49	; 0x31
 8009926:	d00e      	beq.n	8009946 <gps_read+0x27a>
	{
		if (seGNGGA[u8IndexOfComma[5] + 1] == '0')
 8009928:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 800992c:	3301      	adds	r3, #1
 800992e:	687a      	ldr	r2, [r7, #4]
 8009930:	4413      	add	r3, r2
 8009932:	781b      	ldrb	r3, [r3, #0]
 8009934:	2b30      	cmp	r3, #48	; 0x30
 8009936:	d102      	bne.n	800993e <gps_read+0x272>
		{
			printf("GPS NOT FIX!!!\r\n");
 8009938:	4851      	ldr	r0, [pc, #324]	; (8009a80 <gps_read+0x3b4>)
 800993a:	f001 f9cf 	bl	800acdc <puts>
		}
		u8IsFix = GPS_NOT_FIX;
 800993e:	2300      	movs	r3, #0
 8009940:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 8009944:	e002      	b.n	800994c <gps_read+0x280>
	}else
	{
		u8IsFix = GPS_FIX;
 8009946:	2301      	movs	r3, #1
 8009948:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
	}

	/* If GPS is fix, Get the DATA */
	if (u8IsFix == GPS_NOT_FIX)
 800994c:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8009950:	2b00      	cmp	r3, #0
 8009952:	d108      	bne.n	8009966 <gps_read+0x29a>
	{
		/* Information of NMEA */
		memset(pL76, 0, sizeof(*pL76));
 8009954:	2218      	movs	r2, #24
 8009956:	2100      	movs	r1, #0
 8009958:	68b8      	ldr	r0, [r7, #8]
 800995a:	f000 fcc7 	bl	800a2ec <memset>
		printf("GPS NOT AVAILABLE\r\n");
 800995e:	4849      	ldr	r0, [pc, #292]	; (8009a84 <gps_read+0x3b8>)
 8009960:	f001 f9bc 	bl	800acdc <puts>
		}

		L76_Long_Parse(sLong, pL76, u8E_W);

	}
}
 8009964:	e194      	b.n	8009c90 <gps_read+0x5c4>
		char sLat[20] = {0};
 8009966:	2300      	movs	r3, #0
 8009968:	643b      	str	r3, [r7, #64]	; 0x40
 800996a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800996e:	2200      	movs	r2, #0
 8009970:	601a      	str	r2, [r3, #0]
 8009972:	605a      	str	r2, [r3, #4]
 8009974:	609a      	str	r2, [r3, #8]
 8009976:	60da      	str	r2, [r3, #12]
		char sN_S[3] = {0};
 8009978:	4b43      	ldr	r3, [pc, #268]	; (8009a88 <gps_read+0x3bc>)
 800997a:	881b      	ldrh	r3, [r3, #0]
 800997c:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800997e:	2300      	movs	r3, #0
 8009980:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
		j = 0;
 8009984:	2300      	movs	r3, #0
 8009986:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		for (uint8_t i = u8IndexOfComma[0]; i < u8IndexOfComma[1]; i++)
 800998a:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800998e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8009992:	e016      	b.n	80099c2 <gps_read+0x2f6>
			sUtcTime[j] = seGNGGA[i+1];
 8009994:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8009998:	3301      	adds	r3, #1
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	4413      	add	r3, r2
 800999e:	7819      	ldrb	r1, [r3, #0]
 80099a0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80099a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80099a8:	4413      	add	r3, r2
 80099aa:	460a      	mov	r2, r1
 80099ac:	701a      	strb	r2, [r3, #0]
			j++;
 80099ae:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80099b2:	3301      	adds	r3, #1
 80099b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		for (uint8_t i = u8IndexOfComma[0]; i < u8IndexOfComma[1]; i++)
 80099b8:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80099bc:	3301      	adds	r3, #1
 80099be:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 80099c2:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 80099c6:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 80099ca:	429a      	cmp	r2, r3
 80099cc:	d3e2      	bcc.n	8009994 <gps_read+0x2c8>
		sUtcTime[j-1] = '\0';
 80099ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80099d2:	3b01      	subs	r3, #1
 80099d4:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 80099d8:	4413      	add	r3, r2
 80099da:	2200      	movs	r2, #0
 80099dc:	f803 2c68 	strb.w	r2, [r3, #-104]
		L76_Time_Parse(sUtcTime, pL76);
 80099e0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80099e4:	68b9      	ldr	r1, [r7, #8]
 80099e6:	4618      	mov	r0, r3
 80099e8:	f000 facc 	bl	8009f84 <L76_Time_Parse>
		j = 0;
 80099ec:	2300      	movs	r3, #0
 80099ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		for (uint8_t i = u8IndexOfComma2[8]; i < u8IndexOfComma2[9]; i++)
 80099f2:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 80099f6:	f887 30a6 	strb.w	r3, [r7, #166]	; 0xa6
 80099fa:	e016      	b.n	8009a2a <gps_read+0x35e>
			sDate[j] = seGNRMC[i+1];
 80099fc:	f897 30a6 	ldrb.w	r3, [r7, #166]	; 0xa6
 8009a00:	3301      	adds	r3, #1
 8009a02:	683a      	ldr	r2, [r7, #0]
 8009a04:	4413      	add	r3, r2
 8009a06:	7819      	ldrb	r1, [r3, #0]
 8009a08:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8009a0c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009a10:	4413      	add	r3, r2
 8009a12:	460a      	mov	r2, r1
 8009a14:	701a      	strb	r2, [r3, #0]
			j++;
 8009a16:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009a1a:	3301      	adds	r3, #1
 8009a1c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		for (uint8_t i = u8IndexOfComma2[8]; i < u8IndexOfComma2[9]; i++)
 8009a20:	f897 30a6 	ldrb.w	r3, [r7, #166]	; 0xa6
 8009a24:	3301      	adds	r3, #1
 8009a26:	f887 30a6 	strb.w	r3, [r7, #166]	; 0xa6
 8009a2a:	f897 3079 	ldrb.w	r3, [r7, #121]	; 0x79
 8009a2e:	f897 20a6 	ldrb.w	r2, [r7, #166]	; 0xa6
 8009a32:	429a      	cmp	r2, r3
 8009a34:	d3e2      	bcc.n	80099fc <gps_read+0x330>
		sDate[j-1] = '\0';
 8009a36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009a3a:	3b01      	subs	r3, #1
 8009a3c:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8009a40:	4413      	add	r3, r2
 8009a42:	2200      	movs	r2, #0
 8009a44:	f803 2c74 	strb.w	r2, [r3, #-116]
		printf("DATE string: %s\r\n",sDate);
 8009a48:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8009a4c:	4619      	mov	r1, r3
 8009a4e:	480f      	ldr	r0, [pc, #60]	; (8009a8c <gps_read+0x3c0>)
 8009a50:	f001 f8be 	bl	800abd0 <iprintf>
		L76_Date_Parse(sDate, pL76);
 8009a54:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8009a58:	68b9      	ldr	r1, [r7, #8]
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	f000 fae4 	bl	800a028 <L76_Date_Parse>
		j = 0;
 8009a60:	2300      	movs	r3, #0
 8009a62:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		for (uint8_t i = u8IndexOfComma[1]; i < u8IndexOfComma[2]; i++)
 8009a66:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8009a6a:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 8009a6e:	e026      	b.n	8009abe <gps_read+0x3f2>
 8009a70:	0800f158 	.word	0x0800f158
 8009a74:	0800f160 	.word	0x0800f160
 8009a78:	0800f168 	.word	0x0800f168
 8009a7c:	0800f18c 	.word	0x0800f18c
 8009a80:	0800f1b0 	.word	0x0800f1b0
 8009a84:	0800f1c0 	.word	0x0800f1c0
 8009a88:	0800f1f8 	.word	0x0800f1f8
 8009a8c:	0800f1d4 	.word	0x0800f1d4
			sLat[j] = seGNGGA[i+1];
 8009a90:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 8009a94:	3301      	adds	r3, #1
 8009a96:	687a      	ldr	r2, [r7, #4]
 8009a98:	4413      	add	r3, r2
 8009a9a:	7819      	ldrb	r1, [r3, #0]
 8009a9c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8009aa0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009aa4:	4413      	add	r3, r2
 8009aa6:	460a      	mov	r2, r1
 8009aa8:	701a      	strb	r2, [r3, #0]
			j++;
 8009aaa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009aae:	3301      	adds	r3, #1
 8009ab0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		for (uint8_t i = u8IndexOfComma[1]; i < u8IndexOfComma[2]; i++)
 8009ab4:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 8009ab8:	3301      	adds	r3, #1
 8009aba:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 8009abe:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8009ac2:	f897 20a5 	ldrb.w	r2, [r7, #165]	; 0xa5
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d3e2      	bcc.n	8009a90 <gps_read+0x3c4>
		sLat[j-1] = '\0';
 8009aca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009ace:	3b01      	subs	r3, #1
 8009ad0:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8009ad4:	4413      	add	r3, r2
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	f803 2c88 	strb.w	r2, [r3, #-136]
		printf("%s\n\r", sLat);
 8009adc:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009ae0:	4619      	mov	r1, r3
 8009ae2:	486d      	ldr	r0, [pc, #436]	; (8009c98 <gps_read+0x5cc>)
 8009ae4:	f001 f874 	bl	800abd0 <iprintf>
		j = 0;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		for (uint8_t i = u8IndexOfComma[2]; i < u8IndexOfComma[3]; i++)
 8009aee:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8009af2:	f887 30a4 	strb.w	r3, [r7, #164]	; 0xa4
 8009af6:	e016      	b.n	8009b26 <gps_read+0x45a>
			sN_S[j] = seGNGGA[i+1];
 8009af8:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8009afc:	3301      	adds	r3, #1
 8009afe:	687a      	ldr	r2, [r7, #4]
 8009b00:	4413      	add	r3, r2
 8009b02:	7819      	ldrb	r1, [r3, #0]
 8009b04:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8009b08:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009b0c:	4413      	add	r3, r2
 8009b0e:	460a      	mov	r2, r1
 8009b10:	701a      	strb	r2, [r3, #0]
			j++;
 8009b12:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009b16:	3301      	adds	r3, #1
 8009b18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		for (uint8_t i = u8IndexOfComma[2]; i < u8IndexOfComma[3]; i++)
 8009b1c:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8009b20:	3301      	adds	r3, #1
 8009b22:	f887 30a4 	strb.w	r3, [r7, #164]	; 0xa4
 8009b26:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8009b2a:	f897 20a4 	ldrb.w	r2, [r7, #164]	; 0xa4
 8009b2e:	429a      	cmp	r2, r3
 8009b30:	d3e2      	bcc.n	8009af8 <gps_read+0x42c>
		sN_S[j-1] = '\0';
 8009b32:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009b36:	3b01      	subs	r3, #1
 8009b38:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8009b3c:	4413      	add	r3, r2
 8009b3e:	2200      	movs	r2, #0
 8009b40:	f803 2c8c 	strb.w	r2, [r3, #-140]
		uint8_t u8N_S = 0;
 8009b44:	2300      	movs	r3, #0
 8009b46:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
		if (sN_S[0] == 'N')
 8009b4a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8009b4e:	2b4e      	cmp	r3, #78	; 0x4e
 8009b50:	d103      	bne.n	8009b5a <gps_read+0x48e>
			u8N_S = GPS_NORTH;
 8009b52:	2301      	movs	r3, #1
 8009b54:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
 8009b58:	e006      	b.n	8009b68 <gps_read+0x49c>
		}else if (sN_S[0] == 'S')
 8009b5a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8009b5e:	2b53      	cmp	r3, #83	; 0x53
 8009b60:	d102      	bne.n	8009b68 <gps_read+0x49c>
			u8N_S = GPS_SOUTH;
 8009b62:	2300      	movs	r3, #0
 8009b64:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
		L76_Lat_Parse(sLat, pL76, u8N_S);
 8009b68:	f897 20a3 	ldrb.w	r2, [r7, #163]	; 0xa3
 8009b6c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8009b70:	68b9      	ldr	r1, [r7, #8]
 8009b72:	4618      	mov	r0, r3
 8009b74:	f000 f894 	bl	8009ca0 <L76_Lat_Parse>
		j = 0;
 8009b78:	2300      	movs	r3, #0
 8009b7a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		char sLong[20] = {0};
 8009b7e:	2300      	movs	r3, #0
 8009b80:	62bb      	str	r3, [r7, #40]	; 0x28
 8009b82:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009b86:	2200      	movs	r2, #0
 8009b88:	601a      	str	r2, [r3, #0]
 8009b8a:	605a      	str	r2, [r3, #4]
 8009b8c:	609a      	str	r2, [r3, #8]
 8009b8e:	60da      	str	r2, [r3, #12]
		for (uint8_t i = u8IndexOfComma[3]; i < u8IndexOfComma[4]; i++)
 8009b90:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8009b94:	f887 30a2 	strb.w	r3, [r7, #162]	; 0xa2
 8009b98:	e016      	b.n	8009bc8 <gps_read+0x4fc>
			sLong[j] = seGNGGA[i+1];
 8009b9a:	f897 30a2 	ldrb.w	r3, [r7, #162]	; 0xa2
 8009b9e:	3301      	adds	r3, #1
 8009ba0:	687a      	ldr	r2, [r7, #4]
 8009ba2:	4413      	add	r3, r2
 8009ba4:	7819      	ldrb	r1, [r3, #0]
 8009ba6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8009baa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009bae:	4413      	add	r3, r2
 8009bb0:	460a      	mov	r2, r1
 8009bb2:	701a      	strb	r2, [r3, #0]
			j++;
 8009bb4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009bb8:	3301      	adds	r3, #1
 8009bba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		for (uint8_t i = u8IndexOfComma[3]; i < u8IndexOfComma[4]; i++)
 8009bbe:	f897 30a2 	ldrb.w	r3, [r7, #162]	; 0xa2
 8009bc2:	3301      	adds	r3, #1
 8009bc4:	f887 30a2 	strb.w	r3, [r7, #162]	; 0xa2
 8009bc8:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8009bcc:	f897 20a2 	ldrb.w	r2, [r7, #162]	; 0xa2
 8009bd0:	429a      	cmp	r2, r3
 8009bd2:	d3e2      	bcc.n	8009b9a <gps_read+0x4ce>
		sLong[j-1] = '\0';
 8009bd4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009bd8:	3b01      	subs	r3, #1
 8009bda:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8009bde:	4413      	add	r3, r2
 8009be0:	2200      	movs	r2, #0
 8009be2:	f803 2ca0 	strb.w	r2, [r3, #-160]
		printf("%s\r\n",sLong);
 8009be6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009bea:	4619      	mov	r1, r3
 8009bec:	482b      	ldr	r0, [pc, #172]	; (8009c9c <gps_read+0x5d0>)
 8009bee:	f000 ffef 	bl	800abd0 <iprintf>
		j = 0;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		char sE_W[20] = {0};
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	617b      	str	r3, [r7, #20]
 8009bfc:	f107 0318 	add.w	r3, r7, #24
 8009c00:	2200      	movs	r2, #0
 8009c02:	601a      	str	r2, [r3, #0]
 8009c04:	605a      	str	r2, [r3, #4]
 8009c06:	609a      	str	r2, [r3, #8]
 8009c08:	60da      	str	r2, [r3, #12]
		for (uint8_t i = u8IndexOfComma[4]; i < u8IndexOfComma[5]; i++)
 8009c0a:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8009c0e:	f887 30a1 	strb.w	r3, [r7, #161]	; 0xa1
 8009c12:	e016      	b.n	8009c42 <gps_read+0x576>
			sE_W[j] = seGNGGA[i+1];
 8009c14:	f897 30a1 	ldrb.w	r3, [r7, #161]	; 0xa1
 8009c18:	3301      	adds	r3, #1
 8009c1a:	687a      	ldr	r2, [r7, #4]
 8009c1c:	4413      	add	r3, r2
 8009c1e:	7819      	ldrb	r1, [r3, #0]
 8009c20:	f107 0214 	add.w	r2, r7, #20
 8009c24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009c28:	4413      	add	r3, r2
 8009c2a:	460a      	mov	r2, r1
 8009c2c:	701a      	strb	r2, [r3, #0]
			j++;
 8009c2e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009c32:	3301      	adds	r3, #1
 8009c34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		for (uint8_t i = u8IndexOfComma[4]; i < u8IndexOfComma[5]; i++)
 8009c38:	f897 30a1 	ldrb.w	r3, [r7, #161]	; 0xa1
 8009c3c:	3301      	adds	r3, #1
 8009c3e:	f887 30a1 	strb.w	r3, [r7, #161]	; 0xa1
 8009c42:	f897 3089 	ldrb.w	r3, [r7, #137]	; 0x89
 8009c46:	f897 20a1 	ldrb.w	r2, [r7, #161]	; 0xa1
 8009c4a:	429a      	cmp	r2, r3
 8009c4c:	d3e2      	bcc.n	8009c14 <gps_read+0x548>
		sE_W[j-1] = '\0';
 8009c4e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8009c52:	3b01      	subs	r3, #1
 8009c54:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 8009c58:	4413      	add	r3, r2
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f803 2cb4 	strb.w	r2, [r3, #-180]
		uint8_t u8E_W = 0;
 8009c60:	2300      	movs	r3, #0
 8009c62:	f887 30a0 	strb.w	r3, [r7, #160]	; 0xa0
		if (sE_W[0] == 'E')
 8009c66:	7d3b      	ldrb	r3, [r7, #20]
 8009c68:	2b45      	cmp	r3, #69	; 0x45
 8009c6a:	d103      	bne.n	8009c74 <gps_read+0x5a8>
			u8E_W = GPS_EAST;
 8009c6c:	2301      	movs	r3, #1
 8009c6e:	f887 30a0 	strb.w	r3, [r7, #160]	; 0xa0
 8009c72:	e005      	b.n	8009c80 <gps_read+0x5b4>
		else if (sE_W[0] == 'W')
 8009c74:	7d3b      	ldrb	r3, [r7, #20]
 8009c76:	2b57      	cmp	r3, #87	; 0x57
 8009c78:	d102      	bne.n	8009c80 <gps_read+0x5b4>
			u8E_W = GPS_WEST;
 8009c7a:	2300      	movs	r3, #0
 8009c7c:	f887 30a0 	strb.w	r3, [r7, #160]	; 0xa0
		L76_Long_Parse(sLong, pL76, u8E_W);
 8009c80:	f897 20a0 	ldrb.w	r2, [r7, #160]	; 0xa0
 8009c84:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8009c88:	68b9      	ldr	r1, [r7, #8]
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f000 f8c4 	bl	8009e18 <L76_Long_Parse>
}
 8009c90:	bf00      	nop
 8009c92:	37c8      	adds	r7, #200	; 0xc8
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}
 8009c98:	0800f1e8 	.word	0x0800f1e8
 8009c9c:	0800f1f0 	.word	0x0800f1f0

08009ca0 <L76_Lat_Parse>:

static void L76_Lat_Parse(char* sLat,
						  L76* pL76,
						  uint8_t u8NorS)
{
 8009ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ca2:	b08f      	sub	sp, #60	; 0x3c
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	60f8      	str	r0, [r7, #12]
 8009ca8:	60b9      	str	r1, [r7, #8]
 8009caa:	4613      	mov	r3, r2
 8009cac:	71fb      	strb	r3, [r7, #7]
	char degree[3];
	char minute[10];

	/* Check for NULL pointer */
	if ((sLat == NULL) || (pL76 == NULL))
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d002      	beq.n	8009cba <L76_Lat_Parse+0x1a>
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d101      	bne.n	8009cbe <L76_Lat_Parse+0x1e>
	{
		Error_Handler();
 8009cba:	f7f7 fff3 	bl	8001ca4 <Error_Handler>
	/* Check the postition of the dot to divide the degrees and minutes
	 * The Latitude NMEA form ddmm.mmmm
	 */

	/* 1. Parse the Degree */
	for (uint8_t i = 0; i < 2; i++)
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8009cc4:	e010      	b.n	8009ce8 <L76_Lat_Parse+0x48>
	{
		degree[i] = sLat[i];
 8009cc6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009cca:	68fa      	ldr	r2, [r7, #12]
 8009ccc:	441a      	add	r2, r3
 8009cce:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009cd2:	7812      	ldrb	r2, [r2, #0]
 8009cd4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8009cd8:	440b      	add	r3, r1
 8009cda:	f803 2c1c 	strb.w	r2, [r3, #-28]
	for (uint8_t i = 0; i < 2; i++)
 8009cde:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009ce2:	3301      	adds	r3, #1
 8009ce4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8009ce8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009cec:	2b01      	cmp	r3, #1
 8009cee:	d9ea      	bls.n	8009cc6 <L76_Lat_Parse+0x26>
	}
	degree[2] = '\0';
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	77bb      	strb	r3, [r7, #30]

	/* Test */
	printf("Lat Degree: %s\r\n", degree);
 8009cf4:	f107 031c 	add.w	r3, r7, #28
 8009cf8:	4619      	mov	r1, r3
 8009cfa:	4842      	ldr	r0, [pc, #264]	; (8009e04 <L76_Lat_Parse+0x164>)
 8009cfc:	f000 ff68 	bl	800abd0 <iprintf>

	double dTempDeg = atof(degree);
 8009d00:	f107 031c 	add.w	r3, r7, #28
 8009d04:	4618      	mov	r0, r3
 8009d06:	f000 fac3 	bl	800a290 <atof>
 8009d0a:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28

	/* 2. Parse the minute */
	uint8_t j = 0;
 8009d0e:	2300      	movs	r3, #0
 8009d10:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

	printf("%s\r\n", sLat);
 8009d14:	68f9      	ldr	r1, [r7, #12]
 8009d16:	483c      	ldr	r0, [pc, #240]	; (8009e08 <L76_Lat_Parse+0x168>)
 8009d18:	f000 ff5a 	bl	800abd0 <iprintf>

	for (uint8_t i = 2; i < (strlen(sLat) - 1); i++)
 8009d1c:	2302      	movs	r3, #2
 8009d1e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8009d22:	e015      	b.n	8009d50 <L76_Lat_Parse+0xb0>
	{
		minute[j] = sLat[i];
 8009d24:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8009d28:	68fa      	ldr	r2, [r7, #12]
 8009d2a:	441a      	add	r2, r3
 8009d2c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8009d30:	7812      	ldrb	r2, [r2, #0]
 8009d32:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8009d36:	440b      	add	r3, r1
 8009d38:	f803 2c28 	strb.w	r2, [r3, #-40]
		j++;
 8009d3c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8009d40:	3301      	adds	r3, #1
 8009d42:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	for (uint8_t i = 2; i < (strlen(sLat) - 1); i++)
 8009d46:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8009d50:	f897 6035 	ldrb.w	r6, [r7, #53]	; 0x35
 8009d54:	68f8      	ldr	r0, [r7, #12]
 8009d56:	f7f6 fa43 	bl	80001e0 <strlen>
 8009d5a:	4603      	mov	r3, r0
 8009d5c:	3b01      	subs	r3, #1
 8009d5e:	429e      	cmp	r6, r3
 8009d60:	d3e0      	bcc.n	8009d24 <L76_Lat_Parse+0x84>
	}
	minute[j] = '\0';
 8009d62:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8009d66:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009d6a:	4413      	add	r3, r2
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f803 2c28 	strb.w	r2, [r3, #-40]

	printf("Lat Minute: %s\r\n", minute);
 8009d72:	f107 0310 	add.w	r3, r7, #16
 8009d76:	4619      	mov	r1, r3
 8009d78:	4824      	ldr	r0, [pc, #144]	; (8009e0c <L76_Lat_Parse+0x16c>)
 8009d7a:	f000 ff29 	bl	800abd0 <iprintf>

	double dTempMin = atof(minute);
 8009d7e:	f107 0310 	add.w	r3, r7, #16
 8009d82:	4618      	mov	r0, r3
 8009d84:	f000 fa84 	bl	800a290 <atof>
 8009d88:	ed87 0b08 	vstr	d0, [r7, #32]

	/* 3. Get the latitude in form dd.xxxxx */
	if (u8NorS == GPS_NORTH)
 8009d8c:	79fb      	ldrb	r3, [r7, #7]
 8009d8e:	2b01      	cmp	r3, #1
 8009d90:	d114      	bne.n	8009dbc <L76_Lat_Parse+0x11c>
	{
		pL76->dLattitude = dTempDeg + (dTempMin / 60);
 8009d92:	f04f 0200 	mov.w	r2, #0
 8009d96:	4b1e      	ldr	r3, [pc, #120]	; (8009e10 <L76_Lat_Parse+0x170>)
 8009d98:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009d9c:	f7f6 fd5e 	bl	800085c <__aeabi_ddiv>
 8009da0:	4602      	mov	r2, r0
 8009da2:	460b      	mov	r3, r1
 8009da4:	4610      	mov	r0, r2
 8009da6:	4619      	mov	r1, r3
 8009da8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009dac:	f7f6 fa76 	bl	800029c <__adddf3>
 8009db0:	4602      	mov	r2, r0
 8009db2:	460b      	mov	r3, r1
 8009db4:	68b9      	ldr	r1, [r7, #8]
 8009db6:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8009dba:	e019      	b.n	8009df0 <L76_Lat_Parse+0x150>
	}
	else if (u8NorS == GPS_SOUTH)
 8009dbc:	79fb      	ldrb	r3, [r7, #7]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d116      	bne.n	8009df0 <L76_Lat_Parse+0x150>
	{
		pL76->dLattitude = -(dTempDeg + (dTempMin / 60));
 8009dc2:	f04f 0200 	mov.w	r2, #0
 8009dc6:	4b12      	ldr	r3, [pc, #72]	; (8009e10 <L76_Lat_Parse+0x170>)
 8009dc8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009dcc:	f7f6 fd46 	bl	800085c <__aeabi_ddiv>
 8009dd0:	4602      	mov	r2, r0
 8009dd2:	460b      	mov	r3, r1
 8009dd4:	4610      	mov	r0, r2
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009ddc:	f7f6 fa5e 	bl	800029c <__adddf3>
 8009de0:	4602      	mov	r2, r0
 8009de2:	460b      	mov	r3, r1
 8009de4:	4614      	mov	r4, r2
 8009de6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8009dea:	68bb      	ldr	r3, [r7, #8]
 8009dec:	e9c3 4502 	strd	r4, r5, [r3, #8]
	else
	{
		/* Unavailable */
		;
	}
	printf("NMEA latitude: %lf\r\n", pL76->dLattitude);
 8009df0:	68bb      	ldr	r3, [r7, #8]
 8009df2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8009df6:	4807      	ldr	r0, [pc, #28]	; (8009e14 <L76_Lat_Parse+0x174>)
 8009df8:	f000 feea 	bl	800abd0 <iprintf>

}
 8009dfc:	bf00      	nop
 8009dfe:	373c      	adds	r7, #60	; 0x3c
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e04:	0800f1fc 	.word	0x0800f1fc
 8009e08:	0800f1f0 	.word	0x0800f1f0
 8009e0c:	0800f210 	.word	0x0800f210
 8009e10:	404e0000 	.word	0x404e0000
 8009e14:	0800f224 	.word	0x0800f224

08009e18 <L76_Long_Parse>:

static void L76_Long_Parse(char* sLong,
						   L76* pL76,
						   uint8_t u8EorW)
{
 8009e18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009e1a:	b08f      	sub	sp, #60	; 0x3c
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	60f8      	str	r0, [r7, #12]
 8009e20:	60b9      	str	r1, [r7, #8]
 8009e22:	4613      	mov	r3, r2
 8009e24:	71fb      	strb	r3, [r7, #7]
	char degree[4];
	char minute[10];

	/* Check for NULL pointer */
	if ((sLong == NULL) || (pL76 == NULL))
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d002      	beq.n	8009e32 <L76_Long_Parse+0x1a>
 8009e2c:	68bb      	ldr	r3, [r7, #8]
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d101      	bne.n	8009e36 <L76_Long_Parse+0x1e>
	{
		Error_Handler();
 8009e32:	f7f7 ff37 	bl	8001ca4 <Error_Handler>
	/* Check the position of the dot to divide degrees and minutes
	 * The Longtitude NMEA form dddmm.mmmm
	 */

	/* 1. Parse the degrees */
	for (uint8_t i = 0; i < 3; i++)
 8009e36:	2300      	movs	r3, #0
 8009e38:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8009e3c:	e010      	b.n	8009e60 <L76_Long_Parse+0x48>
	{
		degree[i] = sLong[i];
 8009e3e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009e42:	68fa      	ldr	r2, [r7, #12]
 8009e44:	441a      	add	r2, r3
 8009e46:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009e4a:	7812      	ldrb	r2, [r2, #0]
 8009e4c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8009e50:	440b      	add	r3, r1
 8009e52:	f803 2c1c 	strb.w	r2, [r3, #-28]
	for (uint8_t i = 0; i < 3; i++)
 8009e56:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009e5a:	3301      	adds	r3, #1
 8009e5c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8009e60:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009e64:	2b02      	cmp	r3, #2
 8009e66:	d9ea      	bls.n	8009e3e <L76_Long_Parse+0x26>
	}
	degree[3] = '\0';
 8009e68:	2300      	movs	r3, #0
 8009e6a:	77fb      	strb	r3, [r7, #31]

	/* Test */
	printf("Long Degree: %s\r\n", degree);
 8009e6c:	f107 031c 	add.w	r3, r7, #28
 8009e70:	4619      	mov	r1, r3
 8009e72:	4840      	ldr	r0, [pc, #256]	; (8009f74 <L76_Long_Parse+0x15c>)
 8009e74:	f000 feac 	bl	800abd0 <iprintf>

	double dTempDeg = atof(degree);
 8009e78:	f107 031c 	add.w	r3, r7, #28
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	f000 fa07 	bl	800a290 <atof>
 8009e82:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28

	/* 2. Parse the minutes */
	uint8_t j = 0;
 8009e86:	2300      	movs	r3, #0
 8009e88:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

	for (uint8_t i = 3; i < (strlen(sLong) - 1); i++)
 8009e8c:	2303      	movs	r3, #3
 8009e8e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8009e92:	e015      	b.n	8009ec0 <L76_Long_Parse+0xa8>
	{
		minute[j] = sLong[i];
 8009e94:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8009e98:	68fa      	ldr	r2, [r7, #12]
 8009e9a:	441a      	add	r2, r3
 8009e9c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8009ea0:	7812      	ldrb	r2, [r2, #0]
 8009ea2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8009ea6:	440b      	add	r3, r1
 8009ea8:	f803 2c28 	strb.w	r2, [r3, #-40]
		j++;
 8009eac:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8009eb0:	3301      	adds	r3, #1
 8009eb2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	for (uint8_t i = 3; i < (strlen(sLong) - 1); i++)
 8009eb6:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8009eba:	3301      	adds	r3, #1
 8009ebc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8009ec0:	f897 6035 	ldrb.w	r6, [r7, #53]	; 0x35
 8009ec4:	68f8      	ldr	r0, [r7, #12]
 8009ec6:	f7f6 f98b 	bl	80001e0 <strlen>
 8009eca:	4603      	mov	r3, r0
 8009ecc:	3b01      	subs	r3, #1
 8009ece:	429e      	cmp	r6, r3
 8009ed0:	d3e0      	bcc.n	8009e94 <L76_Long_Parse+0x7c>
	}
	minute[j] = '\0';
 8009ed2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8009ed6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8009eda:	4413      	add	r3, r2
 8009edc:	2200      	movs	r2, #0
 8009ede:	f803 2c28 	strb.w	r2, [r3, #-40]

	/* Test */
	printf("Long minute: %s\r\n", minute);
 8009ee2:	f107 0310 	add.w	r3, r7, #16
 8009ee6:	4619      	mov	r1, r3
 8009ee8:	4823      	ldr	r0, [pc, #140]	; (8009f78 <L76_Long_Parse+0x160>)
 8009eea:	f000 fe71 	bl	800abd0 <iprintf>

	double dTempMin = atof(minute);
 8009eee:	f107 0310 	add.w	r3, r7, #16
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	f000 f9cc 	bl	800a290 <atof>
 8009ef8:	ed87 0b08 	vstr	d0, [r7, #32]

	/* 3. Get the latitude in form of ddd.xxxxx */
	if (u8EorW == GPS_EAST)
 8009efc:	79fb      	ldrb	r3, [r7, #7]
 8009efe:	2b01      	cmp	r3, #1
 8009f00:	d114      	bne.n	8009f2c <L76_Long_Parse+0x114>
	{
		pL76->dLongtitude = dTempDeg + (dTempMin / 60);
 8009f02:	f04f 0200 	mov.w	r2, #0
 8009f06:	4b1d      	ldr	r3, [pc, #116]	; (8009f7c <L76_Long_Parse+0x164>)
 8009f08:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009f0c:	f7f6 fca6 	bl	800085c <__aeabi_ddiv>
 8009f10:	4602      	mov	r2, r0
 8009f12:	460b      	mov	r3, r1
 8009f14:	4610      	mov	r0, r2
 8009f16:	4619      	mov	r1, r3
 8009f18:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009f1c:	f7f6 f9be 	bl	800029c <__adddf3>
 8009f20:	4602      	mov	r2, r0
 8009f22:	460b      	mov	r3, r1
 8009f24:	68b9      	ldr	r1, [r7, #8]
 8009f26:	e9c1 2300 	strd	r2, r3, [r1]
 8009f2a:	e019      	b.n	8009f60 <L76_Long_Parse+0x148>
	}
	else if (u8EorW == GPS_WEST)
 8009f2c:	79fb      	ldrb	r3, [r7, #7]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d116      	bne.n	8009f60 <L76_Long_Parse+0x148>
	{
		pL76->dLongtitude = -(dTempDeg + (dTempMin / 60));
 8009f32:	f04f 0200 	mov.w	r2, #0
 8009f36:	4b11      	ldr	r3, [pc, #68]	; (8009f7c <L76_Long_Parse+0x164>)
 8009f38:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8009f3c:	f7f6 fc8e 	bl	800085c <__aeabi_ddiv>
 8009f40:	4602      	mov	r2, r0
 8009f42:	460b      	mov	r3, r1
 8009f44:	4610      	mov	r0, r2
 8009f46:	4619      	mov	r1, r3
 8009f48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009f4c:	f7f6 f9a6 	bl	800029c <__adddf3>
 8009f50:	4602      	mov	r2, r0
 8009f52:	460b      	mov	r3, r1
 8009f54:	4614      	mov	r4, r2
 8009f56:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	e9c3 4500 	strd	r4, r5, [r3]
		/* Unavailable */
		;
	}

	/* Test */
	printf("NMEA longtitude: %lf\r\n", pL76->dLongtitude);
 8009f60:	68bb      	ldr	r3, [r7, #8]
 8009f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f66:	4806      	ldr	r0, [pc, #24]	; (8009f80 <L76_Long_Parse+0x168>)
 8009f68:	f000 fe32 	bl	800abd0 <iprintf>

}
 8009f6c:	bf00      	nop
 8009f6e:	373c      	adds	r7, #60	; 0x3c
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f74:	0800f23c 	.word	0x0800f23c
 8009f78:	0800f250 	.word	0x0800f250
 8009f7c:	404e0000 	.word	0x404e0000
 8009f80:	0800f264 	.word	0x0800f264

08009f84 <L76_Time_Parse>:

static void L76_Time_Parse(char* sUtcTime,
						   L76* pL76)
{
 8009f84:	b580      	push	{r7, lr}
 8009f86:	b084      	sub	sp, #16
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
 8009f8c:	6039      	str	r1, [r7, #0]
	/* Check for NULL pointer */
	if ((sUtcTime == NULL) || (pL76 == NULL))
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d002      	beq.n	8009f9a <L76_Time_Parse+0x16>
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d101      	bne.n	8009f9e <L76_Time_Parse+0x1a>
	{
		Error_Handler();
 8009f9a:	f7f7 fe83 	bl	8001ca4 <Error_Handler>
	}

	uint32_t dTime = (uint32_t)atof(sUtcTime);
 8009f9e:	6878      	ldr	r0, [r7, #4]
 8009fa0:	f000 f976 	bl	800a290 <atof>
 8009fa4:	ec53 2b10 	vmov	r2, r3, d0
 8009fa8:	4610      	mov	r0, r2
 8009faa:	4619      	mov	r1, r3
 8009fac:	f7f6 fe04 	bl	8000bb8 <__aeabi_d2uiz>
 8009fb0:	4603      	mov	r3, r0
 8009fb2:	60fb      	str	r3, [r7, #12]

	/* 1. Get the seconds */
	pL76->u8Second = (uint8_t) (dTime % 100);
 8009fb4:	68fa      	ldr	r2, [r7, #12]
 8009fb6:	4b19      	ldr	r3, [pc, #100]	; (800a01c <L76_Time_Parse+0x98>)
 8009fb8:	fba3 1302 	umull	r1, r3, r3, r2
 8009fbc:	095b      	lsrs	r3, r3, #5
 8009fbe:	2164      	movs	r1, #100	; 0x64
 8009fc0:	fb01 f303 	mul.w	r3, r1, r3
 8009fc4:	1ad3      	subs	r3, r2, r3
 8009fc6:	b2da      	uxtb	r2, r3
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	759a      	strb	r2, [r3, #22]

	/* 2. Get the minutes */
	pL76->u8Minute = (uint8_t) ((dTime / 100) % 100);
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	4a13      	ldr	r2, [pc, #76]	; (800a01c <L76_Time_Parse+0x98>)
 8009fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8009fd4:	095a      	lsrs	r2, r3, #5
 8009fd6:	4b11      	ldr	r3, [pc, #68]	; (800a01c <L76_Time_Parse+0x98>)
 8009fd8:	fba3 1302 	umull	r1, r3, r3, r2
 8009fdc:	095b      	lsrs	r3, r3, #5
 8009fde:	2164      	movs	r1, #100	; 0x64
 8009fe0:	fb01 f303 	mul.w	r3, r1, r3
 8009fe4:	1ad3      	subs	r3, r2, r3
 8009fe6:	b2da      	uxtb	r2, r3
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	755a      	strb	r2, [r3, #21]

	/* 3. Get the hour */
	pL76->u8Hour = (uint8_t) (dTime / 10000);
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	4a0c      	ldr	r2, [pc, #48]	; (800a020 <L76_Time_Parse+0x9c>)
 8009ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ff4:	0b5b      	lsrs	r3, r3, #13
 8009ff6:	b2da      	uxtb	r2, r3
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	751a      	strb	r2, [r3, #20]

	/* Test */
	printf("UTC TIME: %d:%d:%d\r\n", pL76->u8Hour, pL76->u8Minute, pL76->u8Second);
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	7d1b      	ldrb	r3, [r3, #20]
 800a000:	4619      	mov	r1, r3
 800a002:	683b      	ldr	r3, [r7, #0]
 800a004:	7d5b      	ldrb	r3, [r3, #21]
 800a006:	461a      	mov	r2, r3
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	7d9b      	ldrb	r3, [r3, #22]
 800a00c:	4805      	ldr	r0, [pc, #20]	; (800a024 <L76_Time_Parse+0xa0>)
 800a00e:	f000 fddf 	bl	800abd0 <iprintf>
}
 800a012:	bf00      	nop
 800a014:	3710      	adds	r7, #16
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}
 800a01a:	bf00      	nop
 800a01c:	51eb851f 	.word	0x51eb851f
 800a020:	d1b71759 	.word	0xd1b71759
 800a024:	0800f27c 	.word	0x0800f27c

0800a028 <L76_Date_Parse>:

static void L76_Date_Parse(char* sRmcDate,
						   L76* pL76Handle)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b084      	sub	sp, #16
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]
 800a030:	6039      	str	r1, [r7, #0]
	/* Check for NULL pointers */
	if ((sRmcDate == NULL) || (pL76Handle == NULL))
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	2b00      	cmp	r3, #0
 800a036:	d002      	beq.n	800a03e <L76_Date_Parse+0x16>
 800a038:	683b      	ldr	r3, [r7, #0]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d101      	bne.n	800a042 <L76_Date_Parse+0x1a>
	{
		Error_Handler();
 800a03e:	f7f7 fe31 	bl	8001ca4 <Error_Handler>
	}

	uint32_t dDate = (uint32_t)atof(sRmcDate);
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f000 f924 	bl	800a290 <atof>
 800a048:	ec53 2b10 	vmov	r2, r3, d0
 800a04c:	4610      	mov	r0, r2
 800a04e:	4619      	mov	r1, r3
 800a050:	f7f6 fdb2 	bl	8000bb8 <__aeabi_d2uiz>
 800a054:	4603      	mov	r3, r0
 800a056:	60fb      	str	r3, [r7, #12]

	/* 1. Get the day */
	pL76Handle->u8Day = (uint8_t) (dDate / 10000);
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	4a1a      	ldr	r2, [pc, #104]	; (800a0c4 <L76_Date_Parse+0x9c>)
 800a05c:	fba2 2303 	umull	r2, r3, r2, r3
 800a060:	0b5b      	lsrs	r3, r3, #13
 800a062:	b2da      	uxtb	r2, r3
 800a064:	683b      	ldr	r3, [r7, #0]
 800a066:	741a      	strb	r2, [r3, #16]

	/* 2. Get the month */
	pL76Handle->u8Month = (uint8_t) ((dDate / 100) % 100);
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	4a17      	ldr	r2, [pc, #92]	; (800a0c8 <L76_Date_Parse+0xa0>)
 800a06c:	fba2 2303 	umull	r2, r3, r2, r3
 800a070:	095a      	lsrs	r2, r3, #5
 800a072:	4b15      	ldr	r3, [pc, #84]	; (800a0c8 <L76_Date_Parse+0xa0>)
 800a074:	fba3 1302 	umull	r1, r3, r3, r2
 800a078:	095b      	lsrs	r3, r3, #5
 800a07a:	2164      	movs	r1, #100	; 0x64
 800a07c:	fb01 f303 	mul.w	r3, r1, r3
 800a080:	1ad3      	subs	r3, r2, r3
 800a082:	b2da      	uxtb	r2, r3
 800a084:	683b      	ldr	r3, [r7, #0]
 800a086:	745a      	strb	r2, [r3, #17]

	/* 3. Get the year */
	pL76Handle->u16Year = (uint16_t) (2000 + (dDate % 100));
 800a088:	68fa      	ldr	r2, [r7, #12]
 800a08a:	4b0f      	ldr	r3, [pc, #60]	; (800a0c8 <L76_Date_Parse+0xa0>)
 800a08c:	fba3 1302 	umull	r1, r3, r3, r2
 800a090:	095b      	lsrs	r3, r3, #5
 800a092:	2164      	movs	r1, #100	; 0x64
 800a094:	fb01 f303 	mul.w	r3, r1, r3
 800a098:	1ad3      	subs	r3, r2, r3
 800a09a:	b29b      	uxth	r3, r3
 800a09c:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800a0a0:	b29a      	uxth	r2, r3
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	825a      	strh	r2, [r3, #18]

	/* Test */
	printf("Date: %d/%d/%d \r\n", pL76Handle->u8Day, pL76Handle->u8Month, pL76Handle->u16Year);
 800a0a6:	683b      	ldr	r3, [r7, #0]
 800a0a8:	7c1b      	ldrb	r3, [r3, #16]
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	683b      	ldr	r3, [r7, #0]
 800a0ae:	7c5b      	ldrb	r3, [r3, #17]
 800a0b0:	461a      	mov	r2, r3
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	8a5b      	ldrh	r3, [r3, #18]
 800a0b6:	4805      	ldr	r0, [pc, #20]	; (800a0cc <L76_Date_Parse+0xa4>)
 800a0b8:	f000 fd8a 	bl	800abd0 <iprintf>

}
 800a0bc:	bf00      	nop
 800a0be:	3710      	adds	r7, #16
 800a0c0:	46bd      	mov	sp, r7
 800a0c2:	bd80      	pop	{r7, pc}
 800a0c4:	d1b71759 	.word	0xd1b71759
 800a0c8:	51eb851f 	.word	0x51eb851f
 800a0cc:	0800f294 	.word	0x0800f294

0800a0d0 <gps_power_EnOrDi>:

void gps_power_EnOrDi(uint8_t u8EnOrDi)
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b082      	sub	sp, #8
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	71fb      	strb	r3, [r7, #7]

	if (u8EnOrDi == ENABLE)
 800a0da:	79fb      	ldrb	r3, [r7, #7]
 800a0dc:	2b01      	cmp	r3, #1
 800a0de:	d105      	bne.n	800a0ec <gps_power_EnOrDi+0x1c>
	{
		/* Enable the power of the GPS module */
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800a0e0:	2201      	movs	r2, #1
 800a0e2:	2110      	movs	r1, #16
 800a0e4:	4806      	ldr	r0, [pc, #24]	; (800a100 <gps_power_EnOrDi+0x30>)
 800a0e6:	f7f8 febf 	bl	8002e68 <HAL_GPIO_WritePin>
	else
	{
		/* Disable the power of the GPS module */
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
	}
}
 800a0ea:	e004      	b.n	800a0f6 <gps_power_EnOrDi+0x26>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	2110      	movs	r1, #16
 800a0f0:	4803      	ldr	r0, [pc, #12]	; (800a100 <gps_power_EnOrDi+0x30>)
 800a0f2:	f7f8 feb9 	bl	8002e68 <HAL_GPIO_WritePin>
}
 800a0f6:	bf00      	nop
 800a0f8:	3708      	adds	r7, #8
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bd80      	pop	{r7, pc}
 800a0fe:	bf00      	nop
 800a100:	40020000 	.word	0x40020000

0800a104 <SC7A20_Init>:
extern void Error_Handler(void);

extern I2C_HandleTypeDef hi2c1;

uint8_t SC7A20_Init()
{
 800a104:	b580      	push	{r7, lr}
 800a106:	af00      	add	r7, sp, #0
	/* 1. Turn on the sensor with ODR = 400Hz normal mode*/
	SC7A20_write(SC7A20_CR1_NORMAL_400HZ_EN, SC7A20_ADDR_CTRL_REG1);
 800a108:	2120      	movs	r1, #32
 800a10a:	2073      	movs	r0, #115	; 0x73
 800a10c:	f000 f866 	bl	800a1dc <SC7A20_write>

	/* 2. Enable AOI1 Interrupt SIGNAL in INT1*/
	SC7A20_write(SC7A20_CR3_ENABLE_AOI_INT1, SC7A20_ADDR_CTRL_REG3);
 800a110:	2122      	movs	r1, #34	; 0x22
 800a112:	2040      	movs	r0, #64	; 0x40
 800a114:	f000 f862 	bl	800a1dc <SC7A20_write>

	/* 3. Enable Reset after Interrupt event and filter used*/
	SC7A20_write(SC7A20_CR2_INT_RST_FILTER, SC7A20_ADDR_CTRL_REG2);
 800a118:	2121      	movs	r1, #33	; 0x21
 800a11a:	2000      	movs	r0, #0
 800a11c:	f000 f85e 	bl	800a1dc <SC7A20_write>

	/* 4. Detection */
	SC7A20_write(SC7A20_CR5_4D_DISABLE, SC7A20_ADDR_CTRL_REG5);
 800a120:	2124      	movs	r1, #36	; 0x24
 800a122:	2000      	movs	r0, #0
 800a124:	f000 f85a 	bl	800a1dc <SC7A20_write>

	/* 5. Enable 16G range of the SC7A20*/
	SC7A20_write(SC7A20_CR4_2G, SC7A20_ADDR_CTRL_REG4);
 800a128:	2123      	movs	r1, #35	; 0x23
 800a12a:	2038      	movs	r0, #56	; 0x38
 800a12c:	f000 f856 	bl	800a1dc <SC7A20_write>

	/* 6. Enable Interrupt 1 for Motion detection*/
	SC7A20_write(SC7A20_INT1_MOTION_DETECT, SC7A20_ADDR_INT1_CFG);
 800a130:	2130      	movs	r1, #48	; 0x30
 800a132:	200a      	movs	r0, #10
 800a134:	f000 f852 	bl	800a1dc <SC7A20_write>

	/* 7. Set motion detection Threshold */
	SC7A20_setMotionTHS(SC7A20_INT_THRESHOLD);
 800a138:	2010      	movs	r0, #16
 800a13a:	f000 f88d 	bl	800a258 <SC7A20_setMotionTHS>

	/* 8. Set duration of INT1 to 10*/
	SC7A20_setInt1Duration(SC7A20_DURATION);
 800a13e:	2001      	movs	r0, #1
 800a140:	f000 f898 	bl	800a274 <SC7A20_setInt1Duration>

	/* 9. Read back the data from CTRL1, if the data is successfully writen, the initialization is successful*/
	if (SC7A20_read(SC7A20_ADDR_CTRL_REG1) == SC7A20_CR1_NORMAL_400HZ_EN)
 800a144:	2020      	movs	r0, #32
 800a146:	f000 f865 	bl	800a214 <SC7A20_read>
 800a14a:	4603      	mov	r3, r0
 800a14c:	2b73      	cmp	r3, #115	; 0x73
 800a14e:	d104      	bne.n	800a15a <SC7A20_Init+0x56>
	{
		return SC7A20_read(SC7A20_ADDR_CTRL_REG1);
 800a150:	2020      	movs	r0, #32
 800a152:	f000 f85f 	bl	800a214 <SC7A20_read>
 800a156:	4603      	mov	r3, r0
 800a158:	e000      	b.n	800a15c <SC7A20_Init+0x58>
	}else
	{
		return HAL_ERROR;
 800a15a:	2301      	movs	r3, #1
	}

}
 800a15c:	4618      	mov	r0, r3
 800a15e:	bd80      	pop	{r7, pc}

0800a160 <SC7A20_coordinate_read>:

void SC7A20_coordinate_read(Coordinate_t* pCoordinate)
{
 800a160:	b590      	push	{r4, r7, lr}
 800a162:	b083      	sub	sp, #12
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
	/* Check for NULL */
	if (!pCoordinate)
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d101      	bne.n	800a172 <SC7A20_coordinate_read+0x12>
	{
		Error_Handler();
 800a16e:	f7f7 fd99 	bl	8001ca4 <Error_Handler>
	}

	/* 1. Read the OUT_X_L register */
	pCoordinate->u16XCoor = ((SC7A20_read(SC7A20_ADDR_OUT_X_H) << 8) | SC7A20_read(SC7A20_ADDR_OUT_X_L));
 800a172:	2029      	movs	r0, #41	; 0x29
 800a174:	f000 f84e 	bl	800a214 <SC7A20_read>
 800a178:	4603      	mov	r3, r0
 800a17a:	021b      	lsls	r3, r3, #8
 800a17c:	b21c      	sxth	r4, r3
 800a17e:	2028      	movs	r0, #40	; 0x28
 800a180:	f000 f848 	bl	800a214 <SC7A20_read>
 800a184:	4603      	mov	r3, r0
 800a186:	b21b      	sxth	r3, r3
 800a188:	4323      	orrs	r3, r4
 800a18a:	b21b      	sxth	r3, r3
 800a18c:	b29a      	uxth	r2, r3
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	801a      	strh	r2, [r3, #0]

	/* 2. Read the OUT_Y_L register */
	pCoordinate->u16YCoor = ((SC7A20_read(SC7A20_ADDR_OUT_Y_H) << 8) | SC7A20_read(SC7A20_ADDR_OUT_Y_L));
 800a192:	202b      	movs	r0, #43	; 0x2b
 800a194:	f000 f83e 	bl	800a214 <SC7A20_read>
 800a198:	4603      	mov	r3, r0
 800a19a:	021b      	lsls	r3, r3, #8
 800a19c:	b21c      	sxth	r4, r3
 800a19e:	202a      	movs	r0, #42	; 0x2a
 800a1a0:	f000 f838 	bl	800a214 <SC7A20_read>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	b21b      	sxth	r3, r3
 800a1a8:	4323      	orrs	r3, r4
 800a1aa:	b21b      	sxth	r3, r3
 800a1ac:	b29a      	uxth	r2, r3
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	805a      	strh	r2, [r3, #2]

	/* 3. Read the OUT_Z_L register */
	pCoordinate->u16ZCoor = ((SC7A20_read(SC7A20_ADDR_OUT_Z_H) << 8) | SC7A20_read(SC7A20_ADDR_OUT_Z_L));
 800a1b2:	202d      	movs	r0, #45	; 0x2d
 800a1b4:	f000 f82e 	bl	800a214 <SC7A20_read>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	021b      	lsls	r3, r3, #8
 800a1bc:	b21c      	sxth	r4, r3
 800a1be:	202c      	movs	r0, #44	; 0x2c
 800a1c0:	f000 f828 	bl	800a214 <SC7A20_read>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	b21b      	sxth	r3, r3
 800a1c8:	4323      	orrs	r3, r4
 800a1ca:	b21b      	sxth	r3, r3
 800a1cc:	b29a      	uxth	r2, r3
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	809a      	strh	r2, [r3, #4]

}
 800a1d2:	bf00      	nop
 800a1d4:	370c      	adds	r7, #12
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	bd90      	pop	{r4, r7, pc}
	...

0800a1dc <SC7A20_write>:

static void SC7A20_write(uint8_t u8Value,
						 uint8_t u8RegAddress)
{
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b086      	sub	sp, #24
 800a1e0:	af02      	add	r7, sp, #8
 800a1e2:	4603      	mov	r3, r0
 800a1e4:	460a      	mov	r2, r1
 800a1e6:	71fb      	strb	r3, [r7, #7]
 800a1e8:	4613      	mov	r3, r2
 800a1ea:	71bb      	strb	r3, [r7, #6]
	/* Write the address of the register and then write the data */
	uint8_t u8Tx[2];
	u8Tx[0] = u8RegAddress;
 800a1ec:	79bb      	ldrb	r3, [r7, #6]
 800a1ee:	733b      	strb	r3, [r7, #12]
	u8Tx[1] = u8Value;
 800a1f0:	79fb      	ldrb	r3, [r7, #7]
 800a1f2:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)SC7A20_I2C_ADDRESS, u8Tx, 2, HAL_MAX_DELAY);
 800a1f4:	f107 020c 	add.w	r2, r7, #12
 800a1f8:	f04f 33ff 	mov.w	r3, #4294967295
 800a1fc:	9300      	str	r3, [sp, #0]
 800a1fe:	2302      	movs	r3, #2
 800a200:	2130      	movs	r1, #48	; 0x30
 800a202:	4803      	ldr	r0, [pc, #12]	; (800a210 <SC7A20_write+0x34>)
 800a204:	f7f8 ffa6 	bl	8003154 <HAL_I2C_Master_Transmit>
}
 800a208:	bf00      	nop
 800a20a:	3710      	adds	r7, #16
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}
 800a210:	20000c78 	.word	0x20000c78

0800a214 <SC7A20_read>:

uint8_t SC7A20_read(uint8_t u8RegAddress)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b086      	sub	sp, #24
 800a218:	af02      	add	r7, sp, #8
 800a21a:	4603      	mov	r3, r0
 800a21c:	71fb      	strb	r3, [r7, #7]
	uint8_t u8Data = 0;
 800a21e:	2300      	movs	r3, #0
 800a220:	73fb      	strb	r3, [r7, #15]

	/* 1. First send the address of the register we want to read*/
	HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)SC7A20_I2C_ADDRESS, &u8RegAddress, 1, HAL_MAX_DELAY);
 800a222:	1dfa      	adds	r2, r7, #7
 800a224:	f04f 33ff 	mov.w	r3, #4294967295
 800a228:	9300      	str	r3, [sp, #0]
 800a22a:	2301      	movs	r3, #1
 800a22c:	2130      	movs	r1, #48	; 0x30
 800a22e:	4809      	ldr	r0, [pc, #36]	; (800a254 <SC7A20_read+0x40>)
 800a230:	f7f8 ff90 	bl	8003154 <HAL_I2C_Master_Transmit>

	/* 2. Receive the data of the register we want to read*/
	HAL_I2C_Master_Receive(&hi2c1, (uint16_t)SC7A20_I2C_ADDRESS, &u8Data, 1, HAL_MAX_DELAY);
 800a234:	f107 020f 	add.w	r2, r7, #15
 800a238:	f04f 33ff 	mov.w	r3, #4294967295
 800a23c:	9300      	str	r3, [sp, #0]
 800a23e:	2301      	movs	r3, #1
 800a240:	2130      	movs	r1, #48	; 0x30
 800a242:	4804      	ldr	r0, [pc, #16]	; (800a254 <SC7A20_read+0x40>)
 800a244:	f7f9 f884 	bl	8003350 <HAL_I2C_Master_Receive>

	return u8Data;
 800a248:	7bfb      	ldrb	r3, [r7, #15]
}
 800a24a:	4618      	mov	r0, r3
 800a24c:	3710      	adds	r7, #16
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}
 800a252:	bf00      	nop
 800a254:	20000c78 	.word	0x20000c78

0800a258 <SC7A20_setMotionTHS>:

static void SC7A20_setMotionTHS(uint8_t u8Threshold)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b082      	sub	sp, #8
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	4603      	mov	r3, r0
 800a260:	71fb      	strb	r3, [r7, #7]
	SC7A20_write(u8Threshold, SC7A20_ADDR_INT1_THS);
 800a262:	79fb      	ldrb	r3, [r7, #7]
 800a264:	2132      	movs	r1, #50	; 0x32
 800a266:	4618      	mov	r0, r3
 800a268:	f7ff ffb8 	bl	800a1dc <SC7A20_write>
}
 800a26c:	bf00      	nop
 800a26e:	3708      	adds	r7, #8
 800a270:	46bd      	mov	sp, r7
 800a272:	bd80      	pop	{r7, pc}

0800a274 <SC7A20_setInt1Duration>:

static void SC7A20_setInt1Duration(uint8_t u8Time)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b082      	sub	sp, #8
 800a278:	af00      	add	r7, sp, #0
 800a27a:	4603      	mov	r3, r0
 800a27c:	71fb      	strb	r3, [r7, #7]
	SC7A20_write(u8Time, SC7A20_ADDR_INT1_DURATION);
 800a27e:	79fb      	ldrb	r3, [r7, #7]
 800a280:	2133      	movs	r1, #51	; 0x33
 800a282:	4618      	mov	r0, r3
 800a284:	f7ff ffaa 	bl	800a1dc <SC7A20_write>
}
 800a288:	bf00      	nop
 800a28a:	3708      	adds	r7, #8
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}

0800a290 <atof>:
 800a290:	2100      	movs	r1, #0
 800a292:	f001 bb8b 	b.w	800b9ac <strtod>
	...

0800a298 <__errno>:
 800a298:	4b01      	ldr	r3, [pc, #4]	; (800a2a0 <__errno+0x8>)
 800a29a:	6818      	ldr	r0, [r3, #0]
 800a29c:	4770      	bx	lr
 800a29e:	bf00      	nop
 800a2a0:	20000014 	.word	0x20000014

0800a2a4 <__libc_init_array>:
 800a2a4:	b570      	push	{r4, r5, r6, lr}
 800a2a6:	4d0d      	ldr	r5, [pc, #52]	; (800a2dc <__libc_init_array+0x38>)
 800a2a8:	4c0d      	ldr	r4, [pc, #52]	; (800a2e0 <__libc_init_array+0x3c>)
 800a2aa:	1b64      	subs	r4, r4, r5
 800a2ac:	10a4      	asrs	r4, r4, #2
 800a2ae:	2600      	movs	r6, #0
 800a2b0:	42a6      	cmp	r6, r4
 800a2b2:	d109      	bne.n	800a2c8 <__libc_init_array+0x24>
 800a2b4:	4d0b      	ldr	r5, [pc, #44]	; (800a2e4 <__libc_init_array+0x40>)
 800a2b6:	4c0c      	ldr	r4, [pc, #48]	; (800a2e8 <__libc_init_array+0x44>)
 800a2b8:	f004 fa54 	bl	800e764 <_init>
 800a2bc:	1b64      	subs	r4, r4, r5
 800a2be:	10a4      	asrs	r4, r4, #2
 800a2c0:	2600      	movs	r6, #0
 800a2c2:	42a6      	cmp	r6, r4
 800a2c4:	d105      	bne.n	800a2d2 <__libc_init_array+0x2e>
 800a2c6:	bd70      	pop	{r4, r5, r6, pc}
 800a2c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2cc:	4798      	blx	r3
 800a2ce:	3601      	adds	r6, #1
 800a2d0:	e7ee      	b.n	800a2b0 <__libc_init_array+0xc>
 800a2d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a2d6:	4798      	blx	r3
 800a2d8:	3601      	adds	r6, #1
 800a2da:	e7f2      	b.n	800a2c2 <__libc_init_array+0x1e>
 800a2dc:	0800f77c 	.word	0x0800f77c
 800a2e0:	0800f77c 	.word	0x0800f77c
 800a2e4:	0800f77c 	.word	0x0800f77c
 800a2e8:	0800f780 	.word	0x0800f780

0800a2ec <memset>:
 800a2ec:	4402      	add	r2, r0
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	4293      	cmp	r3, r2
 800a2f2:	d100      	bne.n	800a2f6 <memset+0xa>
 800a2f4:	4770      	bx	lr
 800a2f6:	f803 1b01 	strb.w	r1, [r3], #1
 800a2fa:	e7f9      	b.n	800a2f0 <memset+0x4>

0800a2fc <__cvt>:
 800a2fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a300:	ec55 4b10 	vmov	r4, r5, d0
 800a304:	2d00      	cmp	r5, #0
 800a306:	460e      	mov	r6, r1
 800a308:	4619      	mov	r1, r3
 800a30a:	462b      	mov	r3, r5
 800a30c:	bfbb      	ittet	lt
 800a30e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a312:	461d      	movlt	r5, r3
 800a314:	2300      	movge	r3, #0
 800a316:	232d      	movlt	r3, #45	; 0x2d
 800a318:	700b      	strb	r3, [r1, #0]
 800a31a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a31c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a320:	4691      	mov	r9, r2
 800a322:	f023 0820 	bic.w	r8, r3, #32
 800a326:	bfbc      	itt	lt
 800a328:	4622      	movlt	r2, r4
 800a32a:	4614      	movlt	r4, r2
 800a32c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a330:	d005      	beq.n	800a33e <__cvt+0x42>
 800a332:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a336:	d100      	bne.n	800a33a <__cvt+0x3e>
 800a338:	3601      	adds	r6, #1
 800a33a:	2102      	movs	r1, #2
 800a33c:	e000      	b.n	800a340 <__cvt+0x44>
 800a33e:	2103      	movs	r1, #3
 800a340:	ab03      	add	r3, sp, #12
 800a342:	9301      	str	r3, [sp, #4]
 800a344:	ab02      	add	r3, sp, #8
 800a346:	9300      	str	r3, [sp, #0]
 800a348:	ec45 4b10 	vmov	d0, r4, r5
 800a34c:	4653      	mov	r3, sl
 800a34e:	4632      	mov	r2, r6
 800a350:	f001 fc86 	bl	800bc60 <_dtoa_r>
 800a354:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a358:	4607      	mov	r7, r0
 800a35a:	d102      	bne.n	800a362 <__cvt+0x66>
 800a35c:	f019 0f01 	tst.w	r9, #1
 800a360:	d022      	beq.n	800a3a8 <__cvt+0xac>
 800a362:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a366:	eb07 0906 	add.w	r9, r7, r6
 800a36a:	d110      	bne.n	800a38e <__cvt+0x92>
 800a36c:	783b      	ldrb	r3, [r7, #0]
 800a36e:	2b30      	cmp	r3, #48	; 0x30
 800a370:	d10a      	bne.n	800a388 <__cvt+0x8c>
 800a372:	2200      	movs	r2, #0
 800a374:	2300      	movs	r3, #0
 800a376:	4620      	mov	r0, r4
 800a378:	4629      	mov	r1, r5
 800a37a:	f7f6 fbad 	bl	8000ad8 <__aeabi_dcmpeq>
 800a37e:	b918      	cbnz	r0, 800a388 <__cvt+0x8c>
 800a380:	f1c6 0601 	rsb	r6, r6, #1
 800a384:	f8ca 6000 	str.w	r6, [sl]
 800a388:	f8da 3000 	ldr.w	r3, [sl]
 800a38c:	4499      	add	r9, r3
 800a38e:	2200      	movs	r2, #0
 800a390:	2300      	movs	r3, #0
 800a392:	4620      	mov	r0, r4
 800a394:	4629      	mov	r1, r5
 800a396:	f7f6 fb9f 	bl	8000ad8 <__aeabi_dcmpeq>
 800a39a:	b108      	cbz	r0, 800a3a0 <__cvt+0xa4>
 800a39c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a3a0:	2230      	movs	r2, #48	; 0x30
 800a3a2:	9b03      	ldr	r3, [sp, #12]
 800a3a4:	454b      	cmp	r3, r9
 800a3a6:	d307      	bcc.n	800a3b8 <__cvt+0xbc>
 800a3a8:	9b03      	ldr	r3, [sp, #12]
 800a3aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a3ac:	1bdb      	subs	r3, r3, r7
 800a3ae:	4638      	mov	r0, r7
 800a3b0:	6013      	str	r3, [r2, #0]
 800a3b2:	b004      	add	sp, #16
 800a3b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3b8:	1c59      	adds	r1, r3, #1
 800a3ba:	9103      	str	r1, [sp, #12]
 800a3bc:	701a      	strb	r2, [r3, #0]
 800a3be:	e7f0      	b.n	800a3a2 <__cvt+0xa6>

0800a3c0 <__exponent>:
 800a3c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	2900      	cmp	r1, #0
 800a3c6:	bfb8      	it	lt
 800a3c8:	4249      	neglt	r1, r1
 800a3ca:	f803 2b02 	strb.w	r2, [r3], #2
 800a3ce:	bfb4      	ite	lt
 800a3d0:	222d      	movlt	r2, #45	; 0x2d
 800a3d2:	222b      	movge	r2, #43	; 0x2b
 800a3d4:	2909      	cmp	r1, #9
 800a3d6:	7042      	strb	r2, [r0, #1]
 800a3d8:	dd2a      	ble.n	800a430 <__exponent+0x70>
 800a3da:	f10d 0407 	add.w	r4, sp, #7
 800a3de:	46a4      	mov	ip, r4
 800a3e0:	270a      	movs	r7, #10
 800a3e2:	46a6      	mov	lr, r4
 800a3e4:	460a      	mov	r2, r1
 800a3e6:	fb91 f6f7 	sdiv	r6, r1, r7
 800a3ea:	fb07 1516 	mls	r5, r7, r6, r1
 800a3ee:	3530      	adds	r5, #48	; 0x30
 800a3f0:	2a63      	cmp	r2, #99	; 0x63
 800a3f2:	f104 34ff 	add.w	r4, r4, #4294967295
 800a3f6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a3fa:	4631      	mov	r1, r6
 800a3fc:	dcf1      	bgt.n	800a3e2 <__exponent+0x22>
 800a3fe:	3130      	adds	r1, #48	; 0x30
 800a400:	f1ae 0502 	sub.w	r5, lr, #2
 800a404:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a408:	1c44      	adds	r4, r0, #1
 800a40a:	4629      	mov	r1, r5
 800a40c:	4561      	cmp	r1, ip
 800a40e:	d30a      	bcc.n	800a426 <__exponent+0x66>
 800a410:	f10d 0209 	add.w	r2, sp, #9
 800a414:	eba2 020e 	sub.w	r2, r2, lr
 800a418:	4565      	cmp	r5, ip
 800a41a:	bf88      	it	hi
 800a41c:	2200      	movhi	r2, #0
 800a41e:	4413      	add	r3, r2
 800a420:	1a18      	subs	r0, r3, r0
 800a422:	b003      	add	sp, #12
 800a424:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a426:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a42a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a42e:	e7ed      	b.n	800a40c <__exponent+0x4c>
 800a430:	2330      	movs	r3, #48	; 0x30
 800a432:	3130      	adds	r1, #48	; 0x30
 800a434:	7083      	strb	r3, [r0, #2]
 800a436:	70c1      	strb	r1, [r0, #3]
 800a438:	1d03      	adds	r3, r0, #4
 800a43a:	e7f1      	b.n	800a420 <__exponent+0x60>

0800a43c <_printf_float>:
 800a43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a440:	ed2d 8b02 	vpush	{d8}
 800a444:	b08d      	sub	sp, #52	; 0x34
 800a446:	460c      	mov	r4, r1
 800a448:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a44c:	4616      	mov	r6, r2
 800a44e:	461f      	mov	r7, r3
 800a450:	4605      	mov	r5, r0
 800a452:	f002 ff17 	bl	800d284 <_localeconv_r>
 800a456:	f8d0 a000 	ldr.w	sl, [r0]
 800a45a:	4650      	mov	r0, sl
 800a45c:	f7f5 fec0 	bl	80001e0 <strlen>
 800a460:	2300      	movs	r3, #0
 800a462:	930a      	str	r3, [sp, #40]	; 0x28
 800a464:	6823      	ldr	r3, [r4, #0]
 800a466:	9305      	str	r3, [sp, #20]
 800a468:	f8d8 3000 	ldr.w	r3, [r8]
 800a46c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a470:	3307      	adds	r3, #7
 800a472:	f023 0307 	bic.w	r3, r3, #7
 800a476:	f103 0208 	add.w	r2, r3, #8
 800a47a:	f8c8 2000 	str.w	r2, [r8]
 800a47e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a482:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a486:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a48a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a48e:	9307      	str	r3, [sp, #28]
 800a490:	f8cd 8018 	str.w	r8, [sp, #24]
 800a494:	ee08 0a10 	vmov	s16, r0
 800a498:	4b9f      	ldr	r3, [pc, #636]	; (800a718 <_printf_float+0x2dc>)
 800a49a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a49e:	f04f 32ff 	mov.w	r2, #4294967295
 800a4a2:	f7f6 fb4b 	bl	8000b3c <__aeabi_dcmpun>
 800a4a6:	bb88      	cbnz	r0, 800a50c <_printf_float+0xd0>
 800a4a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a4ac:	4b9a      	ldr	r3, [pc, #616]	; (800a718 <_printf_float+0x2dc>)
 800a4ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a4b2:	f7f6 fb25 	bl	8000b00 <__aeabi_dcmple>
 800a4b6:	bb48      	cbnz	r0, 800a50c <_printf_float+0xd0>
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	4640      	mov	r0, r8
 800a4be:	4649      	mov	r1, r9
 800a4c0:	f7f6 fb14 	bl	8000aec <__aeabi_dcmplt>
 800a4c4:	b110      	cbz	r0, 800a4cc <_printf_float+0x90>
 800a4c6:	232d      	movs	r3, #45	; 0x2d
 800a4c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4cc:	4b93      	ldr	r3, [pc, #588]	; (800a71c <_printf_float+0x2e0>)
 800a4ce:	4894      	ldr	r0, [pc, #592]	; (800a720 <_printf_float+0x2e4>)
 800a4d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a4d4:	bf94      	ite	ls
 800a4d6:	4698      	movls	r8, r3
 800a4d8:	4680      	movhi	r8, r0
 800a4da:	2303      	movs	r3, #3
 800a4dc:	6123      	str	r3, [r4, #16]
 800a4de:	9b05      	ldr	r3, [sp, #20]
 800a4e0:	f023 0204 	bic.w	r2, r3, #4
 800a4e4:	6022      	str	r2, [r4, #0]
 800a4e6:	f04f 0900 	mov.w	r9, #0
 800a4ea:	9700      	str	r7, [sp, #0]
 800a4ec:	4633      	mov	r3, r6
 800a4ee:	aa0b      	add	r2, sp, #44	; 0x2c
 800a4f0:	4621      	mov	r1, r4
 800a4f2:	4628      	mov	r0, r5
 800a4f4:	f000 f9d8 	bl	800a8a8 <_printf_common>
 800a4f8:	3001      	adds	r0, #1
 800a4fa:	f040 8090 	bne.w	800a61e <_printf_float+0x1e2>
 800a4fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a502:	b00d      	add	sp, #52	; 0x34
 800a504:	ecbd 8b02 	vpop	{d8}
 800a508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a50c:	4642      	mov	r2, r8
 800a50e:	464b      	mov	r3, r9
 800a510:	4640      	mov	r0, r8
 800a512:	4649      	mov	r1, r9
 800a514:	f7f6 fb12 	bl	8000b3c <__aeabi_dcmpun>
 800a518:	b140      	cbz	r0, 800a52c <_printf_float+0xf0>
 800a51a:	464b      	mov	r3, r9
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	bfbc      	itt	lt
 800a520:	232d      	movlt	r3, #45	; 0x2d
 800a522:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a526:	487f      	ldr	r0, [pc, #508]	; (800a724 <_printf_float+0x2e8>)
 800a528:	4b7f      	ldr	r3, [pc, #508]	; (800a728 <_printf_float+0x2ec>)
 800a52a:	e7d1      	b.n	800a4d0 <_printf_float+0x94>
 800a52c:	6863      	ldr	r3, [r4, #4]
 800a52e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a532:	9206      	str	r2, [sp, #24]
 800a534:	1c5a      	adds	r2, r3, #1
 800a536:	d13f      	bne.n	800a5b8 <_printf_float+0x17c>
 800a538:	2306      	movs	r3, #6
 800a53a:	6063      	str	r3, [r4, #4]
 800a53c:	9b05      	ldr	r3, [sp, #20]
 800a53e:	6861      	ldr	r1, [r4, #4]
 800a540:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a544:	2300      	movs	r3, #0
 800a546:	9303      	str	r3, [sp, #12]
 800a548:	ab0a      	add	r3, sp, #40	; 0x28
 800a54a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a54e:	ab09      	add	r3, sp, #36	; 0x24
 800a550:	ec49 8b10 	vmov	d0, r8, r9
 800a554:	9300      	str	r3, [sp, #0]
 800a556:	6022      	str	r2, [r4, #0]
 800a558:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a55c:	4628      	mov	r0, r5
 800a55e:	f7ff fecd 	bl	800a2fc <__cvt>
 800a562:	9b06      	ldr	r3, [sp, #24]
 800a564:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a566:	2b47      	cmp	r3, #71	; 0x47
 800a568:	4680      	mov	r8, r0
 800a56a:	d108      	bne.n	800a57e <_printf_float+0x142>
 800a56c:	1cc8      	adds	r0, r1, #3
 800a56e:	db02      	blt.n	800a576 <_printf_float+0x13a>
 800a570:	6863      	ldr	r3, [r4, #4]
 800a572:	4299      	cmp	r1, r3
 800a574:	dd41      	ble.n	800a5fa <_printf_float+0x1be>
 800a576:	f1ab 0b02 	sub.w	fp, fp, #2
 800a57a:	fa5f fb8b 	uxtb.w	fp, fp
 800a57e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a582:	d820      	bhi.n	800a5c6 <_printf_float+0x18a>
 800a584:	3901      	subs	r1, #1
 800a586:	465a      	mov	r2, fp
 800a588:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a58c:	9109      	str	r1, [sp, #36]	; 0x24
 800a58e:	f7ff ff17 	bl	800a3c0 <__exponent>
 800a592:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a594:	1813      	adds	r3, r2, r0
 800a596:	2a01      	cmp	r2, #1
 800a598:	4681      	mov	r9, r0
 800a59a:	6123      	str	r3, [r4, #16]
 800a59c:	dc02      	bgt.n	800a5a4 <_printf_float+0x168>
 800a59e:	6822      	ldr	r2, [r4, #0]
 800a5a0:	07d2      	lsls	r2, r2, #31
 800a5a2:	d501      	bpl.n	800a5a8 <_printf_float+0x16c>
 800a5a4:	3301      	adds	r3, #1
 800a5a6:	6123      	str	r3, [r4, #16]
 800a5a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d09c      	beq.n	800a4ea <_printf_float+0xae>
 800a5b0:	232d      	movs	r3, #45	; 0x2d
 800a5b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5b6:	e798      	b.n	800a4ea <_printf_float+0xae>
 800a5b8:	9a06      	ldr	r2, [sp, #24]
 800a5ba:	2a47      	cmp	r2, #71	; 0x47
 800a5bc:	d1be      	bne.n	800a53c <_printf_float+0x100>
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d1bc      	bne.n	800a53c <_printf_float+0x100>
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	e7b9      	b.n	800a53a <_printf_float+0xfe>
 800a5c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a5ca:	d118      	bne.n	800a5fe <_printf_float+0x1c2>
 800a5cc:	2900      	cmp	r1, #0
 800a5ce:	6863      	ldr	r3, [r4, #4]
 800a5d0:	dd0b      	ble.n	800a5ea <_printf_float+0x1ae>
 800a5d2:	6121      	str	r1, [r4, #16]
 800a5d4:	b913      	cbnz	r3, 800a5dc <_printf_float+0x1a0>
 800a5d6:	6822      	ldr	r2, [r4, #0]
 800a5d8:	07d0      	lsls	r0, r2, #31
 800a5da:	d502      	bpl.n	800a5e2 <_printf_float+0x1a6>
 800a5dc:	3301      	adds	r3, #1
 800a5de:	440b      	add	r3, r1
 800a5e0:	6123      	str	r3, [r4, #16]
 800a5e2:	65a1      	str	r1, [r4, #88]	; 0x58
 800a5e4:	f04f 0900 	mov.w	r9, #0
 800a5e8:	e7de      	b.n	800a5a8 <_printf_float+0x16c>
 800a5ea:	b913      	cbnz	r3, 800a5f2 <_printf_float+0x1b6>
 800a5ec:	6822      	ldr	r2, [r4, #0]
 800a5ee:	07d2      	lsls	r2, r2, #31
 800a5f0:	d501      	bpl.n	800a5f6 <_printf_float+0x1ba>
 800a5f2:	3302      	adds	r3, #2
 800a5f4:	e7f4      	b.n	800a5e0 <_printf_float+0x1a4>
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	e7f2      	b.n	800a5e0 <_printf_float+0x1a4>
 800a5fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a5fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a600:	4299      	cmp	r1, r3
 800a602:	db05      	blt.n	800a610 <_printf_float+0x1d4>
 800a604:	6823      	ldr	r3, [r4, #0]
 800a606:	6121      	str	r1, [r4, #16]
 800a608:	07d8      	lsls	r0, r3, #31
 800a60a:	d5ea      	bpl.n	800a5e2 <_printf_float+0x1a6>
 800a60c:	1c4b      	adds	r3, r1, #1
 800a60e:	e7e7      	b.n	800a5e0 <_printf_float+0x1a4>
 800a610:	2900      	cmp	r1, #0
 800a612:	bfd4      	ite	le
 800a614:	f1c1 0202 	rsble	r2, r1, #2
 800a618:	2201      	movgt	r2, #1
 800a61a:	4413      	add	r3, r2
 800a61c:	e7e0      	b.n	800a5e0 <_printf_float+0x1a4>
 800a61e:	6823      	ldr	r3, [r4, #0]
 800a620:	055a      	lsls	r2, r3, #21
 800a622:	d407      	bmi.n	800a634 <_printf_float+0x1f8>
 800a624:	6923      	ldr	r3, [r4, #16]
 800a626:	4642      	mov	r2, r8
 800a628:	4631      	mov	r1, r6
 800a62a:	4628      	mov	r0, r5
 800a62c:	47b8      	blx	r7
 800a62e:	3001      	adds	r0, #1
 800a630:	d12c      	bne.n	800a68c <_printf_float+0x250>
 800a632:	e764      	b.n	800a4fe <_printf_float+0xc2>
 800a634:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a638:	f240 80e0 	bls.w	800a7fc <_printf_float+0x3c0>
 800a63c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a640:	2200      	movs	r2, #0
 800a642:	2300      	movs	r3, #0
 800a644:	f7f6 fa48 	bl	8000ad8 <__aeabi_dcmpeq>
 800a648:	2800      	cmp	r0, #0
 800a64a:	d034      	beq.n	800a6b6 <_printf_float+0x27a>
 800a64c:	4a37      	ldr	r2, [pc, #220]	; (800a72c <_printf_float+0x2f0>)
 800a64e:	2301      	movs	r3, #1
 800a650:	4631      	mov	r1, r6
 800a652:	4628      	mov	r0, r5
 800a654:	47b8      	blx	r7
 800a656:	3001      	adds	r0, #1
 800a658:	f43f af51 	beq.w	800a4fe <_printf_float+0xc2>
 800a65c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a660:	429a      	cmp	r2, r3
 800a662:	db02      	blt.n	800a66a <_printf_float+0x22e>
 800a664:	6823      	ldr	r3, [r4, #0]
 800a666:	07d8      	lsls	r0, r3, #31
 800a668:	d510      	bpl.n	800a68c <_printf_float+0x250>
 800a66a:	ee18 3a10 	vmov	r3, s16
 800a66e:	4652      	mov	r2, sl
 800a670:	4631      	mov	r1, r6
 800a672:	4628      	mov	r0, r5
 800a674:	47b8      	blx	r7
 800a676:	3001      	adds	r0, #1
 800a678:	f43f af41 	beq.w	800a4fe <_printf_float+0xc2>
 800a67c:	f04f 0800 	mov.w	r8, #0
 800a680:	f104 091a 	add.w	r9, r4, #26
 800a684:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a686:	3b01      	subs	r3, #1
 800a688:	4543      	cmp	r3, r8
 800a68a:	dc09      	bgt.n	800a6a0 <_printf_float+0x264>
 800a68c:	6823      	ldr	r3, [r4, #0]
 800a68e:	079b      	lsls	r3, r3, #30
 800a690:	f100 8105 	bmi.w	800a89e <_printf_float+0x462>
 800a694:	68e0      	ldr	r0, [r4, #12]
 800a696:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a698:	4298      	cmp	r0, r3
 800a69a:	bfb8      	it	lt
 800a69c:	4618      	movlt	r0, r3
 800a69e:	e730      	b.n	800a502 <_printf_float+0xc6>
 800a6a0:	2301      	movs	r3, #1
 800a6a2:	464a      	mov	r2, r9
 800a6a4:	4631      	mov	r1, r6
 800a6a6:	4628      	mov	r0, r5
 800a6a8:	47b8      	blx	r7
 800a6aa:	3001      	adds	r0, #1
 800a6ac:	f43f af27 	beq.w	800a4fe <_printf_float+0xc2>
 800a6b0:	f108 0801 	add.w	r8, r8, #1
 800a6b4:	e7e6      	b.n	800a684 <_printf_float+0x248>
 800a6b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	dc39      	bgt.n	800a730 <_printf_float+0x2f4>
 800a6bc:	4a1b      	ldr	r2, [pc, #108]	; (800a72c <_printf_float+0x2f0>)
 800a6be:	2301      	movs	r3, #1
 800a6c0:	4631      	mov	r1, r6
 800a6c2:	4628      	mov	r0, r5
 800a6c4:	47b8      	blx	r7
 800a6c6:	3001      	adds	r0, #1
 800a6c8:	f43f af19 	beq.w	800a4fe <_printf_float+0xc2>
 800a6cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a6d0:	4313      	orrs	r3, r2
 800a6d2:	d102      	bne.n	800a6da <_printf_float+0x29e>
 800a6d4:	6823      	ldr	r3, [r4, #0]
 800a6d6:	07d9      	lsls	r1, r3, #31
 800a6d8:	d5d8      	bpl.n	800a68c <_printf_float+0x250>
 800a6da:	ee18 3a10 	vmov	r3, s16
 800a6de:	4652      	mov	r2, sl
 800a6e0:	4631      	mov	r1, r6
 800a6e2:	4628      	mov	r0, r5
 800a6e4:	47b8      	blx	r7
 800a6e6:	3001      	adds	r0, #1
 800a6e8:	f43f af09 	beq.w	800a4fe <_printf_float+0xc2>
 800a6ec:	f04f 0900 	mov.w	r9, #0
 800a6f0:	f104 0a1a 	add.w	sl, r4, #26
 800a6f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6f6:	425b      	negs	r3, r3
 800a6f8:	454b      	cmp	r3, r9
 800a6fa:	dc01      	bgt.n	800a700 <_printf_float+0x2c4>
 800a6fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6fe:	e792      	b.n	800a626 <_printf_float+0x1ea>
 800a700:	2301      	movs	r3, #1
 800a702:	4652      	mov	r2, sl
 800a704:	4631      	mov	r1, r6
 800a706:	4628      	mov	r0, r5
 800a708:	47b8      	blx	r7
 800a70a:	3001      	adds	r0, #1
 800a70c:	f43f aef7 	beq.w	800a4fe <_printf_float+0xc2>
 800a710:	f109 0901 	add.w	r9, r9, #1
 800a714:	e7ee      	b.n	800a6f4 <_printf_float+0x2b8>
 800a716:	bf00      	nop
 800a718:	7fefffff 	.word	0x7fefffff
 800a71c:	0800f2cc 	.word	0x0800f2cc
 800a720:	0800f2d0 	.word	0x0800f2d0
 800a724:	0800f2d8 	.word	0x0800f2d8
 800a728:	0800f2d4 	.word	0x0800f2d4
 800a72c:	0800f2dc 	.word	0x0800f2dc
 800a730:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a732:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a734:	429a      	cmp	r2, r3
 800a736:	bfa8      	it	ge
 800a738:	461a      	movge	r2, r3
 800a73a:	2a00      	cmp	r2, #0
 800a73c:	4691      	mov	r9, r2
 800a73e:	dc37      	bgt.n	800a7b0 <_printf_float+0x374>
 800a740:	f04f 0b00 	mov.w	fp, #0
 800a744:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a748:	f104 021a 	add.w	r2, r4, #26
 800a74c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a74e:	9305      	str	r3, [sp, #20]
 800a750:	eba3 0309 	sub.w	r3, r3, r9
 800a754:	455b      	cmp	r3, fp
 800a756:	dc33      	bgt.n	800a7c0 <_printf_float+0x384>
 800a758:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a75c:	429a      	cmp	r2, r3
 800a75e:	db3b      	blt.n	800a7d8 <_printf_float+0x39c>
 800a760:	6823      	ldr	r3, [r4, #0]
 800a762:	07da      	lsls	r2, r3, #31
 800a764:	d438      	bmi.n	800a7d8 <_printf_float+0x39c>
 800a766:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a768:	9b05      	ldr	r3, [sp, #20]
 800a76a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a76c:	1ad3      	subs	r3, r2, r3
 800a76e:	eba2 0901 	sub.w	r9, r2, r1
 800a772:	4599      	cmp	r9, r3
 800a774:	bfa8      	it	ge
 800a776:	4699      	movge	r9, r3
 800a778:	f1b9 0f00 	cmp.w	r9, #0
 800a77c:	dc35      	bgt.n	800a7ea <_printf_float+0x3ae>
 800a77e:	f04f 0800 	mov.w	r8, #0
 800a782:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a786:	f104 0a1a 	add.w	sl, r4, #26
 800a78a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a78e:	1a9b      	subs	r3, r3, r2
 800a790:	eba3 0309 	sub.w	r3, r3, r9
 800a794:	4543      	cmp	r3, r8
 800a796:	f77f af79 	ble.w	800a68c <_printf_float+0x250>
 800a79a:	2301      	movs	r3, #1
 800a79c:	4652      	mov	r2, sl
 800a79e:	4631      	mov	r1, r6
 800a7a0:	4628      	mov	r0, r5
 800a7a2:	47b8      	blx	r7
 800a7a4:	3001      	adds	r0, #1
 800a7a6:	f43f aeaa 	beq.w	800a4fe <_printf_float+0xc2>
 800a7aa:	f108 0801 	add.w	r8, r8, #1
 800a7ae:	e7ec      	b.n	800a78a <_printf_float+0x34e>
 800a7b0:	4613      	mov	r3, r2
 800a7b2:	4631      	mov	r1, r6
 800a7b4:	4642      	mov	r2, r8
 800a7b6:	4628      	mov	r0, r5
 800a7b8:	47b8      	blx	r7
 800a7ba:	3001      	adds	r0, #1
 800a7bc:	d1c0      	bne.n	800a740 <_printf_float+0x304>
 800a7be:	e69e      	b.n	800a4fe <_printf_float+0xc2>
 800a7c0:	2301      	movs	r3, #1
 800a7c2:	4631      	mov	r1, r6
 800a7c4:	4628      	mov	r0, r5
 800a7c6:	9205      	str	r2, [sp, #20]
 800a7c8:	47b8      	blx	r7
 800a7ca:	3001      	adds	r0, #1
 800a7cc:	f43f ae97 	beq.w	800a4fe <_printf_float+0xc2>
 800a7d0:	9a05      	ldr	r2, [sp, #20]
 800a7d2:	f10b 0b01 	add.w	fp, fp, #1
 800a7d6:	e7b9      	b.n	800a74c <_printf_float+0x310>
 800a7d8:	ee18 3a10 	vmov	r3, s16
 800a7dc:	4652      	mov	r2, sl
 800a7de:	4631      	mov	r1, r6
 800a7e0:	4628      	mov	r0, r5
 800a7e2:	47b8      	blx	r7
 800a7e4:	3001      	adds	r0, #1
 800a7e6:	d1be      	bne.n	800a766 <_printf_float+0x32a>
 800a7e8:	e689      	b.n	800a4fe <_printf_float+0xc2>
 800a7ea:	9a05      	ldr	r2, [sp, #20]
 800a7ec:	464b      	mov	r3, r9
 800a7ee:	4442      	add	r2, r8
 800a7f0:	4631      	mov	r1, r6
 800a7f2:	4628      	mov	r0, r5
 800a7f4:	47b8      	blx	r7
 800a7f6:	3001      	adds	r0, #1
 800a7f8:	d1c1      	bne.n	800a77e <_printf_float+0x342>
 800a7fa:	e680      	b.n	800a4fe <_printf_float+0xc2>
 800a7fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a7fe:	2a01      	cmp	r2, #1
 800a800:	dc01      	bgt.n	800a806 <_printf_float+0x3ca>
 800a802:	07db      	lsls	r3, r3, #31
 800a804:	d538      	bpl.n	800a878 <_printf_float+0x43c>
 800a806:	2301      	movs	r3, #1
 800a808:	4642      	mov	r2, r8
 800a80a:	4631      	mov	r1, r6
 800a80c:	4628      	mov	r0, r5
 800a80e:	47b8      	blx	r7
 800a810:	3001      	adds	r0, #1
 800a812:	f43f ae74 	beq.w	800a4fe <_printf_float+0xc2>
 800a816:	ee18 3a10 	vmov	r3, s16
 800a81a:	4652      	mov	r2, sl
 800a81c:	4631      	mov	r1, r6
 800a81e:	4628      	mov	r0, r5
 800a820:	47b8      	blx	r7
 800a822:	3001      	adds	r0, #1
 800a824:	f43f ae6b 	beq.w	800a4fe <_printf_float+0xc2>
 800a828:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a82c:	2200      	movs	r2, #0
 800a82e:	2300      	movs	r3, #0
 800a830:	f7f6 f952 	bl	8000ad8 <__aeabi_dcmpeq>
 800a834:	b9d8      	cbnz	r0, 800a86e <_printf_float+0x432>
 800a836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a838:	f108 0201 	add.w	r2, r8, #1
 800a83c:	3b01      	subs	r3, #1
 800a83e:	4631      	mov	r1, r6
 800a840:	4628      	mov	r0, r5
 800a842:	47b8      	blx	r7
 800a844:	3001      	adds	r0, #1
 800a846:	d10e      	bne.n	800a866 <_printf_float+0x42a>
 800a848:	e659      	b.n	800a4fe <_printf_float+0xc2>
 800a84a:	2301      	movs	r3, #1
 800a84c:	4652      	mov	r2, sl
 800a84e:	4631      	mov	r1, r6
 800a850:	4628      	mov	r0, r5
 800a852:	47b8      	blx	r7
 800a854:	3001      	adds	r0, #1
 800a856:	f43f ae52 	beq.w	800a4fe <_printf_float+0xc2>
 800a85a:	f108 0801 	add.w	r8, r8, #1
 800a85e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a860:	3b01      	subs	r3, #1
 800a862:	4543      	cmp	r3, r8
 800a864:	dcf1      	bgt.n	800a84a <_printf_float+0x40e>
 800a866:	464b      	mov	r3, r9
 800a868:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a86c:	e6dc      	b.n	800a628 <_printf_float+0x1ec>
 800a86e:	f04f 0800 	mov.w	r8, #0
 800a872:	f104 0a1a 	add.w	sl, r4, #26
 800a876:	e7f2      	b.n	800a85e <_printf_float+0x422>
 800a878:	2301      	movs	r3, #1
 800a87a:	4642      	mov	r2, r8
 800a87c:	e7df      	b.n	800a83e <_printf_float+0x402>
 800a87e:	2301      	movs	r3, #1
 800a880:	464a      	mov	r2, r9
 800a882:	4631      	mov	r1, r6
 800a884:	4628      	mov	r0, r5
 800a886:	47b8      	blx	r7
 800a888:	3001      	adds	r0, #1
 800a88a:	f43f ae38 	beq.w	800a4fe <_printf_float+0xc2>
 800a88e:	f108 0801 	add.w	r8, r8, #1
 800a892:	68e3      	ldr	r3, [r4, #12]
 800a894:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a896:	1a5b      	subs	r3, r3, r1
 800a898:	4543      	cmp	r3, r8
 800a89a:	dcf0      	bgt.n	800a87e <_printf_float+0x442>
 800a89c:	e6fa      	b.n	800a694 <_printf_float+0x258>
 800a89e:	f04f 0800 	mov.w	r8, #0
 800a8a2:	f104 0919 	add.w	r9, r4, #25
 800a8a6:	e7f4      	b.n	800a892 <_printf_float+0x456>

0800a8a8 <_printf_common>:
 800a8a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a8ac:	4616      	mov	r6, r2
 800a8ae:	4699      	mov	r9, r3
 800a8b0:	688a      	ldr	r2, [r1, #8]
 800a8b2:	690b      	ldr	r3, [r1, #16]
 800a8b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	bfb8      	it	lt
 800a8bc:	4613      	movlt	r3, r2
 800a8be:	6033      	str	r3, [r6, #0]
 800a8c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a8c4:	4607      	mov	r7, r0
 800a8c6:	460c      	mov	r4, r1
 800a8c8:	b10a      	cbz	r2, 800a8ce <_printf_common+0x26>
 800a8ca:	3301      	adds	r3, #1
 800a8cc:	6033      	str	r3, [r6, #0]
 800a8ce:	6823      	ldr	r3, [r4, #0]
 800a8d0:	0699      	lsls	r1, r3, #26
 800a8d2:	bf42      	ittt	mi
 800a8d4:	6833      	ldrmi	r3, [r6, #0]
 800a8d6:	3302      	addmi	r3, #2
 800a8d8:	6033      	strmi	r3, [r6, #0]
 800a8da:	6825      	ldr	r5, [r4, #0]
 800a8dc:	f015 0506 	ands.w	r5, r5, #6
 800a8e0:	d106      	bne.n	800a8f0 <_printf_common+0x48>
 800a8e2:	f104 0a19 	add.w	sl, r4, #25
 800a8e6:	68e3      	ldr	r3, [r4, #12]
 800a8e8:	6832      	ldr	r2, [r6, #0]
 800a8ea:	1a9b      	subs	r3, r3, r2
 800a8ec:	42ab      	cmp	r3, r5
 800a8ee:	dc26      	bgt.n	800a93e <_printf_common+0x96>
 800a8f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a8f4:	1e13      	subs	r3, r2, #0
 800a8f6:	6822      	ldr	r2, [r4, #0]
 800a8f8:	bf18      	it	ne
 800a8fa:	2301      	movne	r3, #1
 800a8fc:	0692      	lsls	r2, r2, #26
 800a8fe:	d42b      	bmi.n	800a958 <_printf_common+0xb0>
 800a900:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a904:	4649      	mov	r1, r9
 800a906:	4638      	mov	r0, r7
 800a908:	47c0      	blx	r8
 800a90a:	3001      	adds	r0, #1
 800a90c:	d01e      	beq.n	800a94c <_printf_common+0xa4>
 800a90e:	6823      	ldr	r3, [r4, #0]
 800a910:	68e5      	ldr	r5, [r4, #12]
 800a912:	6832      	ldr	r2, [r6, #0]
 800a914:	f003 0306 	and.w	r3, r3, #6
 800a918:	2b04      	cmp	r3, #4
 800a91a:	bf08      	it	eq
 800a91c:	1aad      	subeq	r5, r5, r2
 800a91e:	68a3      	ldr	r3, [r4, #8]
 800a920:	6922      	ldr	r2, [r4, #16]
 800a922:	bf0c      	ite	eq
 800a924:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a928:	2500      	movne	r5, #0
 800a92a:	4293      	cmp	r3, r2
 800a92c:	bfc4      	itt	gt
 800a92e:	1a9b      	subgt	r3, r3, r2
 800a930:	18ed      	addgt	r5, r5, r3
 800a932:	2600      	movs	r6, #0
 800a934:	341a      	adds	r4, #26
 800a936:	42b5      	cmp	r5, r6
 800a938:	d11a      	bne.n	800a970 <_printf_common+0xc8>
 800a93a:	2000      	movs	r0, #0
 800a93c:	e008      	b.n	800a950 <_printf_common+0xa8>
 800a93e:	2301      	movs	r3, #1
 800a940:	4652      	mov	r2, sl
 800a942:	4649      	mov	r1, r9
 800a944:	4638      	mov	r0, r7
 800a946:	47c0      	blx	r8
 800a948:	3001      	adds	r0, #1
 800a94a:	d103      	bne.n	800a954 <_printf_common+0xac>
 800a94c:	f04f 30ff 	mov.w	r0, #4294967295
 800a950:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a954:	3501      	adds	r5, #1
 800a956:	e7c6      	b.n	800a8e6 <_printf_common+0x3e>
 800a958:	18e1      	adds	r1, r4, r3
 800a95a:	1c5a      	adds	r2, r3, #1
 800a95c:	2030      	movs	r0, #48	; 0x30
 800a95e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a962:	4422      	add	r2, r4
 800a964:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a968:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a96c:	3302      	adds	r3, #2
 800a96e:	e7c7      	b.n	800a900 <_printf_common+0x58>
 800a970:	2301      	movs	r3, #1
 800a972:	4622      	mov	r2, r4
 800a974:	4649      	mov	r1, r9
 800a976:	4638      	mov	r0, r7
 800a978:	47c0      	blx	r8
 800a97a:	3001      	adds	r0, #1
 800a97c:	d0e6      	beq.n	800a94c <_printf_common+0xa4>
 800a97e:	3601      	adds	r6, #1
 800a980:	e7d9      	b.n	800a936 <_printf_common+0x8e>
	...

0800a984 <_printf_i>:
 800a984:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a988:	460c      	mov	r4, r1
 800a98a:	4691      	mov	r9, r2
 800a98c:	7e27      	ldrb	r7, [r4, #24]
 800a98e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a990:	2f78      	cmp	r7, #120	; 0x78
 800a992:	4680      	mov	r8, r0
 800a994:	469a      	mov	sl, r3
 800a996:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a99a:	d807      	bhi.n	800a9ac <_printf_i+0x28>
 800a99c:	2f62      	cmp	r7, #98	; 0x62
 800a99e:	d80a      	bhi.n	800a9b6 <_printf_i+0x32>
 800a9a0:	2f00      	cmp	r7, #0
 800a9a2:	f000 80d8 	beq.w	800ab56 <_printf_i+0x1d2>
 800a9a6:	2f58      	cmp	r7, #88	; 0x58
 800a9a8:	f000 80a3 	beq.w	800aaf2 <_printf_i+0x16e>
 800a9ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a9b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a9b4:	e03a      	b.n	800aa2c <_printf_i+0xa8>
 800a9b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a9ba:	2b15      	cmp	r3, #21
 800a9bc:	d8f6      	bhi.n	800a9ac <_printf_i+0x28>
 800a9be:	a001      	add	r0, pc, #4	; (adr r0, 800a9c4 <_printf_i+0x40>)
 800a9c0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a9c4:	0800aa1d 	.word	0x0800aa1d
 800a9c8:	0800aa31 	.word	0x0800aa31
 800a9cc:	0800a9ad 	.word	0x0800a9ad
 800a9d0:	0800a9ad 	.word	0x0800a9ad
 800a9d4:	0800a9ad 	.word	0x0800a9ad
 800a9d8:	0800a9ad 	.word	0x0800a9ad
 800a9dc:	0800aa31 	.word	0x0800aa31
 800a9e0:	0800a9ad 	.word	0x0800a9ad
 800a9e4:	0800a9ad 	.word	0x0800a9ad
 800a9e8:	0800a9ad 	.word	0x0800a9ad
 800a9ec:	0800a9ad 	.word	0x0800a9ad
 800a9f0:	0800ab3d 	.word	0x0800ab3d
 800a9f4:	0800aa61 	.word	0x0800aa61
 800a9f8:	0800ab1f 	.word	0x0800ab1f
 800a9fc:	0800a9ad 	.word	0x0800a9ad
 800aa00:	0800a9ad 	.word	0x0800a9ad
 800aa04:	0800ab5f 	.word	0x0800ab5f
 800aa08:	0800a9ad 	.word	0x0800a9ad
 800aa0c:	0800aa61 	.word	0x0800aa61
 800aa10:	0800a9ad 	.word	0x0800a9ad
 800aa14:	0800a9ad 	.word	0x0800a9ad
 800aa18:	0800ab27 	.word	0x0800ab27
 800aa1c:	680b      	ldr	r3, [r1, #0]
 800aa1e:	1d1a      	adds	r2, r3, #4
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	600a      	str	r2, [r1, #0]
 800aa24:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800aa28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aa2c:	2301      	movs	r3, #1
 800aa2e:	e0a3      	b.n	800ab78 <_printf_i+0x1f4>
 800aa30:	6825      	ldr	r5, [r4, #0]
 800aa32:	6808      	ldr	r0, [r1, #0]
 800aa34:	062e      	lsls	r6, r5, #24
 800aa36:	f100 0304 	add.w	r3, r0, #4
 800aa3a:	d50a      	bpl.n	800aa52 <_printf_i+0xce>
 800aa3c:	6805      	ldr	r5, [r0, #0]
 800aa3e:	600b      	str	r3, [r1, #0]
 800aa40:	2d00      	cmp	r5, #0
 800aa42:	da03      	bge.n	800aa4c <_printf_i+0xc8>
 800aa44:	232d      	movs	r3, #45	; 0x2d
 800aa46:	426d      	negs	r5, r5
 800aa48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa4c:	485e      	ldr	r0, [pc, #376]	; (800abc8 <_printf_i+0x244>)
 800aa4e:	230a      	movs	r3, #10
 800aa50:	e019      	b.n	800aa86 <_printf_i+0x102>
 800aa52:	f015 0f40 	tst.w	r5, #64	; 0x40
 800aa56:	6805      	ldr	r5, [r0, #0]
 800aa58:	600b      	str	r3, [r1, #0]
 800aa5a:	bf18      	it	ne
 800aa5c:	b22d      	sxthne	r5, r5
 800aa5e:	e7ef      	b.n	800aa40 <_printf_i+0xbc>
 800aa60:	680b      	ldr	r3, [r1, #0]
 800aa62:	6825      	ldr	r5, [r4, #0]
 800aa64:	1d18      	adds	r0, r3, #4
 800aa66:	6008      	str	r0, [r1, #0]
 800aa68:	0628      	lsls	r0, r5, #24
 800aa6a:	d501      	bpl.n	800aa70 <_printf_i+0xec>
 800aa6c:	681d      	ldr	r5, [r3, #0]
 800aa6e:	e002      	b.n	800aa76 <_printf_i+0xf2>
 800aa70:	0669      	lsls	r1, r5, #25
 800aa72:	d5fb      	bpl.n	800aa6c <_printf_i+0xe8>
 800aa74:	881d      	ldrh	r5, [r3, #0]
 800aa76:	4854      	ldr	r0, [pc, #336]	; (800abc8 <_printf_i+0x244>)
 800aa78:	2f6f      	cmp	r7, #111	; 0x6f
 800aa7a:	bf0c      	ite	eq
 800aa7c:	2308      	moveq	r3, #8
 800aa7e:	230a      	movne	r3, #10
 800aa80:	2100      	movs	r1, #0
 800aa82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aa86:	6866      	ldr	r6, [r4, #4]
 800aa88:	60a6      	str	r6, [r4, #8]
 800aa8a:	2e00      	cmp	r6, #0
 800aa8c:	bfa2      	ittt	ge
 800aa8e:	6821      	ldrge	r1, [r4, #0]
 800aa90:	f021 0104 	bicge.w	r1, r1, #4
 800aa94:	6021      	strge	r1, [r4, #0]
 800aa96:	b90d      	cbnz	r5, 800aa9c <_printf_i+0x118>
 800aa98:	2e00      	cmp	r6, #0
 800aa9a:	d04d      	beq.n	800ab38 <_printf_i+0x1b4>
 800aa9c:	4616      	mov	r6, r2
 800aa9e:	fbb5 f1f3 	udiv	r1, r5, r3
 800aaa2:	fb03 5711 	mls	r7, r3, r1, r5
 800aaa6:	5dc7      	ldrb	r7, [r0, r7]
 800aaa8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aaac:	462f      	mov	r7, r5
 800aaae:	42bb      	cmp	r3, r7
 800aab0:	460d      	mov	r5, r1
 800aab2:	d9f4      	bls.n	800aa9e <_printf_i+0x11a>
 800aab4:	2b08      	cmp	r3, #8
 800aab6:	d10b      	bne.n	800aad0 <_printf_i+0x14c>
 800aab8:	6823      	ldr	r3, [r4, #0]
 800aaba:	07df      	lsls	r7, r3, #31
 800aabc:	d508      	bpl.n	800aad0 <_printf_i+0x14c>
 800aabe:	6923      	ldr	r3, [r4, #16]
 800aac0:	6861      	ldr	r1, [r4, #4]
 800aac2:	4299      	cmp	r1, r3
 800aac4:	bfde      	ittt	le
 800aac6:	2330      	movle	r3, #48	; 0x30
 800aac8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aacc:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aad0:	1b92      	subs	r2, r2, r6
 800aad2:	6122      	str	r2, [r4, #16]
 800aad4:	f8cd a000 	str.w	sl, [sp]
 800aad8:	464b      	mov	r3, r9
 800aada:	aa03      	add	r2, sp, #12
 800aadc:	4621      	mov	r1, r4
 800aade:	4640      	mov	r0, r8
 800aae0:	f7ff fee2 	bl	800a8a8 <_printf_common>
 800aae4:	3001      	adds	r0, #1
 800aae6:	d14c      	bne.n	800ab82 <_printf_i+0x1fe>
 800aae8:	f04f 30ff 	mov.w	r0, #4294967295
 800aaec:	b004      	add	sp, #16
 800aaee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aaf2:	4835      	ldr	r0, [pc, #212]	; (800abc8 <_printf_i+0x244>)
 800aaf4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800aaf8:	6823      	ldr	r3, [r4, #0]
 800aafa:	680e      	ldr	r6, [r1, #0]
 800aafc:	061f      	lsls	r7, r3, #24
 800aafe:	f856 5b04 	ldr.w	r5, [r6], #4
 800ab02:	600e      	str	r6, [r1, #0]
 800ab04:	d514      	bpl.n	800ab30 <_printf_i+0x1ac>
 800ab06:	07d9      	lsls	r1, r3, #31
 800ab08:	bf44      	itt	mi
 800ab0a:	f043 0320 	orrmi.w	r3, r3, #32
 800ab0e:	6023      	strmi	r3, [r4, #0]
 800ab10:	b91d      	cbnz	r5, 800ab1a <_printf_i+0x196>
 800ab12:	6823      	ldr	r3, [r4, #0]
 800ab14:	f023 0320 	bic.w	r3, r3, #32
 800ab18:	6023      	str	r3, [r4, #0]
 800ab1a:	2310      	movs	r3, #16
 800ab1c:	e7b0      	b.n	800aa80 <_printf_i+0xfc>
 800ab1e:	6823      	ldr	r3, [r4, #0]
 800ab20:	f043 0320 	orr.w	r3, r3, #32
 800ab24:	6023      	str	r3, [r4, #0]
 800ab26:	2378      	movs	r3, #120	; 0x78
 800ab28:	4828      	ldr	r0, [pc, #160]	; (800abcc <_printf_i+0x248>)
 800ab2a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ab2e:	e7e3      	b.n	800aaf8 <_printf_i+0x174>
 800ab30:	065e      	lsls	r6, r3, #25
 800ab32:	bf48      	it	mi
 800ab34:	b2ad      	uxthmi	r5, r5
 800ab36:	e7e6      	b.n	800ab06 <_printf_i+0x182>
 800ab38:	4616      	mov	r6, r2
 800ab3a:	e7bb      	b.n	800aab4 <_printf_i+0x130>
 800ab3c:	680b      	ldr	r3, [r1, #0]
 800ab3e:	6826      	ldr	r6, [r4, #0]
 800ab40:	6960      	ldr	r0, [r4, #20]
 800ab42:	1d1d      	adds	r5, r3, #4
 800ab44:	600d      	str	r5, [r1, #0]
 800ab46:	0635      	lsls	r5, r6, #24
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	d501      	bpl.n	800ab50 <_printf_i+0x1cc>
 800ab4c:	6018      	str	r0, [r3, #0]
 800ab4e:	e002      	b.n	800ab56 <_printf_i+0x1d2>
 800ab50:	0671      	lsls	r1, r6, #25
 800ab52:	d5fb      	bpl.n	800ab4c <_printf_i+0x1c8>
 800ab54:	8018      	strh	r0, [r3, #0]
 800ab56:	2300      	movs	r3, #0
 800ab58:	6123      	str	r3, [r4, #16]
 800ab5a:	4616      	mov	r6, r2
 800ab5c:	e7ba      	b.n	800aad4 <_printf_i+0x150>
 800ab5e:	680b      	ldr	r3, [r1, #0]
 800ab60:	1d1a      	adds	r2, r3, #4
 800ab62:	600a      	str	r2, [r1, #0]
 800ab64:	681e      	ldr	r6, [r3, #0]
 800ab66:	6862      	ldr	r2, [r4, #4]
 800ab68:	2100      	movs	r1, #0
 800ab6a:	4630      	mov	r0, r6
 800ab6c:	f7f5 fb40 	bl	80001f0 <memchr>
 800ab70:	b108      	cbz	r0, 800ab76 <_printf_i+0x1f2>
 800ab72:	1b80      	subs	r0, r0, r6
 800ab74:	6060      	str	r0, [r4, #4]
 800ab76:	6863      	ldr	r3, [r4, #4]
 800ab78:	6123      	str	r3, [r4, #16]
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab80:	e7a8      	b.n	800aad4 <_printf_i+0x150>
 800ab82:	6923      	ldr	r3, [r4, #16]
 800ab84:	4632      	mov	r2, r6
 800ab86:	4649      	mov	r1, r9
 800ab88:	4640      	mov	r0, r8
 800ab8a:	47d0      	blx	sl
 800ab8c:	3001      	adds	r0, #1
 800ab8e:	d0ab      	beq.n	800aae8 <_printf_i+0x164>
 800ab90:	6823      	ldr	r3, [r4, #0]
 800ab92:	079b      	lsls	r3, r3, #30
 800ab94:	d413      	bmi.n	800abbe <_printf_i+0x23a>
 800ab96:	68e0      	ldr	r0, [r4, #12]
 800ab98:	9b03      	ldr	r3, [sp, #12]
 800ab9a:	4298      	cmp	r0, r3
 800ab9c:	bfb8      	it	lt
 800ab9e:	4618      	movlt	r0, r3
 800aba0:	e7a4      	b.n	800aaec <_printf_i+0x168>
 800aba2:	2301      	movs	r3, #1
 800aba4:	4632      	mov	r2, r6
 800aba6:	4649      	mov	r1, r9
 800aba8:	4640      	mov	r0, r8
 800abaa:	47d0      	blx	sl
 800abac:	3001      	adds	r0, #1
 800abae:	d09b      	beq.n	800aae8 <_printf_i+0x164>
 800abb0:	3501      	adds	r5, #1
 800abb2:	68e3      	ldr	r3, [r4, #12]
 800abb4:	9903      	ldr	r1, [sp, #12]
 800abb6:	1a5b      	subs	r3, r3, r1
 800abb8:	42ab      	cmp	r3, r5
 800abba:	dcf2      	bgt.n	800aba2 <_printf_i+0x21e>
 800abbc:	e7eb      	b.n	800ab96 <_printf_i+0x212>
 800abbe:	2500      	movs	r5, #0
 800abc0:	f104 0619 	add.w	r6, r4, #25
 800abc4:	e7f5      	b.n	800abb2 <_printf_i+0x22e>
 800abc6:	bf00      	nop
 800abc8:	0800f2de 	.word	0x0800f2de
 800abcc:	0800f2ef 	.word	0x0800f2ef

0800abd0 <iprintf>:
 800abd0:	b40f      	push	{r0, r1, r2, r3}
 800abd2:	4b0a      	ldr	r3, [pc, #40]	; (800abfc <iprintf+0x2c>)
 800abd4:	b513      	push	{r0, r1, r4, lr}
 800abd6:	681c      	ldr	r4, [r3, #0]
 800abd8:	b124      	cbz	r4, 800abe4 <iprintf+0x14>
 800abda:	69a3      	ldr	r3, [r4, #24]
 800abdc:	b913      	cbnz	r3, 800abe4 <iprintf+0x14>
 800abde:	4620      	mov	r0, r4
 800abe0:	f001 ff44 	bl	800ca6c <__sinit>
 800abe4:	ab05      	add	r3, sp, #20
 800abe6:	9a04      	ldr	r2, [sp, #16]
 800abe8:	68a1      	ldr	r1, [r4, #8]
 800abea:	9301      	str	r3, [sp, #4]
 800abec:	4620      	mov	r0, r4
 800abee:	f003 fad7 	bl	800e1a0 <_vfiprintf_r>
 800abf2:	b002      	add	sp, #8
 800abf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800abf8:	b004      	add	sp, #16
 800abfa:	4770      	bx	lr
 800abfc:	20000014 	.word	0x20000014

0800ac00 <_puts_r>:
 800ac00:	b570      	push	{r4, r5, r6, lr}
 800ac02:	460e      	mov	r6, r1
 800ac04:	4605      	mov	r5, r0
 800ac06:	b118      	cbz	r0, 800ac10 <_puts_r+0x10>
 800ac08:	6983      	ldr	r3, [r0, #24]
 800ac0a:	b90b      	cbnz	r3, 800ac10 <_puts_r+0x10>
 800ac0c:	f001 ff2e 	bl	800ca6c <__sinit>
 800ac10:	69ab      	ldr	r3, [r5, #24]
 800ac12:	68ac      	ldr	r4, [r5, #8]
 800ac14:	b913      	cbnz	r3, 800ac1c <_puts_r+0x1c>
 800ac16:	4628      	mov	r0, r5
 800ac18:	f001 ff28 	bl	800ca6c <__sinit>
 800ac1c:	4b2c      	ldr	r3, [pc, #176]	; (800acd0 <_puts_r+0xd0>)
 800ac1e:	429c      	cmp	r4, r3
 800ac20:	d120      	bne.n	800ac64 <_puts_r+0x64>
 800ac22:	686c      	ldr	r4, [r5, #4]
 800ac24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac26:	07db      	lsls	r3, r3, #31
 800ac28:	d405      	bmi.n	800ac36 <_puts_r+0x36>
 800ac2a:	89a3      	ldrh	r3, [r4, #12]
 800ac2c:	0598      	lsls	r0, r3, #22
 800ac2e:	d402      	bmi.n	800ac36 <_puts_r+0x36>
 800ac30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac32:	f002 fb2c 	bl	800d28e <__retarget_lock_acquire_recursive>
 800ac36:	89a3      	ldrh	r3, [r4, #12]
 800ac38:	0719      	lsls	r1, r3, #28
 800ac3a:	d51d      	bpl.n	800ac78 <_puts_r+0x78>
 800ac3c:	6923      	ldr	r3, [r4, #16]
 800ac3e:	b1db      	cbz	r3, 800ac78 <_puts_r+0x78>
 800ac40:	3e01      	subs	r6, #1
 800ac42:	68a3      	ldr	r3, [r4, #8]
 800ac44:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ac48:	3b01      	subs	r3, #1
 800ac4a:	60a3      	str	r3, [r4, #8]
 800ac4c:	bb39      	cbnz	r1, 800ac9e <_puts_r+0x9e>
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	da38      	bge.n	800acc4 <_puts_r+0xc4>
 800ac52:	4622      	mov	r2, r4
 800ac54:	210a      	movs	r1, #10
 800ac56:	4628      	mov	r0, r5
 800ac58:	f000 feb4 	bl	800b9c4 <__swbuf_r>
 800ac5c:	3001      	adds	r0, #1
 800ac5e:	d011      	beq.n	800ac84 <_puts_r+0x84>
 800ac60:	250a      	movs	r5, #10
 800ac62:	e011      	b.n	800ac88 <_puts_r+0x88>
 800ac64:	4b1b      	ldr	r3, [pc, #108]	; (800acd4 <_puts_r+0xd4>)
 800ac66:	429c      	cmp	r4, r3
 800ac68:	d101      	bne.n	800ac6e <_puts_r+0x6e>
 800ac6a:	68ac      	ldr	r4, [r5, #8]
 800ac6c:	e7da      	b.n	800ac24 <_puts_r+0x24>
 800ac6e:	4b1a      	ldr	r3, [pc, #104]	; (800acd8 <_puts_r+0xd8>)
 800ac70:	429c      	cmp	r4, r3
 800ac72:	bf08      	it	eq
 800ac74:	68ec      	ldreq	r4, [r5, #12]
 800ac76:	e7d5      	b.n	800ac24 <_puts_r+0x24>
 800ac78:	4621      	mov	r1, r4
 800ac7a:	4628      	mov	r0, r5
 800ac7c:	f000 fef4 	bl	800ba68 <__swsetup_r>
 800ac80:	2800      	cmp	r0, #0
 800ac82:	d0dd      	beq.n	800ac40 <_puts_r+0x40>
 800ac84:	f04f 35ff 	mov.w	r5, #4294967295
 800ac88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ac8a:	07da      	lsls	r2, r3, #31
 800ac8c:	d405      	bmi.n	800ac9a <_puts_r+0x9a>
 800ac8e:	89a3      	ldrh	r3, [r4, #12]
 800ac90:	059b      	lsls	r3, r3, #22
 800ac92:	d402      	bmi.n	800ac9a <_puts_r+0x9a>
 800ac94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ac96:	f002 fafb 	bl	800d290 <__retarget_lock_release_recursive>
 800ac9a:	4628      	mov	r0, r5
 800ac9c:	bd70      	pop	{r4, r5, r6, pc}
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	da04      	bge.n	800acac <_puts_r+0xac>
 800aca2:	69a2      	ldr	r2, [r4, #24]
 800aca4:	429a      	cmp	r2, r3
 800aca6:	dc06      	bgt.n	800acb6 <_puts_r+0xb6>
 800aca8:	290a      	cmp	r1, #10
 800acaa:	d004      	beq.n	800acb6 <_puts_r+0xb6>
 800acac:	6823      	ldr	r3, [r4, #0]
 800acae:	1c5a      	adds	r2, r3, #1
 800acb0:	6022      	str	r2, [r4, #0]
 800acb2:	7019      	strb	r1, [r3, #0]
 800acb4:	e7c5      	b.n	800ac42 <_puts_r+0x42>
 800acb6:	4622      	mov	r2, r4
 800acb8:	4628      	mov	r0, r5
 800acba:	f000 fe83 	bl	800b9c4 <__swbuf_r>
 800acbe:	3001      	adds	r0, #1
 800acc0:	d1bf      	bne.n	800ac42 <_puts_r+0x42>
 800acc2:	e7df      	b.n	800ac84 <_puts_r+0x84>
 800acc4:	6823      	ldr	r3, [r4, #0]
 800acc6:	250a      	movs	r5, #10
 800acc8:	1c5a      	adds	r2, r3, #1
 800acca:	6022      	str	r2, [r4, #0]
 800accc:	701d      	strb	r5, [r3, #0]
 800acce:	e7db      	b.n	800ac88 <_puts_r+0x88>
 800acd0:	0800f404 	.word	0x0800f404
 800acd4:	0800f424 	.word	0x0800f424
 800acd8:	0800f3e4 	.word	0x0800f3e4

0800acdc <puts>:
 800acdc:	4b02      	ldr	r3, [pc, #8]	; (800ace8 <puts+0xc>)
 800acde:	4601      	mov	r1, r0
 800ace0:	6818      	ldr	r0, [r3, #0]
 800ace2:	f7ff bf8d 	b.w	800ac00 <_puts_r>
 800ace6:	bf00      	nop
 800ace8:	20000014 	.word	0x20000014

0800acec <siprintf>:
 800acec:	b40e      	push	{r1, r2, r3}
 800acee:	b500      	push	{lr}
 800acf0:	b09c      	sub	sp, #112	; 0x70
 800acf2:	ab1d      	add	r3, sp, #116	; 0x74
 800acf4:	9002      	str	r0, [sp, #8]
 800acf6:	9006      	str	r0, [sp, #24]
 800acf8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800acfc:	4809      	ldr	r0, [pc, #36]	; (800ad24 <siprintf+0x38>)
 800acfe:	9107      	str	r1, [sp, #28]
 800ad00:	9104      	str	r1, [sp, #16]
 800ad02:	4909      	ldr	r1, [pc, #36]	; (800ad28 <siprintf+0x3c>)
 800ad04:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad08:	9105      	str	r1, [sp, #20]
 800ad0a:	6800      	ldr	r0, [r0, #0]
 800ad0c:	9301      	str	r3, [sp, #4]
 800ad0e:	a902      	add	r1, sp, #8
 800ad10:	f003 f91c 	bl	800df4c <_svfiprintf_r>
 800ad14:	9b02      	ldr	r3, [sp, #8]
 800ad16:	2200      	movs	r2, #0
 800ad18:	701a      	strb	r2, [r3, #0]
 800ad1a:	b01c      	add	sp, #112	; 0x70
 800ad1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad20:	b003      	add	sp, #12
 800ad22:	4770      	bx	lr
 800ad24:	20000014 	.word	0x20000014
 800ad28:	ffff0208 	.word	0xffff0208

0800ad2c <strstr>:
 800ad2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad2e:	780c      	ldrb	r4, [r1, #0]
 800ad30:	b164      	cbz	r4, 800ad4c <strstr+0x20>
 800ad32:	4603      	mov	r3, r0
 800ad34:	781a      	ldrb	r2, [r3, #0]
 800ad36:	4618      	mov	r0, r3
 800ad38:	1c5e      	adds	r6, r3, #1
 800ad3a:	b90a      	cbnz	r2, 800ad40 <strstr+0x14>
 800ad3c:	4610      	mov	r0, r2
 800ad3e:	e005      	b.n	800ad4c <strstr+0x20>
 800ad40:	4294      	cmp	r4, r2
 800ad42:	d108      	bne.n	800ad56 <strstr+0x2a>
 800ad44:	460d      	mov	r5, r1
 800ad46:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800ad4a:	b902      	cbnz	r2, 800ad4e <strstr+0x22>
 800ad4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad4e:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800ad52:	4297      	cmp	r7, r2
 800ad54:	d0f7      	beq.n	800ad46 <strstr+0x1a>
 800ad56:	4633      	mov	r3, r6
 800ad58:	e7ec      	b.n	800ad34 <strstr+0x8>

0800ad5a <sulp>:
 800ad5a:	b570      	push	{r4, r5, r6, lr}
 800ad5c:	4604      	mov	r4, r0
 800ad5e:	460d      	mov	r5, r1
 800ad60:	ec45 4b10 	vmov	d0, r4, r5
 800ad64:	4616      	mov	r6, r2
 800ad66:	f002 fe8d 	bl	800da84 <__ulp>
 800ad6a:	ec51 0b10 	vmov	r0, r1, d0
 800ad6e:	b17e      	cbz	r6, 800ad90 <sulp+0x36>
 800ad70:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ad74:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	dd09      	ble.n	800ad90 <sulp+0x36>
 800ad7c:	051b      	lsls	r3, r3, #20
 800ad7e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ad82:	2400      	movs	r4, #0
 800ad84:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ad88:	4622      	mov	r2, r4
 800ad8a:	462b      	mov	r3, r5
 800ad8c:	f7f5 fc3c 	bl	8000608 <__aeabi_dmul>
 800ad90:	bd70      	pop	{r4, r5, r6, pc}
 800ad92:	0000      	movs	r0, r0
 800ad94:	0000      	movs	r0, r0
	...

0800ad98 <_strtod_l>:
 800ad98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad9c:	b0a3      	sub	sp, #140	; 0x8c
 800ad9e:	461f      	mov	r7, r3
 800ada0:	2300      	movs	r3, #0
 800ada2:	931e      	str	r3, [sp, #120]	; 0x78
 800ada4:	4ba4      	ldr	r3, [pc, #656]	; (800b038 <_strtod_l+0x2a0>)
 800ada6:	9219      	str	r2, [sp, #100]	; 0x64
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	9307      	str	r3, [sp, #28]
 800adac:	4604      	mov	r4, r0
 800adae:	4618      	mov	r0, r3
 800adb0:	4688      	mov	r8, r1
 800adb2:	f7f5 fa15 	bl	80001e0 <strlen>
 800adb6:	f04f 0a00 	mov.w	sl, #0
 800adba:	4605      	mov	r5, r0
 800adbc:	f04f 0b00 	mov.w	fp, #0
 800adc0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800adc4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800adc6:	781a      	ldrb	r2, [r3, #0]
 800adc8:	2a2b      	cmp	r2, #43	; 0x2b
 800adca:	d04c      	beq.n	800ae66 <_strtod_l+0xce>
 800adcc:	d839      	bhi.n	800ae42 <_strtod_l+0xaa>
 800adce:	2a0d      	cmp	r2, #13
 800add0:	d832      	bhi.n	800ae38 <_strtod_l+0xa0>
 800add2:	2a08      	cmp	r2, #8
 800add4:	d832      	bhi.n	800ae3c <_strtod_l+0xa4>
 800add6:	2a00      	cmp	r2, #0
 800add8:	d03c      	beq.n	800ae54 <_strtod_l+0xbc>
 800adda:	2300      	movs	r3, #0
 800addc:	930e      	str	r3, [sp, #56]	; 0x38
 800adde:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800ade0:	7833      	ldrb	r3, [r6, #0]
 800ade2:	2b30      	cmp	r3, #48	; 0x30
 800ade4:	f040 80b4 	bne.w	800af50 <_strtod_l+0x1b8>
 800ade8:	7873      	ldrb	r3, [r6, #1]
 800adea:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800adee:	2b58      	cmp	r3, #88	; 0x58
 800adf0:	d16c      	bne.n	800aecc <_strtod_l+0x134>
 800adf2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800adf4:	9301      	str	r3, [sp, #4]
 800adf6:	ab1e      	add	r3, sp, #120	; 0x78
 800adf8:	9702      	str	r7, [sp, #8]
 800adfa:	9300      	str	r3, [sp, #0]
 800adfc:	4a8f      	ldr	r2, [pc, #572]	; (800b03c <_strtod_l+0x2a4>)
 800adfe:	ab1f      	add	r3, sp, #124	; 0x7c
 800ae00:	a91d      	add	r1, sp, #116	; 0x74
 800ae02:	4620      	mov	r0, r4
 800ae04:	f001 ff36 	bl	800cc74 <__gethex>
 800ae08:	f010 0707 	ands.w	r7, r0, #7
 800ae0c:	4605      	mov	r5, r0
 800ae0e:	d005      	beq.n	800ae1c <_strtod_l+0x84>
 800ae10:	2f06      	cmp	r7, #6
 800ae12:	d12a      	bne.n	800ae6a <_strtod_l+0xd2>
 800ae14:	3601      	adds	r6, #1
 800ae16:	2300      	movs	r3, #0
 800ae18:	961d      	str	r6, [sp, #116]	; 0x74
 800ae1a:	930e      	str	r3, [sp, #56]	; 0x38
 800ae1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	f040 8596 	bne.w	800b950 <_strtod_l+0xbb8>
 800ae24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ae26:	b1db      	cbz	r3, 800ae60 <_strtod_l+0xc8>
 800ae28:	4652      	mov	r2, sl
 800ae2a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ae2e:	ec43 2b10 	vmov	d0, r2, r3
 800ae32:	b023      	add	sp, #140	; 0x8c
 800ae34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae38:	2a20      	cmp	r2, #32
 800ae3a:	d1ce      	bne.n	800adda <_strtod_l+0x42>
 800ae3c:	3301      	adds	r3, #1
 800ae3e:	931d      	str	r3, [sp, #116]	; 0x74
 800ae40:	e7c0      	b.n	800adc4 <_strtod_l+0x2c>
 800ae42:	2a2d      	cmp	r2, #45	; 0x2d
 800ae44:	d1c9      	bne.n	800adda <_strtod_l+0x42>
 800ae46:	2201      	movs	r2, #1
 800ae48:	920e      	str	r2, [sp, #56]	; 0x38
 800ae4a:	1c5a      	adds	r2, r3, #1
 800ae4c:	921d      	str	r2, [sp, #116]	; 0x74
 800ae4e:	785b      	ldrb	r3, [r3, #1]
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d1c4      	bne.n	800adde <_strtod_l+0x46>
 800ae54:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ae56:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	f040 8576 	bne.w	800b94c <_strtod_l+0xbb4>
 800ae60:	4652      	mov	r2, sl
 800ae62:	465b      	mov	r3, fp
 800ae64:	e7e3      	b.n	800ae2e <_strtod_l+0x96>
 800ae66:	2200      	movs	r2, #0
 800ae68:	e7ee      	b.n	800ae48 <_strtod_l+0xb0>
 800ae6a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800ae6c:	b13a      	cbz	r2, 800ae7e <_strtod_l+0xe6>
 800ae6e:	2135      	movs	r1, #53	; 0x35
 800ae70:	a820      	add	r0, sp, #128	; 0x80
 800ae72:	f002 ff12 	bl	800dc9a <__copybits>
 800ae76:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ae78:	4620      	mov	r0, r4
 800ae7a:	f002 fad7 	bl	800d42c <_Bfree>
 800ae7e:	3f01      	subs	r7, #1
 800ae80:	2f05      	cmp	r7, #5
 800ae82:	d807      	bhi.n	800ae94 <_strtod_l+0xfc>
 800ae84:	e8df f007 	tbb	[pc, r7]
 800ae88:	1d180b0e 	.word	0x1d180b0e
 800ae8c:	030e      	.short	0x030e
 800ae8e:	f04f 0b00 	mov.w	fp, #0
 800ae92:	46da      	mov	sl, fp
 800ae94:	0728      	lsls	r0, r5, #28
 800ae96:	d5c1      	bpl.n	800ae1c <_strtod_l+0x84>
 800ae98:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ae9c:	e7be      	b.n	800ae1c <_strtod_l+0x84>
 800ae9e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800aea2:	e7f7      	b.n	800ae94 <_strtod_l+0xfc>
 800aea4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800aea8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800aeaa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800aeae:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800aeb2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800aeb6:	e7ed      	b.n	800ae94 <_strtod_l+0xfc>
 800aeb8:	f8df b184 	ldr.w	fp, [pc, #388]	; 800b040 <_strtod_l+0x2a8>
 800aebc:	f04f 0a00 	mov.w	sl, #0
 800aec0:	e7e8      	b.n	800ae94 <_strtod_l+0xfc>
 800aec2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800aec6:	f04f 3aff 	mov.w	sl, #4294967295
 800aeca:	e7e3      	b.n	800ae94 <_strtod_l+0xfc>
 800aecc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aece:	1c5a      	adds	r2, r3, #1
 800aed0:	921d      	str	r2, [sp, #116]	; 0x74
 800aed2:	785b      	ldrb	r3, [r3, #1]
 800aed4:	2b30      	cmp	r3, #48	; 0x30
 800aed6:	d0f9      	beq.n	800aecc <_strtod_l+0x134>
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d09f      	beq.n	800ae1c <_strtod_l+0x84>
 800aedc:	2301      	movs	r3, #1
 800aede:	f04f 0900 	mov.w	r9, #0
 800aee2:	9304      	str	r3, [sp, #16]
 800aee4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aee6:	930a      	str	r3, [sp, #40]	; 0x28
 800aee8:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800aeec:	464f      	mov	r7, r9
 800aeee:	220a      	movs	r2, #10
 800aef0:	981d      	ldr	r0, [sp, #116]	; 0x74
 800aef2:	7806      	ldrb	r6, [r0, #0]
 800aef4:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800aef8:	b2d9      	uxtb	r1, r3
 800aefa:	2909      	cmp	r1, #9
 800aefc:	d92a      	bls.n	800af54 <_strtod_l+0x1bc>
 800aefe:	9907      	ldr	r1, [sp, #28]
 800af00:	462a      	mov	r2, r5
 800af02:	f003 fad8 	bl	800e4b6 <strncmp>
 800af06:	b398      	cbz	r0, 800af70 <_strtod_l+0x1d8>
 800af08:	2000      	movs	r0, #0
 800af0a:	4633      	mov	r3, r6
 800af0c:	463d      	mov	r5, r7
 800af0e:	9007      	str	r0, [sp, #28]
 800af10:	4602      	mov	r2, r0
 800af12:	2b65      	cmp	r3, #101	; 0x65
 800af14:	d001      	beq.n	800af1a <_strtod_l+0x182>
 800af16:	2b45      	cmp	r3, #69	; 0x45
 800af18:	d118      	bne.n	800af4c <_strtod_l+0x1b4>
 800af1a:	b91d      	cbnz	r5, 800af24 <_strtod_l+0x18c>
 800af1c:	9b04      	ldr	r3, [sp, #16]
 800af1e:	4303      	orrs	r3, r0
 800af20:	d098      	beq.n	800ae54 <_strtod_l+0xbc>
 800af22:	2500      	movs	r5, #0
 800af24:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800af28:	f108 0301 	add.w	r3, r8, #1
 800af2c:	931d      	str	r3, [sp, #116]	; 0x74
 800af2e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800af32:	2b2b      	cmp	r3, #43	; 0x2b
 800af34:	d075      	beq.n	800b022 <_strtod_l+0x28a>
 800af36:	2b2d      	cmp	r3, #45	; 0x2d
 800af38:	d07b      	beq.n	800b032 <_strtod_l+0x29a>
 800af3a:	f04f 0c00 	mov.w	ip, #0
 800af3e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800af42:	2909      	cmp	r1, #9
 800af44:	f240 8082 	bls.w	800b04c <_strtod_l+0x2b4>
 800af48:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800af4c:	2600      	movs	r6, #0
 800af4e:	e09d      	b.n	800b08c <_strtod_l+0x2f4>
 800af50:	2300      	movs	r3, #0
 800af52:	e7c4      	b.n	800aede <_strtod_l+0x146>
 800af54:	2f08      	cmp	r7, #8
 800af56:	bfd8      	it	le
 800af58:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800af5a:	f100 0001 	add.w	r0, r0, #1
 800af5e:	bfda      	itte	le
 800af60:	fb02 3301 	mlale	r3, r2, r1, r3
 800af64:	9309      	strle	r3, [sp, #36]	; 0x24
 800af66:	fb02 3909 	mlagt	r9, r2, r9, r3
 800af6a:	3701      	adds	r7, #1
 800af6c:	901d      	str	r0, [sp, #116]	; 0x74
 800af6e:	e7bf      	b.n	800aef0 <_strtod_l+0x158>
 800af70:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800af72:	195a      	adds	r2, r3, r5
 800af74:	921d      	str	r2, [sp, #116]	; 0x74
 800af76:	5d5b      	ldrb	r3, [r3, r5]
 800af78:	2f00      	cmp	r7, #0
 800af7a:	d037      	beq.n	800afec <_strtod_l+0x254>
 800af7c:	9007      	str	r0, [sp, #28]
 800af7e:	463d      	mov	r5, r7
 800af80:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800af84:	2a09      	cmp	r2, #9
 800af86:	d912      	bls.n	800afae <_strtod_l+0x216>
 800af88:	2201      	movs	r2, #1
 800af8a:	e7c2      	b.n	800af12 <_strtod_l+0x17a>
 800af8c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800af8e:	1c5a      	adds	r2, r3, #1
 800af90:	921d      	str	r2, [sp, #116]	; 0x74
 800af92:	785b      	ldrb	r3, [r3, #1]
 800af94:	3001      	adds	r0, #1
 800af96:	2b30      	cmp	r3, #48	; 0x30
 800af98:	d0f8      	beq.n	800af8c <_strtod_l+0x1f4>
 800af9a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800af9e:	2a08      	cmp	r2, #8
 800afa0:	f200 84db 	bhi.w	800b95a <_strtod_l+0xbc2>
 800afa4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800afa6:	9007      	str	r0, [sp, #28]
 800afa8:	2000      	movs	r0, #0
 800afaa:	920a      	str	r2, [sp, #40]	; 0x28
 800afac:	4605      	mov	r5, r0
 800afae:	3b30      	subs	r3, #48	; 0x30
 800afb0:	f100 0201 	add.w	r2, r0, #1
 800afb4:	d014      	beq.n	800afe0 <_strtod_l+0x248>
 800afb6:	9907      	ldr	r1, [sp, #28]
 800afb8:	4411      	add	r1, r2
 800afba:	9107      	str	r1, [sp, #28]
 800afbc:	462a      	mov	r2, r5
 800afbe:	eb00 0e05 	add.w	lr, r0, r5
 800afc2:	210a      	movs	r1, #10
 800afc4:	4572      	cmp	r2, lr
 800afc6:	d113      	bne.n	800aff0 <_strtod_l+0x258>
 800afc8:	182a      	adds	r2, r5, r0
 800afca:	2a08      	cmp	r2, #8
 800afcc:	f105 0501 	add.w	r5, r5, #1
 800afd0:	4405      	add	r5, r0
 800afd2:	dc1c      	bgt.n	800b00e <_strtod_l+0x276>
 800afd4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800afd6:	220a      	movs	r2, #10
 800afd8:	fb02 3301 	mla	r3, r2, r1, r3
 800afdc:	9309      	str	r3, [sp, #36]	; 0x24
 800afde:	2200      	movs	r2, #0
 800afe0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800afe2:	1c59      	adds	r1, r3, #1
 800afe4:	911d      	str	r1, [sp, #116]	; 0x74
 800afe6:	785b      	ldrb	r3, [r3, #1]
 800afe8:	4610      	mov	r0, r2
 800afea:	e7c9      	b.n	800af80 <_strtod_l+0x1e8>
 800afec:	4638      	mov	r0, r7
 800afee:	e7d2      	b.n	800af96 <_strtod_l+0x1fe>
 800aff0:	2a08      	cmp	r2, #8
 800aff2:	dc04      	bgt.n	800affe <_strtod_l+0x266>
 800aff4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800aff6:	434e      	muls	r6, r1
 800aff8:	9609      	str	r6, [sp, #36]	; 0x24
 800affa:	3201      	adds	r2, #1
 800affc:	e7e2      	b.n	800afc4 <_strtod_l+0x22c>
 800affe:	f102 0c01 	add.w	ip, r2, #1
 800b002:	f1bc 0f10 	cmp.w	ip, #16
 800b006:	bfd8      	it	le
 800b008:	fb01 f909 	mulle.w	r9, r1, r9
 800b00c:	e7f5      	b.n	800affa <_strtod_l+0x262>
 800b00e:	2d10      	cmp	r5, #16
 800b010:	bfdc      	itt	le
 800b012:	220a      	movle	r2, #10
 800b014:	fb02 3909 	mlale	r9, r2, r9, r3
 800b018:	e7e1      	b.n	800afde <_strtod_l+0x246>
 800b01a:	2300      	movs	r3, #0
 800b01c:	9307      	str	r3, [sp, #28]
 800b01e:	2201      	movs	r2, #1
 800b020:	e77c      	b.n	800af1c <_strtod_l+0x184>
 800b022:	f04f 0c00 	mov.w	ip, #0
 800b026:	f108 0302 	add.w	r3, r8, #2
 800b02a:	931d      	str	r3, [sp, #116]	; 0x74
 800b02c:	f898 3002 	ldrb.w	r3, [r8, #2]
 800b030:	e785      	b.n	800af3e <_strtod_l+0x1a6>
 800b032:	f04f 0c01 	mov.w	ip, #1
 800b036:	e7f6      	b.n	800b026 <_strtod_l+0x28e>
 800b038:	0800f4b0 	.word	0x0800f4b0
 800b03c:	0800f300 	.word	0x0800f300
 800b040:	7ff00000 	.word	0x7ff00000
 800b044:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b046:	1c59      	adds	r1, r3, #1
 800b048:	911d      	str	r1, [sp, #116]	; 0x74
 800b04a:	785b      	ldrb	r3, [r3, #1]
 800b04c:	2b30      	cmp	r3, #48	; 0x30
 800b04e:	d0f9      	beq.n	800b044 <_strtod_l+0x2ac>
 800b050:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800b054:	2908      	cmp	r1, #8
 800b056:	f63f af79 	bhi.w	800af4c <_strtod_l+0x1b4>
 800b05a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800b05e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b060:	9308      	str	r3, [sp, #32]
 800b062:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b064:	1c59      	adds	r1, r3, #1
 800b066:	911d      	str	r1, [sp, #116]	; 0x74
 800b068:	785b      	ldrb	r3, [r3, #1]
 800b06a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800b06e:	2e09      	cmp	r6, #9
 800b070:	d937      	bls.n	800b0e2 <_strtod_l+0x34a>
 800b072:	9e08      	ldr	r6, [sp, #32]
 800b074:	1b89      	subs	r1, r1, r6
 800b076:	2908      	cmp	r1, #8
 800b078:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800b07c:	dc02      	bgt.n	800b084 <_strtod_l+0x2ec>
 800b07e:	4576      	cmp	r6, lr
 800b080:	bfa8      	it	ge
 800b082:	4676      	movge	r6, lr
 800b084:	f1bc 0f00 	cmp.w	ip, #0
 800b088:	d000      	beq.n	800b08c <_strtod_l+0x2f4>
 800b08a:	4276      	negs	r6, r6
 800b08c:	2d00      	cmp	r5, #0
 800b08e:	d14f      	bne.n	800b130 <_strtod_l+0x398>
 800b090:	9904      	ldr	r1, [sp, #16]
 800b092:	4301      	orrs	r1, r0
 800b094:	f47f aec2 	bne.w	800ae1c <_strtod_l+0x84>
 800b098:	2a00      	cmp	r2, #0
 800b09a:	f47f aedb 	bne.w	800ae54 <_strtod_l+0xbc>
 800b09e:	2b69      	cmp	r3, #105	; 0x69
 800b0a0:	d027      	beq.n	800b0f2 <_strtod_l+0x35a>
 800b0a2:	dc24      	bgt.n	800b0ee <_strtod_l+0x356>
 800b0a4:	2b49      	cmp	r3, #73	; 0x49
 800b0a6:	d024      	beq.n	800b0f2 <_strtod_l+0x35a>
 800b0a8:	2b4e      	cmp	r3, #78	; 0x4e
 800b0aa:	f47f aed3 	bne.w	800ae54 <_strtod_l+0xbc>
 800b0ae:	499e      	ldr	r1, [pc, #632]	; (800b328 <_strtod_l+0x590>)
 800b0b0:	a81d      	add	r0, sp, #116	; 0x74
 800b0b2:	f002 f837 	bl	800d124 <__match>
 800b0b6:	2800      	cmp	r0, #0
 800b0b8:	f43f aecc 	beq.w	800ae54 <_strtod_l+0xbc>
 800b0bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b0be:	781b      	ldrb	r3, [r3, #0]
 800b0c0:	2b28      	cmp	r3, #40	; 0x28
 800b0c2:	d12d      	bne.n	800b120 <_strtod_l+0x388>
 800b0c4:	4999      	ldr	r1, [pc, #612]	; (800b32c <_strtod_l+0x594>)
 800b0c6:	aa20      	add	r2, sp, #128	; 0x80
 800b0c8:	a81d      	add	r0, sp, #116	; 0x74
 800b0ca:	f002 f83f 	bl	800d14c <__hexnan>
 800b0ce:	2805      	cmp	r0, #5
 800b0d0:	d126      	bne.n	800b120 <_strtod_l+0x388>
 800b0d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0d4:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800b0d8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800b0dc:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800b0e0:	e69c      	b.n	800ae1c <_strtod_l+0x84>
 800b0e2:	210a      	movs	r1, #10
 800b0e4:	fb01 3e0e 	mla	lr, r1, lr, r3
 800b0e8:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800b0ec:	e7b9      	b.n	800b062 <_strtod_l+0x2ca>
 800b0ee:	2b6e      	cmp	r3, #110	; 0x6e
 800b0f0:	e7db      	b.n	800b0aa <_strtod_l+0x312>
 800b0f2:	498f      	ldr	r1, [pc, #572]	; (800b330 <_strtod_l+0x598>)
 800b0f4:	a81d      	add	r0, sp, #116	; 0x74
 800b0f6:	f002 f815 	bl	800d124 <__match>
 800b0fa:	2800      	cmp	r0, #0
 800b0fc:	f43f aeaa 	beq.w	800ae54 <_strtod_l+0xbc>
 800b100:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b102:	498c      	ldr	r1, [pc, #560]	; (800b334 <_strtod_l+0x59c>)
 800b104:	3b01      	subs	r3, #1
 800b106:	a81d      	add	r0, sp, #116	; 0x74
 800b108:	931d      	str	r3, [sp, #116]	; 0x74
 800b10a:	f002 f80b 	bl	800d124 <__match>
 800b10e:	b910      	cbnz	r0, 800b116 <_strtod_l+0x37e>
 800b110:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b112:	3301      	adds	r3, #1
 800b114:	931d      	str	r3, [sp, #116]	; 0x74
 800b116:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800b344 <_strtod_l+0x5ac>
 800b11a:	f04f 0a00 	mov.w	sl, #0
 800b11e:	e67d      	b.n	800ae1c <_strtod_l+0x84>
 800b120:	4885      	ldr	r0, [pc, #532]	; (800b338 <_strtod_l+0x5a0>)
 800b122:	f003 f96d 	bl	800e400 <nan>
 800b126:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b12a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800b12e:	e675      	b.n	800ae1c <_strtod_l+0x84>
 800b130:	9b07      	ldr	r3, [sp, #28]
 800b132:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b134:	1af3      	subs	r3, r6, r3
 800b136:	2f00      	cmp	r7, #0
 800b138:	bf08      	it	eq
 800b13a:	462f      	moveq	r7, r5
 800b13c:	2d10      	cmp	r5, #16
 800b13e:	9308      	str	r3, [sp, #32]
 800b140:	46a8      	mov	r8, r5
 800b142:	bfa8      	it	ge
 800b144:	f04f 0810 	movge.w	r8, #16
 800b148:	f7f5 f9e4 	bl	8000514 <__aeabi_ui2d>
 800b14c:	2d09      	cmp	r5, #9
 800b14e:	4682      	mov	sl, r0
 800b150:	468b      	mov	fp, r1
 800b152:	dd13      	ble.n	800b17c <_strtod_l+0x3e4>
 800b154:	4b79      	ldr	r3, [pc, #484]	; (800b33c <_strtod_l+0x5a4>)
 800b156:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b15a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b15e:	f7f5 fa53 	bl	8000608 <__aeabi_dmul>
 800b162:	4682      	mov	sl, r0
 800b164:	4648      	mov	r0, r9
 800b166:	468b      	mov	fp, r1
 800b168:	f7f5 f9d4 	bl	8000514 <__aeabi_ui2d>
 800b16c:	4602      	mov	r2, r0
 800b16e:	460b      	mov	r3, r1
 800b170:	4650      	mov	r0, sl
 800b172:	4659      	mov	r1, fp
 800b174:	f7f5 f892 	bl	800029c <__adddf3>
 800b178:	4682      	mov	sl, r0
 800b17a:	468b      	mov	fp, r1
 800b17c:	2d0f      	cmp	r5, #15
 800b17e:	dc38      	bgt.n	800b1f2 <_strtod_l+0x45a>
 800b180:	9b08      	ldr	r3, [sp, #32]
 800b182:	2b00      	cmp	r3, #0
 800b184:	f43f ae4a 	beq.w	800ae1c <_strtod_l+0x84>
 800b188:	dd24      	ble.n	800b1d4 <_strtod_l+0x43c>
 800b18a:	2b16      	cmp	r3, #22
 800b18c:	dc0b      	bgt.n	800b1a6 <_strtod_l+0x40e>
 800b18e:	4d6b      	ldr	r5, [pc, #428]	; (800b33c <_strtod_l+0x5a4>)
 800b190:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800b194:	e9d5 0100 	ldrd	r0, r1, [r5]
 800b198:	4652      	mov	r2, sl
 800b19a:	465b      	mov	r3, fp
 800b19c:	f7f5 fa34 	bl	8000608 <__aeabi_dmul>
 800b1a0:	4682      	mov	sl, r0
 800b1a2:	468b      	mov	fp, r1
 800b1a4:	e63a      	b.n	800ae1c <_strtod_l+0x84>
 800b1a6:	9a08      	ldr	r2, [sp, #32]
 800b1a8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800b1ac:	4293      	cmp	r3, r2
 800b1ae:	db20      	blt.n	800b1f2 <_strtod_l+0x45a>
 800b1b0:	4c62      	ldr	r4, [pc, #392]	; (800b33c <_strtod_l+0x5a4>)
 800b1b2:	f1c5 050f 	rsb	r5, r5, #15
 800b1b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b1ba:	4652      	mov	r2, sl
 800b1bc:	465b      	mov	r3, fp
 800b1be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b1c2:	f7f5 fa21 	bl	8000608 <__aeabi_dmul>
 800b1c6:	9b08      	ldr	r3, [sp, #32]
 800b1c8:	1b5d      	subs	r5, r3, r5
 800b1ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b1ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b1d2:	e7e3      	b.n	800b19c <_strtod_l+0x404>
 800b1d4:	9b08      	ldr	r3, [sp, #32]
 800b1d6:	3316      	adds	r3, #22
 800b1d8:	db0b      	blt.n	800b1f2 <_strtod_l+0x45a>
 800b1da:	9b07      	ldr	r3, [sp, #28]
 800b1dc:	4a57      	ldr	r2, [pc, #348]	; (800b33c <_strtod_l+0x5a4>)
 800b1de:	1b9e      	subs	r6, r3, r6
 800b1e0:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800b1e4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b1e8:	4650      	mov	r0, sl
 800b1ea:	4659      	mov	r1, fp
 800b1ec:	f7f5 fb36 	bl	800085c <__aeabi_ddiv>
 800b1f0:	e7d6      	b.n	800b1a0 <_strtod_l+0x408>
 800b1f2:	9b08      	ldr	r3, [sp, #32]
 800b1f4:	eba5 0808 	sub.w	r8, r5, r8
 800b1f8:	4498      	add	r8, r3
 800b1fa:	f1b8 0f00 	cmp.w	r8, #0
 800b1fe:	dd71      	ble.n	800b2e4 <_strtod_l+0x54c>
 800b200:	f018 030f 	ands.w	r3, r8, #15
 800b204:	d00a      	beq.n	800b21c <_strtod_l+0x484>
 800b206:	494d      	ldr	r1, [pc, #308]	; (800b33c <_strtod_l+0x5a4>)
 800b208:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b20c:	4652      	mov	r2, sl
 800b20e:	465b      	mov	r3, fp
 800b210:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b214:	f7f5 f9f8 	bl	8000608 <__aeabi_dmul>
 800b218:	4682      	mov	sl, r0
 800b21a:	468b      	mov	fp, r1
 800b21c:	f038 080f 	bics.w	r8, r8, #15
 800b220:	d04d      	beq.n	800b2be <_strtod_l+0x526>
 800b222:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800b226:	dd22      	ble.n	800b26e <_strtod_l+0x4d6>
 800b228:	2500      	movs	r5, #0
 800b22a:	462e      	mov	r6, r5
 800b22c:	9509      	str	r5, [sp, #36]	; 0x24
 800b22e:	9507      	str	r5, [sp, #28]
 800b230:	2322      	movs	r3, #34	; 0x22
 800b232:	f8df b110 	ldr.w	fp, [pc, #272]	; 800b344 <_strtod_l+0x5ac>
 800b236:	6023      	str	r3, [r4, #0]
 800b238:	f04f 0a00 	mov.w	sl, #0
 800b23c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b23e:	2b00      	cmp	r3, #0
 800b240:	f43f adec 	beq.w	800ae1c <_strtod_l+0x84>
 800b244:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b246:	4620      	mov	r0, r4
 800b248:	f002 f8f0 	bl	800d42c <_Bfree>
 800b24c:	9907      	ldr	r1, [sp, #28]
 800b24e:	4620      	mov	r0, r4
 800b250:	f002 f8ec 	bl	800d42c <_Bfree>
 800b254:	4631      	mov	r1, r6
 800b256:	4620      	mov	r0, r4
 800b258:	f002 f8e8 	bl	800d42c <_Bfree>
 800b25c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b25e:	4620      	mov	r0, r4
 800b260:	f002 f8e4 	bl	800d42c <_Bfree>
 800b264:	4629      	mov	r1, r5
 800b266:	4620      	mov	r0, r4
 800b268:	f002 f8e0 	bl	800d42c <_Bfree>
 800b26c:	e5d6      	b.n	800ae1c <_strtod_l+0x84>
 800b26e:	2300      	movs	r3, #0
 800b270:	ea4f 1828 	mov.w	r8, r8, asr #4
 800b274:	4650      	mov	r0, sl
 800b276:	4659      	mov	r1, fp
 800b278:	4699      	mov	r9, r3
 800b27a:	f1b8 0f01 	cmp.w	r8, #1
 800b27e:	dc21      	bgt.n	800b2c4 <_strtod_l+0x52c>
 800b280:	b10b      	cbz	r3, 800b286 <_strtod_l+0x4ee>
 800b282:	4682      	mov	sl, r0
 800b284:	468b      	mov	fp, r1
 800b286:	4b2e      	ldr	r3, [pc, #184]	; (800b340 <_strtod_l+0x5a8>)
 800b288:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800b28c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800b290:	4652      	mov	r2, sl
 800b292:	465b      	mov	r3, fp
 800b294:	e9d9 0100 	ldrd	r0, r1, [r9]
 800b298:	f7f5 f9b6 	bl	8000608 <__aeabi_dmul>
 800b29c:	4b29      	ldr	r3, [pc, #164]	; (800b344 <_strtod_l+0x5ac>)
 800b29e:	460a      	mov	r2, r1
 800b2a0:	400b      	ands	r3, r1
 800b2a2:	4929      	ldr	r1, [pc, #164]	; (800b348 <_strtod_l+0x5b0>)
 800b2a4:	428b      	cmp	r3, r1
 800b2a6:	4682      	mov	sl, r0
 800b2a8:	d8be      	bhi.n	800b228 <_strtod_l+0x490>
 800b2aa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b2ae:	428b      	cmp	r3, r1
 800b2b0:	bf86      	itte	hi
 800b2b2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800b34c <_strtod_l+0x5b4>
 800b2b6:	f04f 3aff 	movhi.w	sl, #4294967295
 800b2ba:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800b2be:	2300      	movs	r3, #0
 800b2c0:	9304      	str	r3, [sp, #16]
 800b2c2:	e081      	b.n	800b3c8 <_strtod_l+0x630>
 800b2c4:	f018 0f01 	tst.w	r8, #1
 800b2c8:	d007      	beq.n	800b2da <_strtod_l+0x542>
 800b2ca:	4b1d      	ldr	r3, [pc, #116]	; (800b340 <_strtod_l+0x5a8>)
 800b2cc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800b2d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2d4:	f7f5 f998 	bl	8000608 <__aeabi_dmul>
 800b2d8:	2301      	movs	r3, #1
 800b2da:	f109 0901 	add.w	r9, r9, #1
 800b2de:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b2e2:	e7ca      	b.n	800b27a <_strtod_l+0x4e2>
 800b2e4:	d0eb      	beq.n	800b2be <_strtod_l+0x526>
 800b2e6:	f1c8 0800 	rsb	r8, r8, #0
 800b2ea:	f018 020f 	ands.w	r2, r8, #15
 800b2ee:	d00a      	beq.n	800b306 <_strtod_l+0x56e>
 800b2f0:	4b12      	ldr	r3, [pc, #72]	; (800b33c <_strtod_l+0x5a4>)
 800b2f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b2f6:	4650      	mov	r0, sl
 800b2f8:	4659      	mov	r1, fp
 800b2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2fe:	f7f5 faad 	bl	800085c <__aeabi_ddiv>
 800b302:	4682      	mov	sl, r0
 800b304:	468b      	mov	fp, r1
 800b306:	ea5f 1828 	movs.w	r8, r8, asr #4
 800b30a:	d0d8      	beq.n	800b2be <_strtod_l+0x526>
 800b30c:	f1b8 0f1f 	cmp.w	r8, #31
 800b310:	dd1e      	ble.n	800b350 <_strtod_l+0x5b8>
 800b312:	2500      	movs	r5, #0
 800b314:	462e      	mov	r6, r5
 800b316:	9509      	str	r5, [sp, #36]	; 0x24
 800b318:	9507      	str	r5, [sp, #28]
 800b31a:	2322      	movs	r3, #34	; 0x22
 800b31c:	f04f 0a00 	mov.w	sl, #0
 800b320:	f04f 0b00 	mov.w	fp, #0
 800b324:	6023      	str	r3, [r4, #0]
 800b326:	e789      	b.n	800b23c <_strtod_l+0x4a4>
 800b328:	0800f2d9 	.word	0x0800f2d9
 800b32c:	0800f314 	.word	0x0800f314
 800b330:	0800f2d1 	.word	0x0800f2d1
 800b334:	0800f353 	.word	0x0800f353
 800b338:	0800f670 	.word	0x0800f670
 800b33c:	0800f550 	.word	0x0800f550
 800b340:	0800f528 	.word	0x0800f528
 800b344:	7ff00000 	.word	0x7ff00000
 800b348:	7ca00000 	.word	0x7ca00000
 800b34c:	7fefffff 	.word	0x7fefffff
 800b350:	f018 0310 	ands.w	r3, r8, #16
 800b354:	bf18      	it	ne
 800b356:	236a      	movne	r3, #106	; 0x6a
 800b358:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800b710 <_strtod_l+0x978>
 800b35c:	9304      	str	r3, [sp, #16]
 800b35e:	4650      	mov	r0, sl
 800b360:	4659      	mov	r1, fp
 800b362:	2300      	movs	r3, #0
 800b364:	f018 0f01 	tst.w	r8, #1
 800b368:	d004      	beq.n	800b374 <_strtod_l+0x5dc>
 800b36a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b36e:	f7f5 f94b 	bl	8000608 <__aeabi_dmul>
 800b372:	2301      	movs	r3, #1
 800b374:	ea5f 0868 	movs.w	r8, r8, asr #1
 800b378:	f109 0908 	add.w	r9, r9, #8
 800b37c:	d1f2      	bne.n	800b364 <_strtod_l+0x5cc>
 800b37e:	b10b      	cbz	r3, 800b384 <_strtod_l+0x5ec>
 800b380:	4682      	mov	sl, r0
 800b382:	468b      	mov	fp, r1
 800b384:	9b04      	ldr	r3, [sp, #16]
 800b386:	b1bb      	cbz	r3, 800b3b8 <_strtod_l+0x620>
 800b388:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800b38c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b390:	2b00      	cmp	r3, #0
 800b392:	4659      	mov	r1, fp
 800b394:	dd10      	ble.n	800b3b8 <_strtod_l+0x620>
 800b396:	2b1f      	cmp	r3, #31
 800b398:	f340 8128 	ble.w	800b5ec <_strtod_l+0x854>
 800b39c:	2b34      	cmp	r3, #52	; 0x34
 800b39e:	bfde      	ittt	le
 800b3a0:	3b20      	suble	r3, #32
 800b3a2:	f04f 32ff 	movle.w	r2, #4294967295
 800b3a6:	fa02 f303 	lslle.w	r3, r2, r3
 800b3aa:	f04f 0a00 	mov.w	sl, #0
 800b3ae:	bfcc      	ite	gt
 800b3b0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b3b4:	ea03 0b01 	andle.w	fp, r3, r1
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	4650      	mov	r0, sl
 800b3be:	4659      	mov	r1, fp
 800b3c0:	f7f5 fb8a 	bl	8000ad8 <__aeabi_dcmpeq>
 800b3c4:	2800      	cmp	r0, #0
 800b3c6:	d1a4      	bne.n	800b312 <_strtod_l+0x57a>
 800b3c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3ca:	9300      	str	r3, [sp, #0]
 800b3cc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b3ce:	462b      	mov	r3, r5
 800b3d0:	463a      	mov	r2, r7
 800b3d2:	4620      	mov	r0, r4
 800b3d4:	f002 f896 	bl	800d504 <__s2b>
 800b3d8:	9009      	str	r0, [sp, #36]	; 0x24
 800b3da:	2800      	cmp	r0, #0
 800b3dc:	f43f af24 	beq.w	800b228 <_strtod_l+0x490>
 800b3e0:	9b07      	ldr	r3, [sp, #28]
 800b3e2:	1b9e      	subs	r6, r3, r6
 800b3e4:	9b08      	ldr	r3, [sp, #32]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	bfb4      	ite	lt
 800b3ea:	4633      	movlt	r3, r6
 800b3ec:	2300      	movge	r3, #0
 800b3ee:	9310      	str	r3, [sp, #64]	; 0x40
 800b3f0:	9b08      	ldr	r3, [sp, #32]
 800b3f2:	2500      	movs	r5, #0
 800b3f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b3f8:	9318      	str	r3, [sp, #96]	; 0x60
 800b3fa:	462e      	mov	r6, r5
 800b3fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3fe:	4620      	mov	r0, r4
 800b400:	6859      	ldr	r1, [r3, #4]
 800b402:	f001 ffd3 	bl	800d3ac <_Balloc>
 800b406:	9007      	str	r0, [sp, #28]
 800b408:	2800      	cmp	r0, #0
 800b40a:	f43f af11 	beq.w	800b230 <_strtod_l+0x498>
 800b40e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b410:	691a      	ldr	r2, [r3, #16]
 800b412:	3202      	adds	r2, #2
 800b414:	f103 010c 	add.w	r1, r3, #12
 800b418:	0092      	lsls	r2, r2, #2
 800b41a:	300c      	adds	r0, #12
 800b41c:	f001 ffb8 	bl	800d390 <memcpy>
 800b420:	ec4b ab10 	vmov	d0, sl, fp
 800b424:	aa20      	add	r2, sp, #128	; 0x80
 800b426:	a91f      	add	r1, sp, #124	; 0x7c
 800b428:	4620      	mov	r0, r4
 800b42a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800b42e:	f002 fba5 	bl	800db7c <__d2b>
 800b432:	901e      	str	r0, [sp, #120]	; 0x78
 800b434:	2800      	cmp	r0, #0
 800b436:	f43f aefb 	beq.w	800b230 <_strtod_l+0x498>
 800b43a:	2101      	movs	r1, #1
 800b43c:	4620      	mov	r0, r4
 800b43e:	f002 f8fb 	bl	800d638 <__i2b>
 800b442:	4606      	mov	r6, r0
 800b444:	2800      	cmp	r0, #0
 800b446:	f43f aef3 	beq.w	800b230 <_strtod_l+0x498>
 800b44a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b44c:	9904      	ldr	r1, [sp, #16]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	bfab      	itete	ge
 800b452:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800b454:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800b456:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800b458:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800b45c:	bfac      	ite	ge
 800b45e:	eb03 0902 	addge.w	r9, r3, r2
 800b462:	1ad7      	sublt	r7, r2, r3
 800b464:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b466:	eba3 0801 	sub.w	r8, r3, r1
 800b46a:	4490      	add	r8, r2
 800b46c:	4ba3      	ldr	r3, [pc, #652]	; (800b6fc <_strtod_l+0x964>)
 800b46e:	f108 38ff 	add.w	r8, r8, #4294967295
 800b472:	4598      	cmp	r8, r3
 800b474:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b478:	f280 80cc 	bge.w	800b614 <_strtod_l+0x87c>
 800b47c:	eba3 0308 	sub.w	r3, r3, r8
 800b480:	2b1f      	cmp	r3, #31
 800b482:	eba2 0203 	sub.w	r2, r2, r3
 800b486:	f04f 0101 	mov.w	r1, #1
 800b48a:	f300 80b6 	bgt.w	800b5fa <_strtod_l+0x862>
 800b48e:	fa01 f303 	lsl.w	r3, r1, r3
 800b492:	9311      	str	r3, [sp, #68]	; 0x44
 800b494:	2300      	movs	r3, #0
 800b496:	930c      	str	r3, [sp, #48]	; 0x30
 800b498:	eb09 0802 	add.w	r8, r9, r2
 800b49c:	9b04      	ldr	r3, [sp, #16]
 800b49e:	45c1      	cmp	r9, r8
 800b4a0:	4417      	add	r7, r2
 800b4a2:	441f      	add	r7, r3
 800b4a4:	464b      	mov	r3, r9
 800b4a6:	bfa8      	it	ge
 800b4a8:	4643      	movge	r3, r8
 800b4aa:	42bb      	cmp	r3, r7
 800b4ac:	bfa8      	it	ge
 800b4ae:	463b      	movge	r3, r7
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	bfc2      	ittt	gt
 800b4b4:	eba8 0803 	subgt.w	r8, r8, r3
 800b4b8:	1aff      	subgt	r7, r7, r3
 800b4ba:	eba9 0903 	subgt.w	r9, r9, r3
 800b4be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	dd17      	ble.n	800b4f4 <_strtod_l+0x75c>
 800b4c4:	4631      	mov	r1, r6
 800b4c6:	461a      	mov	r2, r3
 800b4c8:	4620      	mov	r0, r4
 800b4ca:	f002 f971 	bl	800d7b0 <__pow5mult>
 800b4ce:	4606      	mov	r6, r0
 800b4d0:	2800      	cmp	r0, #0
 800b4d2:	f43f aead 	beq.w	800b230 <_strtod_l+0x498>
 800b4d6:	4601      	mov	r1, r0
 800b4d8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b4da:	4620      	mov	r0, r4
 800b4dc:	f002 f8c2 	bl	800d664 <__multiply>
 800b4e0:	900f      	str	r0, [sp, #60]	; 0x3c
 800b4e2:	2800      	cmp	r0, #0
 800b4e4:	f43f aea4 	beq.w	800b230 <_strtod_l+0x498>
 800b4e8:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b4ea:	4620      	mov	r0, r4
 800b4ec:	f001 ff9e 	bl	800d42c <_Bfree>
 800b4f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b4f2:	931e      	str	r3, [sp, #120]	; 0x78
 800b4f4:	f1b8 0f00 	cmp.w	r8, #0
 800b4f8:	f300 8091 	bgt.w	800b61e <_strtod_l+0x886>
 800b4fc:	9b08      	ldr	r3, [sp, #32]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	dd08      	ble.n	800b514 <_strtod_l+0x77c>
 800b502:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b504:	9907      	ldr	r1, [sp, #28]
 800b506:	4620      	mov	r0, r4
 800b508:	f002 f952 	bl	800d7b0 <__pow5mult>
 800b50c:	9007      	str	r0, [sp, #28]
 800b50e:	2800      	cmp	r0, #0
 800b510:	f43f ae8e 	beq.w	800b230 <_strtod_l+0x498>
 800b514:	2f00      	cmp	r7, #0
 800b516:	dd08      	ble.n	800b52a <_strtod_l+0x792>
 800b518:	9907      	ldr	r1, [sp, #28]
 800b51a:	463a      	mov	r2, r7
 800b51c:	4620      	mov	r0, r4
 800b51e:	f002 f9a1 	bl	800d864 <__lshift>
 800b522:	9007      	str	r0, [sp, #28]
 800b524:	2800      	cmp	r0, #0
 800b526:	f43f ae83 	beq.w	800b230 <_strtod_l+0x498>
 800b52a:	f1b9 0f00 	cmp.w	r9, #0
 800b52e:	dd08      	ble.n	800b542 <_strtod_l+0x7aa>
 800b530:	4631      	mov	r1, r6
 800b532:	464a      	mov	r2, r9
 800b534:	4620      	mov	r0, r4
 800b536:	f002 f995 	bl	800d864 <__lshift>
 800b53a:	4606      	mov	r6, r0
 800b53c:	2800      	cmp	r0, #0
 800b53e:	f43f ae77 	beq.w	800b230 <_strtod_l+0x498>
 800b542:	9a07      	ldr	r2, [sp, #28]
 800b544:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b546:	4620      	mov	r0, r4
 800b548:	f002 fa14 	bl	800d974 <__mdiff>
 800b54c:	4605      	mov	r5, r0
 800b54e:	2800      	cmp	r0, #0
 800b550:	f43f ae6e 	beq.w	800b230 <_strtod_l+0x498>
 800b554:	68c3      	ldr	r3, [r0, #12]
 800b556:	930f      	str	r3, [sp, #60]	; 0x3c
 800b558:	2300      	movs	r3, #0
 800b55a:	60c3      	str	r3, [r0, #12]
 800b55c:	4631      	mov	r1, r6
 800b55e:	f002 f9ed 	bl	800d93c <__mcmp>
 800b562:	2800      	cmp	r0, #0
 800b564:	da65      	bge.n	800b632 <_strtod_l+0x89a>
 800b566:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b568:	ea53 030a 	orrs.w	r3, r3, sl
 800b56c:	f040 8087 	bne.w	800b67e <_strtod_l+0x8e6>
 800b570:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b574:	2b00      	cmp	r3, #0
 800b576:	f040 8082 	bne.w	800b67e <_strtod_l+0x8e6>
 800b57a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b57e:	0d1b      	lsrs	r3, r3, #20
 800b580:	051b      	lsls	r3, r3, #20
 800b582:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b586:	d97a      	bls.n	800b67e <_strtod_l+0x8e6>
 800b588:	696b      	ldr	r3, [r5, #20]
 800b58a:	b913      	cbnz	r3, 800b592 <_strtod_l+0x7fa>
 800b58c:	692b      	ldr	r3, [r5, #16]
 800b58e:	2b01      	cmp	r3, #1
 800b590:	dd75      	ble.n	800b67e <_strtod_l+0x8e6>
 800b592:	4629      	mov	r1, r5
 800b594:	2201      	movs	r2, #1
 800b596:	4620      	mov	r0, r4
 800b598:	f002 f964 	bl	800d864 <__lshift>
 800b59c:	4631      	mov	r1, r6
 800b59e:	4605      	mov	r5, r0
 800b5a0:	f002 f9cc 	bl	800d93c <__mcmp>
 800b5a4:	2800      	cmp	r0, #0
 800b5a6:	dd6a      	ble.n	800b67e <_strtod_l+0x8e6>
 800b5a8:	9904      	ldr	r1, [sp, #16]
 800b5aa:	4a55      	ldr	r2, [pc, #340]	; (800b700 <_strtod_l+0x968>)
 800b5ac:	465b      	mov	r3, fp
 800b5ae:	2900      	cmp	r1, #0
 800b5b0:	f000 8085 	beq.w	800b6be <_strtod_l+0x926>
 800b5b4:	ea02 010b 	and.w	r1, r2, fp
 800b5b8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b5bc:	dc7f      	bgt.n	800b6be <_strtod_l+0x926>
 800b5be:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b5c2:	f77f aeaa 	ble.w	800b31a <_strtod_l+0x582>
 800b5c6:	4a4f      	ldr	r2, [pc, #316]	; (800b704 <_strtod_l+0x96c>)
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800b5ce:	4650      	mov	r0, sl
 800b5d0:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800b5d4:	4659      	mov	r1, fp
 800b5d6:	f7f5 f817 	bl	8000608 <__aeabi_dmul>
 800b5da:	460b      	mov	r3, r1
 800b5dc:	4303      	orrs	r3, r0
 800b5de:	bf08      	it	eq
 800b5e0:	2322      	moveq	r3, #34	; 0x22
 800b5e2:	4682      	mov	sl, r0
 800b5e4:	468b      	mov	fp, r1
 800b5e6:	bf08      	it	eq
 800b5e8:	6023      	streq	r3, [r4, #0]
 800b5ea:	e62b      	b.n	800b244 <_strtod_l+0x4ac>
 800b5ec:	f04f 32ff 	mov.w	r2, #4294967295
 800b5f0:	fa02 f303 	lsl.w	r3, r2, r3
 800b5f4:	ea03 0a0a 	and.w	sl, r3, sl
 800b5f8:	e6de      	b.n	800b3b8 <_strtod_l+0x620>
 800b5fa:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800b5fe:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800b602:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800b606:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800b60a:	fa01 f308 	lsl.w	r3, r1, r8
 800b60e:	930c      	str	r3, [sp, #48]	; 0x30
 800b610:	9111      	str	r1, [sp, #68]	; 0x44
 800b612:	e741      	b.n	800b498 <_strtod_l+0x700>
 800b614:	2300      	movs	r3, #0
 800b616:	930c      	str	r3, [sp, #48]	; 0x30
 800b618:	2301      	movs	r3, #1
 800b61a:	9311      	str	r3, [sp, #68]	; 0x44
 800b61c:	e73c      	b.n	800b498 <_strtod_l+0x700>
 800b61e:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b620:	4642      	mov	r2, r8
 800b622:	4620      	mov	r0, r4
 800b624:	f002 f91e 	bl	800d864 <__lshift>
 800b628:	901e      	str	r0, [sp, #120]	; 0x78
 800b62a:	2800      	cmp	r0, #0
 800b62c:	f47f af66 	bne.w	800b4fc <_strtod_l+0x764>
 800b630:	e5fe      	b.n	800b230 <_strtod_l+0x498>
 800b632:	465f      	mov	r7, fp
 800b634:	d16e      	bne.n	800b714 <_strtod_l+0x97c>
 800b636:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b638:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b63c:	b342      	cbz	r2, 800b690 <_strtod_l+0x8f8>
 800b63e:	4a32      	ldr	r2, [pc, #200]	; (800b708 <_strtod_l+0x970>)
 800b640:	4293      	cmp	r3, r2
 800b642:	d128      	bne.n	800b696 <_strtod_l+0x8fe>
 800b644:	9b04      	ldr	r3, [sp, #16]
 800b646:	4650      	mov	r0, sl
 800b648:	b1eb      	cbz	r3, 800b686 <_strtod_l+0x8ee>
 800b64a:	4a2d      	ldr	r2, [pc, #180]	; (800b700 <_strtod_l+0x968>)
 800b64c:	403a      	ands	r2, r7
 800b64e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800b652:	f04f 31ff 	mov.w	r1, #4294967295
 800b656:	d819      	bhi.n	800b68c <_strtod_l+0x8f4>
 800b658:	0d12      	lsrs	r2, r2, #20
 800b65a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b65e:	fa01 f303 	lsl.w	r3, r1, r3
 800b662:	4298      	cmp	r0, r3
 800b664:	d117      	bne.n	800b696 <_strtod_l+0x8fe>
 800b666:	4b29      	ldr	r3, [pc, #164]	; (800b70c <_strtod_l+0x974>)
 800b668:	429f      	cmp	r7, r3
 800b66a:	d102      	bne.n	800b672 <_strtod_l+0x8da>
 800b66c:	3001      	adds	r0, #1
 800b66e:	f43f addf 	beq.w	800b230 <_strtod_l+0x498>
 800b672:	4b23      	ldr	r3, [pc, #140]	; (800b700 <_strtod_l+0x968>)
 800b674:	403b      	ands	r3, r7
 800b676:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800b67a:	f04f 0a00 	mov.w	sl, #0
 800b67e:	9b04      	ldr	r3, [sp, #16]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d1a0      	bne.n	800b5c6 <_strtod_l+0x82e>
 800b684:	e5de      	b.n	800b244 <_strtod_l+0x4ac>
 800b686:	f04f 33ff 	mov.w	r3, #4294967295
 800b68a:	e7ea      	b.n	800b662 <_strtod_l+0x8ca>
 800b68c:	460b      	mov	r3, r1
 800b68e:	e7e8      	b.n	800b662 <_strtod_l+0x8ca>
 800b690:	ea53 030a 	orrs.w	r3, r3, sl
 800b694:	d088      	beq.n	800b5a8 <_strtod_l+0x810>
 800b696:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b698:	b1db      	cbz	r3, 800b6d2 <_strtod_l+0x93a>
 800b69a:	423b      	tst	r3, r7
 800b69c:	d0ef      	beq.n	800b67e <_strtod_l+0x8e6>
 800b69e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b6a0:	9a04      	ldr	r2, [sp, #16]
 800b6a2:	4650      	mov	r0, sl
 800b6a4:	4659      	mov	r1, fp
 800b6a6:	b1c3      	cbz	r3, 800b6da <_strtod_l+0x942>
 800b6a8:	f7ff fb57 	bl	800ad5a <sulp>
 800b6ac:	4602      	mov	r2, r0
 800b6ae:	460b      	mov	r3, r1
 800b6b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b6b4:	f7f4 fdf2 	bl	800029c <__adddf3>
 800b6b8:	4682      	mov	sl, r0
 800b6ba:	468b      	mov	fp, r1
 800b6bc:	e7df      	b.n	800b67e <_strtod_l+0x8e6>
 800b6be:	4013      	ands	r3, r2
 800b6c0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b6c4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b6c8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b6cc:	f04f 3aff 	mov.w	sl, #4294967295
 800b6d0:	e7d5      	b.n	800b67e <_strtod_l+0x8e6>
 800b6d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b6d4:	ea13 0f0a 	tst.w	r3, sl
 800b6d8:	e7e0      	b.n	800b69c <_strtod_l+0x904>
 800b6da:	f7ff fb3e 	bl	800ad5a <sulp>
 800b6de:	4602      	mov	r2, r0
 800b6e0:	460b      	mov	r3, r1
 800b6e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800b6e6:	f7f4 fdd7 	bl	8000298 <__aeabi_dsub>
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	4682      	mov	sl, r0
 800b6f0:	468b      	mov	fp, r1
 800b6f2:	f7f5 f9f1 	bl	8000ad8 <__aeabi_dcmpeq>
 800b6f6:	2800      	cmp	r0, #0
 800b6f8:	d0c1      	beq.n	800b67e <_strtod_l+0x8e6>
 800b6fa:	e60e      	b.n	800b31a <_strtod_l+0x582>
 800b6fc:	fffffc02 	.word	0xfffffc02
 800b700:	7ff00000 	.word	0x7ff00000
 800b704:	39500000 	.word	0x39500000
 800b708:	000fffff 	.word	0x000fffff
 800b70c:	7fefffff 	.word	0x7fefffff
 800b710:	0800f328 	.word	0x0800f328
 800b714:	4631      	mov	r1, r6
 800b716:	4628      	mov	r0, r5
 800b718:	f002 fa8c 	bl	800dc34 <__ratio>
 800b71c:	ec59 8b10 	vmov	r8, r9, d0
 800b720:	ee10 0a10 	vmov	r0, s0
 800b724:	2200      	movs	r2, #0
 800b726:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b72a:	4649      	mov	r1, r9
 800b72c:	f7f5 f9e8 	bl	8000b00 <__aeabi_dcmple>
 800b730:	2800      	cmp	r0, #0
 800b732:	d07c      	beq.n	800b82e <_strtod_l+0xa96>
 800b734:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b736:	2b00      	cmp	r3, #0
 800b738:	d04c      	beq.n	800b7d4 <_strtod_l+0xa3c>
 800b73a:	4b95      	ldr	r3, [pc, #596]	; (800b990 <_strtod_l+0xbf8>)
 800b73c:	2200      	movs	r2, #0
 800b73e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b742:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800b990 <_strtod_l+0xbf8>
 800b746:	f04f 0800 	mov.w	r8, #0
 800b74a:	4b92      	ldr	r3, [pc, #584]	; (800b994 <_strtod_l+0xbfc>)
 800b74c:	403b      	ands	r3, r7
 800b74e:	9311      	str	r3, [sp, #68]	; 0x44
 800b750:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b752:	4b91      	ldr	r3, [pc, #580]	; (800b998 <_strtod_l+0xc00>)
 800b754:	429a      	cmp	r2, r3
 800b756:	f040 80b2 	bne.w	800b8be <_strtod_l+0xb26>
 800b75a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b75e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b762:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800b766:	ec4b ab10 	vmov	d0, sl, fp
 800b76a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800b76e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b772:	f002 f987 	bl	800da84 <__ulp>
 800b776:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b77a:	ec53 2b10 	vmov	r2, r3, d0
 800b77e:	f7f4 ff43 	bl	8000608 <__aeabi_dmul>
 800b782:	4652      	mov	r2, sl
 800b784:	465b      	mov	r3, fp
 800b786:	f7f4 fd89 	bl	800029c <__adddf3>
 800b78a:	460b      	mov	r3, r1
 800b78c:	4981      	ldr	r1, [pc, #516]	; (800b994 <_strtod_l+0xbfc>)
 800b78e:	4a83      	ldr	r2, [pc, #524]	; (800b99c <_strtod_l+0xc04>)
 800b790:	4019      	ands	r1, r3
 800b792:	4291      	cmp	r1, r2
 800b794:	4682      	mov	sl, r0
 800b796:	d95e      	bls.n	800b856 <_strtod_l+0xabe>
 800b798:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b79a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b79e:	4293      	cmp	r3, r2
 800b7a0:	d103      	bne.n	800b7aa <_strtod_l+0xa12>
 800b7a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7a4:	3301      	adds	r3, #1
 800b7a6:	f43f ad43 	beq.w	800b230 <_strtod_l+0x498>
 800b7aa:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800b9a8 <_strtod_l+0xc10>
 800b7ae:	f04f 3aff 	mov.w	sl, #4294967295
 800b7b2:	991e      	ldr	r1, [sp, #120]	; 0x78
 800b7b4:	4620      	mov	r0, r4
 800b7b6:	f001 fe39 	bl	800d42c <_Bfree>
 800b7ba:	9907      	ldr	r1, [sp, #28]
 800b7bc:	4620      	mov	r0, r4
 800b7be:	f001 fe35 	bl	800d42c <_Bfree>
 800b7c2:	4631      	mov	r1, r6
 800b7c4:	4620      	mov	r0, r4
 800b7c6:	f001 fe31 	bl	800d42c <_Bfree>
 800b7ca:	4629      	mov	r1, r5
 800b7cc:	4620      	mov	r0, r4
 800b7ce:	f001 fe2d 	bl	800d42c <_Bfree>
 800b7d2:	e613      	b.n	800b3fc <_strtod_l+0x664>
 800b7d4:	f1ba 0f00 	cmp.w	sl, #0
 800b7d8:	d11b      	bne.n	800b812 <_strtod_l+0xa7a>
 800b7da:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b7de:	b9f3      	cbnz	r3, 800b81e <_strtod_l+0xa86>
 800b7e0:	4b6b      	ldr	r3, [pc, #428]	; (800b990 <_strtod_l+0xbf8>)
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	4640      	mov	r0, r8
 800b7e6:	4649      	mov	r1, r9
 800b7e8:	f7f5 f980 	bl	8000aec <__aeabi_dcmplt>
 800b7ec:	b9d0      	cbnz	r0, 800b824 <_strtod_l+0xa8c>
 800b7ee:	4640      	mov	r0, r8
 800b7f0:	4649      	mov	r1, r9
 800b7f2:	4b6b      	ldr	r3, [pc, #428]	; (800b9a0 <_strtod_l+0xc08>)
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	f7f4 ff07 	bl	8000608 <__aeabi_dmul>
 800b7fa:	4680      	mov	r8, r0
 800b7fc:	4689      	mov	r9, r1
 800b7fe:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b802:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800b806:	931b      	str	r3, [sp, #108]	; 0x6c
 800b808:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800b80c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b810:	e79b      	b.n	800b74a <_strtod_l+0x9b2>
 800b812:	f1ba 0f01 	cmp.w	sl, #1
 800b816:	d102      	bne.n	800b81e <_strtod_l+0xa86>
 800b818:	2f00      	cmp	r7, #0
 800b81a:	f43f ad7e 	beq.w	800b31a <_strtod_l+0x582>
 800b81e:	4b61      	ldr	r3, [pc, #388]	; (800b9a4 <_strtod_l+0xc0c>)
 800b820:	2200      	movs	r2, #0
 800b822:	e78c      	b.n	800b73e <_strtod_l+0x9a6>
 800b824:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b9a0 <_strtod_l+0xc08>
 800b828:	f04f 0800 	mov.w	r8, #0
 800b82c:	e7e7      	b.n	800b7fe <_strtod_l+0xa66>
 800b82e:	4b5c      	ldr	r3, [pc, #368]	; (800b9a0 <_strtod_l+0xc08>)
 800b830:	4640      	mov	r0, r8
 800b832:	4649      	mov	r1, r9
 800b834:	2200      	movs	r2, #0
 800b836:	f7f4 fee7 	bl	8000608 <__aeabi_dmul>
 800b83a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b83c:	4680      	mov	r8, r0
 800b83e:	4689      	mov	r9, r1
 800b840:	b933      	cbnz	r3, 800b850 <_strtod_l+0xab8>
 800b842:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b846:	9012      	str	r0, [sp, #72]	; 0x48
 800b848:	9313      	str	r3, [sp, #76]	; 0x4c
 800b84a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800b84e:	e7dd      	b.n	800b80c <_strtod_l+0xa74>
 800b850:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800b854:	e7f9      	b.n	800b84a <_strtod_l+0xab2>
 800b856:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b85a:	9b04      	ldr	r3, [sp, #16]
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d1a8      	bne.n	800b7b2 <_strtod_l+0xa1a>
 800b860:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b864:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b866:	0d1b      	lsrs	r3, r3, #20
 800b868:	051b      	lsls	r3, r3, #20
 800b86a:	429a      	cmp	r2, r3
 800b86c:	d1a1      	bne.n	800b7b2 <_strtod_l+0xa1a>
 800b86e:	4640      	mov	r0, r8
 800b870:	4649      	mov	r1, r9
 800b872:	f7f5 f9d9 	bl	8000c28 <__aeabi_d2lz>
 800b876:	f7f4 fe99 	bl	80005ac <__aeabi_l2d>
 800b87a:	4602      	mov	r2, r0
 800b87c:	460b      	mov	r3, r1
 800b87e:	4640      	mov	r0, r8
 800b880:	4649      	mov	r1, r9
 800b882:	f7f4 fd09 	bl	8000298 <__aeabi_dsub>
 800b886:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b888:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b88c:	ea43 030a 	orr.w	r3, r3, sl
 800b890:	4313      	orrs	r3, r2
 800b892:	4680      	mov	r8, r0
 800b894:	4689      	mov	r9, r1
 800b896:	d053      	beq.n	800b940 <_strtod_l+0xba8>
 800b898:	a335      	add	r3, pc, #212	; (adr r3, 800b970 <_strtod_l+0xbd8>)
 800b89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b89e:	f7f5 f925 	bl	8000aec <__aeabi_dcmplt>
 800b8a2:	2800      	cmp	r0, #0
 800b8a4:	f47f acce 	bne.w	800b244 <_strtod_l+0x4ac>
 800b8a8:	a333      	add	r3, pc, #204	; (adr r3, 800b978 <_strtod_l+0xbe0>)
 800b8aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8ae:	4640      	mov	r0, r8
 800b8b0:	4649      	mov	r1, r9
 800b8b2:	f7f5 f939 	bl	8000b28 <__aeabi_dcmpgt>
 800b8b6:	2800      	cmp	r0, #0
 800b8b8:	f43f af7b 	beq.w	800b7b2 <_strtod_l+0xa1a>
 800b8bc:	e4c2      	b.n	800b244 <_strtod_l+0x4ac>
 800b8be:	9b04      	ldr	r3, [sp, #16]
 800b8c0:	b333      	cbz	r3, 800b910 <_strtod_l+0xb78>
 800b8c2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b8c4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b8c8:	d822      	bhi.n	800b910 <_strtod_l+0xb78>
 800b8ca:	a32d      	add	r3, pc, #180	; (adr r3, 800b980 <_strtod_l+0xbe8>)
 800b8cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d0:	4640      	mov	r0, r8
 800b8d2:	4649      	mov	r1, r9
 800b8d4:	f7f5 f914 	bl	8000b00 <__aeabi_dcmple>
 800b8d8:	b1a0      	cbz	r0, 800b904 <_strtod_l+0xb6c>
 800b8da:	4649      	mov	r1, r9
 800b8dc:	4640      	mov	r0, r8
 800b8de:	f7f5 f96b 	bl	8000bb8 <__aeabi_d2uiz>
 800b8e2:	2801      	cmp	r0, #1
 800b8e4:	bf38      	it	cc
 800b8e6:	2001      	movcc	r0, #1
 800b8e8:	f7f4 fe14 	bl	8000514 <__aeabi_ui2d>
 800b8ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b8ee:	4680      	mov	r8, r0
 800b8f0:	4689      	mov	r9, r1
 800b8f2:	bb13      	cbnz	r3, 800b93a <_strtod_l+0xba2>
 800b8f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b8f8:	9014      	str	r0, [sp, #80]	; 0x50
 800b8fa:	9315      	str	r3, [sp, #84]	; 0x54
 800b8fc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b900:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b904:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b906:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b908:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b90c:	1a9b      	subs	r3, r3, r2
 800b90e:	930d      	str	r3, [sp, #52]	; 0x34
 800b910:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b914:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800b918:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800b91c:	f002 f8b2 	bl	800da84 <__ulp>
 800b920:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b924:	ec53 2b10 	vmov	r2, r3, d0
 800b928:	f7f4 fe6e 	bl	8000608 <__aeabi_dmul>
 800b92c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800b930:	f7f4 fcb4 	bl	800029c <__adddf3>
 800b934:	4682      	mov	sl, r0
 800b936:	468b      	mov	fp, r1
 800b938:	e78f      	b.n	800b85a <_strtod_l+0xac2>
 800b93a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800b93e:	e7dd      	b.n	800b8fc <_strtod_l+0xb64>
 800b940:	a311      	add	r3, pc, #68	; (adr r3, 800b988 <_strtod_l+0xbf0>)
 800b942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b946:	f7f5 f8d1 	bl	8000aec <__aeabi_dcmplt>
 800b94a:	e7b4      	b.n	800b8b6 <_strtod_l+0xb1e>
 800b94c:	2300      	movs	r3, #0
 800b94e:	930e      	str	r3, [sp, #56]	; 0x38
 800b950:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b952:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b954:	6013      	str	r3, [r2, #0]
 800b956:	f7ff ba65 	b.w	800ae24 <_strtod_l+0x8c>
 800b95a:	2b65      	cmp	r3, #101	; 0x65
 800b95c:	f43f ab5d 	beq.w	800b01a <_strtod_l+0x282>
 800b960:	2b45      	cmp	r3, #69	; 0x45
 800b962:	f43f ab5a 	beq.w	800b01a <_strtod_l+0x282>
 800b966:	2201      	movs	r2, #1
 800b968:	f7ff bb92 	b.w	800b090 <_strtod_l+0x2f8>
 800b96c:	f3af 8000 	nop.w
 800b970:	94a03595 	.word	0x94a03595
 800b974:	3fdfffff 	.word	0x3fdfffff
 800b978:	35afe535 	.word	0x35afe535
 800b97c:	3fe00000 	.word	0x3fe00000
 800b980:	ffc00000 	.word	0xffc00000
 800b984:	41dfffff 	.word	0x41dfffff
 800b988:	94a03595 	.word	0x94a03595
 800b98c:	3fcfffff 	.word	0x3fcfffff
 800b990:	3ff00000 	.word	0x3ff00000
 800b994:	7ff00000 	.word	0x7ff00000
 800b998:	7fe00000 	.word	0x7fe00000
 800b99c:	7c9fffff 	.word	0x7c9fffff
 800b9a0:	3fe00000 	.word	0x3fe00000
 800b9a4:	bff00000 	.word	0xbff00000
 800b9a8:	7fefffff 	.word	0x7fefffff

0800b9ac <strtod>:
 800b9ac:	460a      	mov	r2, r1
 800b9ae:	4601      	mov	r1, r0
 800b9b0:	4802      	ldr	r0, [pc, #8]	; (800b9bc <strtod+0x10>)
 800b9b2:	4b03      	ldr	r3, [pc, #12]	; (800b9c0 <strtod+0x14>)
 800b9b4:	6800      	ldr	r0, [r0, #0]
 800b9b6:	f7ff b9ef 	b.w	800ad98 <_strtod_l>
 800b9ba:	bf00      	nop
 800b9bc:	20000014 	.word	0x20000014
 800b9c0:	2000007c 	.word	0x2000007c

0800b9c4 <__swbuf_r>:
 800b9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9c6:	460e      	mov	r6, r1
 800b9c8:	4614      	mov	r4, r2
 800b9ca:	4605      	mov	r5, r0
 800b9cc:	b118      	cbz	r0, 800b9d6 <__swbuf_r+0x12>
 800b9ce:	6983      	ldr	r3, [r0, #24]
 800b9d0:	b90b      	cbnz	r3, 800b9d6 <__swbuf_r+0x12>
 800b9d2:	f001 f84b 	bl	800ca6c <__sinit>
 800b9d6:	4b21      	ldr	r3, [pc, #132]	; (800ba5c <__swbuf_r+0x98>)
 800b9d8:	429c      	cmp	r4, r3
 800b9da:	d12b      	bne.n	800ba34 <__swbuf_r+0x70>
 800b9dc:	686c      	ldr	r4, [r5, #4]
 800b9de:	69a3      	ldr	r3, [r4, #24]
 800b9e0:	60a3      	str	r3, [r4, #8]
 800b9e2:	89a3      	ldrh	r3, [r4, #12]
 800b9e4:	071a      	lsls	r2, r3, #28
 800b9e6:	d52f      	bpl.n	800ba48 <__swbuf_r+0x84>
 800b9e8:	6923      	ldr	r3, [r4, #16]
 800b9ea:	b36b      	cbz	r3, 800ba48 <__swbuf_r+0x84>
 800b9ec:	6923      	ldr	r3, [r4, #16]
 800b9ee:	6820      	ldr	r0, [r4, #0]
 800b9f0:	1ac0      	subs	r0, r0, r3
 800b9f2:	6963      	ldr	r3, [r4, #20]
 800b9f4:	b2f6      	uxtb	r6, r6
 800b9f6:	4283      	cmp	r3, r0
 800b9f8:	4637      	mov	r7, r6
 800b9fa:	dc04      	bgt.n	800ba06 <__swbuf_r+0x42>
 800b9fc:	4621      	mov	r1, r4
 800b9fe:	4628      	mov	r0, r5
 800ba00:	f000 ffa0 	bl	800c944 <_fflush_r>
 800ba04:	bb30      	cbnz	r0, 800ba54 <__swbuf_r+0x90>
 800ba06:	68a3      	ldr	r3, [r4, #8]
 800ba08:	3b01      	subs	r3, #1
 800ba0a:	60a3      	str	r3, [r4, #8]
 800ba0c:	6823      	ldr	r3, [r4, #0]
 800ba0e:	1c5a      	adds	r2, r3, #1
 800ba10:	6022      	str	r2, [r4, #0]
 800ba12:	701e      	strb	r6, [r3, #0]
 800ba14:	6963      	ldr	r3, [r4, #20]
 800ba16:	3001      	adds	r0, #1
 800ba18:	4283      	cmp	r3, r0
 800ba1a:	d004      	beq.n	800ba26 <__swbuf_r+0x62>
 800ba1c:	89a3      	ldrh	r3, [r4, #12]
 800ba1e:	07db      	lsls	r3, r3, #31
 800ba20:	d506      	bpl.n	800ba30 <__swbuf_r+0x6c>
 800ba22:	2e0a      	cmp	r6, #10
 800ba24:	d104      	bne.n	800ba30 <__swbuf_r+0x6c>
 800ba26:	4621      	mov	r1, r4
 800ba28:	4628      	mov	r0, r5
 800ba2a:	f000 ff8b 	bl	800c944 <_fflush_r>
 800ba2e:	b988      	cbnz	r0, 800ba54 <__swbuf_r+0x90>
 800ba30:	4638      	mov	r0, r7
 800ba32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ba34:	4b0a      	ldr	r3, [pc, #40]	; (800ba60 <__swbuf_r+0x9c>)
 800ba36:	429c      	cmp	r4, r3
 800ba38:	d101      	bne.n	800ba3e <__swbuf_r+0x7a>
 800ba3a:	68ac      	ldr	r4, [r5, #8]
 800ba3c:	e7cf      	b.n	800b9de <__swbuf_r+0x1a>
 800ba3e:	4b09      	ldr	r3, [pc, #36]	; (800ba64 <__swbuf_r+0xa0>)
 800ba40:	429c      	cmp	r4, r3
 800ba42:	bf08      	it	eq
 800ba44:	68ec      	ldreq	r4, [r5, #12]
 800ba46:	e7ca      	b.n	800b9de <__swbuf_r+0x1a>
 800ba48:	4621      	mov	r1, r4
 800ba4a:	4628      	mov	r0, r5
 800ba4c:	f000 f80c 	bl	800ba68 <__swsetup_r>
 800ba50:	2800      	cmp	r0, #0
 800ba52:	d0cb      	beq.n	800b9ec <__swbuf_r+0x28>
 800ba54:	f04f 37ff 	mov.w	r7, #4294967295
 800ba58:	e7ea      	b.n	800ba30 <__swbuf_r+0x6c>
 800ba5a:	bf00      	nop
 800ba5c:	0800f404 	.word	0x0800f404
 800ba60:	0800f424 	.word	0x0800f424
 800ba64:	0800f3e4 	.word	0x0800f3e4

0800ba68 <__swsetup_r>:
 800ba68:	4b32      	ldr	r3, [pc, #200]	; (800bb34 <__swsetup_r+0xcc>)
 800ba6a:	b570      	push	{r4, r5, r6, lr}
 800ba6c:	681d      	ldr	r5, [r3, #0]
 800ba6e:	4606      	mov	r6, r0
 800ba70:	460c      	mov	r4, r1
 800ba72:	b125      	cbz	r5, 800ba7e <__swsetup_r+0x16>
 800ba74:	69ab      	ldr	r3, [r5, #24]
 800ba76:	b913      	cbnz	r3, 800ba7e <__swsetup_r+0x16>
 800ba78:	4628      	mov	r0, r5
 800ba7a:	f000 fff7 	bl	800ca6c <__sinit>
 800ba7e:	4b2e      	ldr	r3, [pc, #184]	; (800bb38 <__swsetup_r+0xd0>)
 800ba80:	429c      	cmp	r4, r3
 800ba82:	d10f      	bne.n	800baa4 <__swsetup_r+0x3c>
 800ba84:	686c      	ldr	r4, [r5, #4]
 800ba86:	89a3      	ldrh	r3, [r4, #12]
 800ba88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ba8c:	0719      	lsls	r1, r3, #28
 800ba8e:	d42c      	bmi.n	800baea <__swsetup_r+0x82>
 800ba90:	06dd      	lsls	r5, r3, #27
 800ba92:	d411      	bmi.n	800bab8 <__swsetup_r+0x50>
 800ba94:	2309      	movs	r3, #9
 800ba96:	6033      	str	r3, [r6, #0]
 800ba98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ba9c:	81a3      	strh	r3, [r4, #12]
 800ba9e:	f04f 30ff 	mov.w	r0, #4294967295
 800baa2:	e03e      	b.n	800bb22 <__swsetup_r+0xba>
 800baa4:	4b25      	ldr	r3, [pc, #148]	; (800bb3c <__swsetup_r+0xd4>)
 800baa6:	429c      	cmp	r4, r3
 800baa8:	d101      	bne.n	800baae <__swsetup_r+0x46>
 800baaa:	68ac      	ldr	r4, [r5, #8]
 800baac:	e7eb      	b.n	800ba86 <__swsetup_r+0x1e>
 800baae:	4b24      	ldr	r3, [pc, #144]	; (800bb40 <__swsetup_r+0xd8>)
 800bab0:	429c      	cmp	r4, r3
 800bab2:	bf08      	it	eq
 800bab4:	68ec      	ldreq	r4, [r5, #12]
 800bab6:	e7e6      	b.n	800ba86 <__swsetup_r+0x1e>
 800bab8:	0758      	lsls	r0, r3, #29
 800baba:	d512      	bpl.n	800bae2 <__swsetup_r+0x7a>
 800babc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800babe:	b141      	cbz	r1, 800bad2 <__swsetup_r+0x6a>
 800bac0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bac4:	4299      	cmp	r1, r3
 800bac6:	d002      	beq.n	800bace <__swsetup_r+0x66>
 800bac8:	4630      	mov	r0, r6
 800baca:	f002 f939 	bl	800dd40 <_free_r>
 800bace:	2300      	movs	r3, #0
 800bad0:	6363      	str	r3, [r4, #52]	; 0x34
 800bad2:	89a3      	ldrh	r3, [r4, #12]
 800bad4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bad8:	81a3      	strh	r3, [r4, #12]
 800bada:	2300      	movs	r3, #0
 800badc:	6063      	str	r3, [r4, #4]
 800bade:	6923      	ldr	r3, [r4, #16]
 800bae0:	6023      	str	r3, [r4, #0]
 800bae2:	89a3      	ldrh	r3, [r4, #12]
 800bae4:	f043 0308 	orr.w	r3, r3, #8
 800bae8:	81a3      	strh	r3, [r4, #12]
 800baea:	6923      	ldr	r3, [r4, #16]
 800baec:	b94b      	cbnz	r3, 800bb02 <__swsetup_r+0x9a>
 800baee:	89a3      	ldrh	r3, [r4, #12]
 800baf0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800baf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800baf8:	d003      	beq.n	800bb02 <__swsetup_r+0x9a>
 800bafa:	4621      	mov	r1, r4
 800bafc:	4630      	mov	r0, r6
 800bafe:	f001 fbed 	bl	800d2dc <__smakebuf_r>
 800bb02:	89a0      	ldrh	r0, [r4, #12]
 800bb04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bb08:	f010 0301 	ands.w	r3, r0, #1
 800bb0c:	d00a      	beq.n	800bb24 <__swsetup_r+0xbc>
 800bb0e:	2300      	movs	r3, #0
 800bb10:	60a3      	str	r3, [r4, #8]
 800bb12:	6963      	ldr	r3, [r4, #20]
 800bb14:	425b      	negs	r3, r3
 800bb16:	61a3      	str	r3, [r4, #24]
 800bb18:	6923      	ldr	r3, [r4, #16]
 800bb1a:	b943      	cbnz	r3, 800bb2e <__swsetup_r+0xc6>
 800bb1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bb20:	d1ba      	bne.n	800ba98 <__swsetup_r+0x30>
 800bb22:	bd70      	pop	{r4, r5, r6, pc}
 800bb24:	0781      	lsls	r1, r0, #30
 800bb26:	bf58      	it	pl
 800bb28:	6963      	ldrpl	r3, [r4, #20]
 800bb2a:	60a3      	str	r3, [r4, #8]
 800bb2c:	e7f4      	b.n	800bb18 <__swsetup_r+0xb0>
 800bb2e:	2000      	movs	r0, #0
 800bb30:	e7f7      	b.n	800bb22 <__swsetup_r+0xba>
 800bb32:	bf00      	nop
 800bb34:	20000014 	.word	0x20000014
 800bb38:	0800f404 	.word	0x0800f404
 800bb3c:	0800f424 	.word	0x0800f424
 800bb40:	0800f3e4 	.word	0x0800f3e4

0800bb44 <quorem>:
 800bb44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb48:	6903      	ldr	r3, [r0, #16]
 800bb4a:	690c      	ldr	r4, [r1, #16]
 800bb4c:	42a3      	cmp	r3, r4
 800bb4e:	4607      	mov	r7, r0
 800bb50:	f2c0 8081 	blt.w	800bc56 <quorem+0x112>
 800bb54:	3c01      	subs	r4, #1
 800bb56:	f101 0814 	add.w	r8, r1, #20
 800bb5a:	f100 0514 	add.w	r5, r0, #20
 800bb5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb62:	9301      	str	r3, [sp, #4]
 800bb64:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bb68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb6c:	3301      	adds	r3, #1
 800bb6e:	429a      	cmp	r2, r3
 800bb70:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bb74:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bb78:	fbb2 f6f3 	udiv	r6, r2, r3
 800bb7c:	d331      	bcc.n	800bbe2 <quorem+0x9e>
 800bb7e:	f04f 0e00 	mov.w	lr, #0
 800bb82:	4640      	mov	r0, r8
 800bb84:	46ac      	mov	ip, r5
 800bb86:	46f2      	mov	sl, lr
 800bb88:	f850 2b04 	ldr.w	r2, [r0], #4
 800bb8c:	b293      	uxth	r3, r2
 800bb8e:	fb06 e303 	mla	r3, r6, r3, lr
 800bb92:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bb96:	b29b      	uxth	r3, r3
 800bb98:	ebaa 0303 	sub.w	r3, sl, r3
 800bb9c:	0c12      	lsrs	r2, r2, #16
 800bb9e:	f8dc a000 	ldr.w	sl, [ip]
 800bba2:	fb06 e202 	mla	r2, r6, r2, lr
 800bba6:	fa13 f38a 	uxtah	r3, r3, sl
 800bbaa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bbae:	fa1f fa82 	uxth.w	sl, r2
 800bbb2:	f8dc 2000 	ldr.w	r2, [ip]
 800bbb6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800bbba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bbbe:	b29b      	uxth	r3, r3
 800bbc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bbc4:	4581      	cmp	r9, r0
 800bbc6:	f84c 3b04 	str.w	r3, [ip], #4
 800bbca:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bbce:	d2db      	bcs.n	800bb88 <quorem+0x44>
 800bbd0:	f855 300b 	ldr.w	r3, [r5, fp]
 800bbd4:	b92b      	cbnz	r3, 800bbe2 <quorem+0x9e>
 800bbd6:	9b01      	ldr	r3, [sp, #4]
 800bbd8:	3b04      	subs	r3, #4
 800bbda:	429d      	cmp	r5, r3
 800bbdc:	461a      	mov	r2, r3
 800bbde:	d32e      	bcc.n	800bc3e <quorem+0xfa>
 800bbe0:	613c      	str	r4, [r7, #16]
 800bbe2:	4638      	mov	r0, r7
 800bbe4:	f001 feaa 	bl	800d93c <__mcmp>
 800bbe8:	2800      	cmp	r0, #0
 800bbea:	db24      	blt.n	800bc36 <quorem+0xf2>
 800bbec:	3601      	adds	r6, #1
 800bbee:	4628      	mov	r0, r5
 800bbf0:	f04f 0c00 	mov.w	ip, #0
 800bbf4:	f858 2b04 	ldr.w	r2, [r8], #4
 800bbf8:	f8d0 e000 	ldr.w	lr, [r0]
 800bbfc:	b293      	uxth	r3, r2
 800bbfe:	ebac 0303 	sub.w	r3, ip, r3
 800bc02:	0c12      	lsrs	r2, r2, #16
 800bc04:	fa13 f38e 	uxtah	r3, r3, lr
 800bc08:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bc0c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc10:	b29b      	uxth	r3, r3
 800bc12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc16:	45c1      	cmp	r9, r8
 800bc18:	f840 3b04 	str.w	r3, [r0], #4
 800bc1c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bc20:	d2e8      	bcs.n	800bbf4 <quorem+0xb0>
 800bc22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc26:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bc2a:	b922      	cbnz	r2, 800bc36 <quorem+0xf2>
 800bc2c:	3b04      	subs	r3, #4
 800bc2e:	429d      	cmp	r5, r3
 800bc30:	461a      	mov	r2, r3
 800bc32:	d30a      	bcc.n	800bc4a <quorem+0x106>
 800bc34:	613c      	str	r4, [r7, #16]
 800bc36:	4630      	mov	r0, r6
 800bc38:	b003      	add	sp, #12
 800bc3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc3e:	6812      	ldr	r2, [r2, #0]
 800bc40:	3b04      	subs	r3, #4
 800bc42:	2a00      	cmp	r2, #0
 800bc44:	d1cc      	bne.n	800bbe0 <quorem+0x9c>
 800bc46:	3c01      	subs	r4, #1
 800bc48:	e7c7      	b.n	800bbda <quorem+0x96>
 800bc4a:	6812      	ldr	r2, [r2, #0]
 800bc4c:	3b04      	subs	r3, #4
 800bc4e:	2a00      	cmp	r2, #0
 800bc50:	d1f0      	bne.n	800bc34 <quorem+0xf0>
 800bc52:	3c01      	subs	r4, #1
 800bc54:	e7eb      	b.n	800bc2e <quorem+0xea>
 800bc56:	2000      	movs	r0, #0
 800bc58:	e7ee      	b.n	800bc38 <quorem+0xf4>
 800bc5a:	0000      	movs	r0, r0
 800bc5c:	0000      	movs	r0, r0
	...

0800bc60 <_dtoa_r>:
 800bc60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc64:	ed2d 8b02 	vpush	{d8}
 800bc68:	ec57 6b10 	vmov	r6, r7, d0
 800bc6c:	b095      	sub	sp, #84	; 0x54
 800bc6e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bc70:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bc74:	9105      	str	r1, [sp, #20]
 800bc76:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800bc7a:	4604      	mov	r4, r0
 800bc7c:	9209      	str	r2, [sp, #36]	; 0x24
 800bc7e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bc80:	b975      	cbnz	r5, 800bca0 <_dtoa_r+0x40>
 800bc82:	2010      	movs	r0, #16
 800bc84:	f001 fb6a 	bl	800d35c <malloc>
 800bc88:	4602      	mov	r2, r0
 800bc8a:	6260      	str	r0, [r4, #36]	; 0x24
 800bc8c:	b920      	cbnz	r0, 800bc98 <_dtoa_r+0x38>
 800bc8e:	4bb2      	ldr	r3, [pc, #712]	; (800bf58 <_dtoa_r+0x2f8>)
 800bc90:	21ea      	movs	r1, #234	; 0xea
 800bc92:	48b2      	ldr	r0, [pc, #712]	; (800bf5c <_dtoa_r+0x2fc>)
 800bc94:	f002 fc40 	bl	800e518 <__assert_func>
 800bc98:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bc9c:	6005      	str	r5, [r0, #0]
 800bc9e:	60c5      	str	r5, [r0, #12]
 800bca0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bca2:	6819      	ldr	r1, [r3, #0]
 800bca4:	b151      	cbz	r1, 800bcbc <_dtoa_r+0x5c>
 800bca6:	685a      	ldr	r2, [r3, #4]
 800bca8:	604a      	str	r2, [r1, #4]
 800bcaa:	2301      	movs	r3, #1
 800bcac:	4093      	lsls	r3, r2
 800bcae:	608b      	str	r3, [r1, #8]
 800bcb0:	4620      	mov	r0, r4
 800bcb2:	f001 fbbb 	bl	800d42c <_Bfree>
 800bcb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcb8:	2200      	movs	r2, #0
 800bcba:	601a      	str	r2, [r3, #0]
 800bcbc:	1e3b      	subs	r3, r7, #0
 800bcbe:	bfb9      	ittee	lt
 800bcc0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bcc4:	9303      	strlt	r3, [sp, #12]
 800bcc6:	2300      	movge	r3, #0
 800bcc8:	f8c8 3000 	strge.w	r3, [r8]
 800bccc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800bcd0:	4ba3      	ldr	r3, [pc, #652]	; (800bf60 <_dtoa_r+0x300>)
 800bcd2:	bfbc      	itt	lt
 800bcd4:	2201      	movlt	r2, #1
 800bcd6:	f8c8 2000 	strlt.w	r2, [r8]
 800bcda:	ea33 0309 	bics.w	r3, r3, r9
 800bcde:	d11b      	bne.n	800bd18 <_dtoa_r+0xb8>
 800bce0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bce2:	f242 730f 	movw	r3, #9999	; 0x270f
 800bce6:	6013      	str	r3, [r2, #0]
 800bce8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bcec:	4333      	orrs	r3, r6
 800bcee:	f000 857a 	beq.w	800c7e6 <_dtoa_r+0xb86>
 800bcf2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bcf4:	b963      	cbnz	r3, 800bd10 <_dtoa_r+0xb0>
 800bcf6:	4b9b      	ldr	r3, [pc, #620]	; (800bf64 <_dtoa_r+0x304>)
 800bcf8:	e024      	b.n	800bd44 <_dtoa_r+0xe4>
 800bcfa:	4b9b      	ldr	r3, [pc, #620]	; (800bf68 <_dtoa_r+0x308>)
 800bcfc:	9300      	str	r3, [sp, #0]
 800bcfe:	3308      	adds	r3, #8
 800bd00:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bd02:	6013      	str	r3, [r2, #0]
 800bd04:	9800      	ldr	r0, [sp, #0]
 800bd06:	b015      	add	sp, #84	; 0x54
 800bd08:	ecbd 8b02 	vpop	{d8}
 800bd0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd10:	4b94      	ldr	r3, [pc, #592]	; (800bf64 <_dtoa_r+0x304>)
 800bd12:	9300      	str	r3, [sp, #0]
 800bd14:	3303      	adds	r3, #3
 800bd16:	e7f3      	b.n	800bd00 <_dtoa_r+0xa0>
 800bd18:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bd1c:	2200      	movs	r2, #0
 800bd1e:	ec51 0b17 	vmov	r0, r1, d7
 800bd22:	2300      	movs	r3, #0
 800bd24:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800bd28:	f7f4 fed6 	bl	8000ad8 <__aeabi_dcmpeq>
 800bd2c:	4680      	mov	r8, r0
 800bd2e:	b158      	cbz	r0, 800bd48 <_dtoa_r+0xe8>
 800bd30:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bd32:	2301      	movs	r3, #1
 800bd34:	6013      	str	r3, [r2, #0]
 800bd36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	f000 8551 	beq.w	800c7e0 <_dtoa_r+0xb80>
 800bd3e:	488b      	ldr	r0, [pc, #556]	; (800bf6c <_dtoa_r+0x30c>)
 800bd40:	6018      	str	r0, [r3, #0]
 800bd42:	1e43      	subs	r3, r0, #1
 800bd44:	9300      	str	r3, [sp, #0]
 800bd46:	e7dd      	b.n	800bd04 <_dtoa_r+0xa4>
 800bd48:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800bd4c:	aa12      	add	r2, sp, #72	; 0x48
 800bd4e:	a913      	add	r1, sp, #76	; 0x4c
 800bd50:	4620      	mov	r0, r4
 800bd52:	f001 ff13 	bl	800db7c <__d2b>
 800bd56:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bd5a:	4683      	mov	fp, r0
 800bd5c:	2d00      	cmp	r5, #0
 800bd5e:	d07c      	beq.n	800be5a <_dtoa_r+0x1fa>
 800bd60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd62:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800bd66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd6a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800bd6e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bd72:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bd76:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bd7a:	4b7d      	ldr	r3, [pc, #500]	; (800bf70 <_dtoa_r+0x310>)
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	4630      	mov	r0, r6
 800bd80:	4639      	mov	r1, r7
 800bd82:	f7f4 fa89 	bl	8000298 <__aeabi_dsub>
 800bd86:	a36e      	add	r3, pc, #440	; (adr r3, 800bf40 <_dtoa_r+0x2e0>)
 800bd88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd8c:	f7f4 fc3c 	bl	8000608 <__aeabi_dmul>
 800bd90:	a36d      	add	r3, pc, #436	; (adr r3, 800bf48 <_dtoa_r+0x2e8>)
 800bd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd96:	f7f4 fa81 	bl	800029c <__adddf3>
 800bd9a:	4606      	mov	r6, r0
 800bd9c:	4628      	mov	r0, r5
 800bd9e:	460f      	mov	r7, r1
 800bda0:	f7f4 fbc8 	bl	8000534 <__aeabi_i2d>
 800bda4:	a36a      	add	r3, pc, #424	; (adr r3, 800bf50 <_dtoa_r+0x2f0>)
 800bda6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdaa:	f7f4 fc2d 	bl	8000608 <__aeabi_dmul>
 800bdae:	4602      	mov	r2, r0
 800bdb0:	460b      	mov	r3, r1
 800bdb2:	4630      	mov	r0, r6
 800bdb4:	4639      	mov	r1, r7
 800bdb6:	f7f4 fa71 	bl	800029c <__adddf3>
 800bdba:	4606      	mov	r6, r0
 800bdbc:	460f      	mov	r7, r1
 800bdbe:	f7f4 fed3 	bl	8000b68 <__aeabi_d2iz>
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	4682      	mov	sl, r0
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	4630      	mov	r0, r6
 800bdca:	4639      	mov	r1, r7
 800bdcc:	f7f4 fe8e 	bl	8000aec <__aeabi_dcmplt>
 800bdd0:	b148      	cbz	r0, 800bde6 <_dtoa_r+0x186>
 800bdd2:	4650      	mov	r0, sl
 800bdd4:	f7f4 fbae 	bl	8000534 <__aeabi_i2d>
 800bdd8:	4632      	mov	r2, r6
 800bdda:	463b      	mov	r3, r7
 800bddc:	f7f4 fe7c 	bl	8000ad8 <__aeabi_dcmpeq>
 800bde0:	b908      	cbnz	r0, 800bde6 <_dtoa_r+0x186>
 800bde2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bde6:	f1ba 0f16 	cmp.w	sl, #22
 800bdea:	d854      	bhi.n	800be96 <_dtoa_r+0x236>
 800bdec:	4b61      	ldr	r3, [pc, #388]	; (800bf74 <_dtoa_r+0x314>)
 800bdee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800bdf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bdfa:	f7f4 fe77 	bl	8000aec <__aeabi_dcmplt>
 800bdfe:	2800      	cmp	r0, #0
 800be00:	d04b      	beq.n	800be9a <_dtoa_r+0x23a>
 800be02:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be06:	2300      	movs	r3, #0
 800be08:	930e      	str	r3, [sp, #56]	; 0x38
 800be0a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800be0c:	1b5d      	subs	r5, r3, r5
 800be0e:	1e6b      	subs	r3, r5, #1
 800be10:	9304      	str	r3, [sp, #16]
 800be12:	bf43      	ittte	mi
 800be14:	2300      	movmi	r3, #0
 800be16:	f1c5 0801 	rsbmi	r8, r5, #1
 800be1a:	9304      	strmi	r3, [sp, #16]
 800be1c:	f04f 0800 	movpl.w	r8, #0
 800be20:	f1ba 0f00 	cmp.w	sl, #0
 800be24:	db3b      	blt.n	800be9e <_dtoa_r+0x23e>
 800be26:	9b04      	ldr	r3, [sp, #16]
 800be28:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800be2c:	4453      	add	r3, sl
 800be2e:	9304      	str	r3, [sp, #16]
 800be30:	2300      	movs	r3, #0
 800be32:	9306      	str	r3, [sp, #24]
 800be34:	9b05      	ldr	r3, [sp, #20]
 800be36:	2b09      	cmp	r3, #9
 800be38:	d869      	bhi.n	800bf0e <_dtoa_r+0x2ae>
 800be3a:	2b05      	cmp	r3, #5
 800be3c:	bfc4      	itt	gt
 800be3e:	3b04      	subgt	r3, #4
 800be40:	9305      	strgt	r3, [sp, #20]
 800be42:	9b05      	ldr	r3, [sp, #20]
 800be44:	f1a3 0302 	sub.w	r3, r3, #2
 800be48:	bfcc      	ite	gt
 800be4a:	2500      	movgt	r5, #0
 800be4c:	2501      	movle	r5, #1
 800be4e:	2b03      	cmp	r3, #3
 800be50:	d869      	bhi.n	800bf26 <_dtoa_r+0x2c6>
 800be52:	e8df f003 	tbb	[pc, r3]
 800be56:	4e2c      	.short	0x4e2c
 800be58:	5a4c      	.short	0x5a4c
 800be5a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800be5e:	441d      	add	r5, r3
 800be60:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800be64:	2b20      	cmp	r3, #32
 800be66:	bfc1      	itttt	gt
 800be68:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800be6c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800be70:	fa09 f303 	lslgt.w	r3, r9, r3
 800be74:	fa26 f000 	lsrgt.w	r0, r6, r0
 800be78:	bfda      	itte	le
 800be7a:	f1c3 0320 	rsble	r3, r3, #32
 800be7e:	fa06 f003 	lslle.w	r0, r6, r3
 800be82:	4318      	orrgt	r0, r3
 800be84:	f7f4 fb46 	bl	8000514 <__aeabi_ui2d>
 800be88:	2301      	movs	r3, #1
 800be8a:	4606      	mov	r6, r0
 800be8c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800be90:	3d01      	subs	r5, #1
 800be92:	9310      	str	r3, [sp, #64]	; 0x40
 800be94:	e771      	b.n	800bd7a <_dtoa_r+0x11a>
 800be96:	2301      	movs	r3, #1
 800be98:	e7b6      	b.n	800be08 <_dtoa_r+0x1a8>
 800be9a:	900e      	str	r0, [sp, #56]	; 0x38
 800be9c:	e7b5      	b.n	800be0a <_dtoa_r+0x1aa>
 800be9e:	f1ca 0300 	rsb	r3, sl, #0
 800bea2:	9306      	str	r3, [sp, #24]
 800bea4:	2300      	movs	r3, #0
 800bea6:	eba8 080a 	sub.w	r8, r8, sl
 800beaa:	930d      	str	r3, [sp, #52]	; 0x34
 800beac:	e7c2      	b.n	800be34 <_dtoa_r+0x1d4>
 800beae:	2300      	movs	r3, #0
 800beb0:	9308      	str	r3, [sp, #32]
 800beb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	dc39      	bgt.n	800bf2c <_dtoa_r+0x2cc>
 800beb8:	f04f 0901 	mov.w	r9, #1
 800bebc:	f8cd 9004 	str.w	r9, [sp, #4]
 800bec0:	464b      	mov	r3, r9
 800bec2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800bec6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bec8:	2200      	movs	r2, #0
 800beca:	6042      	str	r2, [r0, #4]
 800becc:	2204      	movs	r2, #4
 800bece:	f102 0614 	add.w	r6, r2, #20
 800bed2:	429e      	cmp	r6, r3
 800bed4:	6841      	ldr	r1, [r0, #4]
 800bed6:	d92f      	bls.n	800bf38 <_dtoa_r+0x2d8>
 800bed8:	4620      	mov	r0, r4
 800beda:	f001 fa67 	bl	800d3ac <_Balloc>
 800bede:	9000      	str	r0, [sp, #0]
 800bee0:	2800      	cmp	r0, #0
 800bee2:	d14b      	bne.n	800bf7c <_dtoa_r+0x31c>
 800bee4:	4b24      	ldr	r3, [pc, #144]	; (800bf78 <_dtoa_r+0x318>)
 800bee6:	4602      	mov	r2, r0
 800bee8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800beec:	e6d1      	b.n	800bc92 <_dtoa_r+0x32>
 800beee:	2301      	movs	r3, #1
 800bef0:	e7de      	b.n	800beb0 <_dtoa_r+0x250>
 800bef2:	2300      	movs	r3, #0
 800bef4:	9308      	str	r3, [sp, #32]
 800bef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bef8:	eb0a 0903 	add.w	r9, sl, r3
 800befc:	f109 0301 	add.w	r3, r9, #1
 800bf00:	2b01      	cmp	r3, #1
 800bf02:	9301      	str	r3, [sp, #4]
 800bf04:	bfb8      	it	lt
 800bf06:	2301      	movlt	r3, #1
 800bf08:	e7dd      	b.n	800bec6 <_dtoa_r+0x266>
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	e7f2      	b.n	800bef4 <_dtoa_r+0x294>
 800bf0e:	2501      	movs	r5, #1
 800bf10:	2300      	movs	r3, #0
 800bf12:	9305      	str	r3, [sp, #20]
 800bf14:	9508      	str	r5, [sp, #32]
 800bf16:	f04f 39ff 	mov.w	r9, #4294967295
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	f8cd 9004 	str.w	r9, [sp, #4]
 800bf20:	2312      	movs	r3, #18
 800bf22:	9209      	str	r2, [sp, #36]	; 0x24
 800bf24:	e7cf      	b.n	800bec6 <_dtoa_r+0x266>
 800bf26:	2301      	movs	r3, #1
 800bf28:	9308      	str	r3, [sp, #32]
 800bf2a:	e7f4      	b.n	800bf16 <_dtoa_r+0x2b6>
 800bf2c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800bf30:	f8cd 9004 	str.w	r9, [sp, #4]
 800bf34:	464b      	mov	r3, r9
 800bf36:	e7c6      	b.n	800bec6 <_dtoa_r+0x266>
 800bf38:	3101      	adds	r1, #1
 800bf3a:	6041      	str	r1, [r0, #4]
 800bf3c:	0052      	lsls	r2, r2, #1
 800bf3e:	e7c6      	b.n	800bece <_dtoa_r+0x26e>
 800bf40:	636f4361 	.word	0x636f4361
 800bf44:	3fd287a7 	.word	0x3fd287a7
 800bf48:	8b60c8b3 	.word	0x8b60c8b3
 800bf4c:	3fc68a28 	.word	0x3fc68a28
 800bf50:	509f79fb 	.word	0x509f79fb
 800bf54:	3fd34413 	.word	0x3fd34413
 800bf58:	0800f35d 	.word	0x0800f35d
 800bf5c:	0800f374 	.word	0x0800f374
 800bf60:	7ff00000 	.word	0x7ff00000
 800bf64:	0800f359 	.word	0x0800f359
 800bf68:	0800f350 	.word	0x0800f350
 800bf6c:	0800f2dd 	.word	0x0800f2dd
 800bf70:	3ff80000 	.word	0x3ff80000
 800bf74:	0800f550 	.word	0x0800f550
 800bf78:	0800f3d3 	.word	0x0800f3d3
 800bf7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bf7e:	9a00      	ldr	r2, [sp, #0]
 800bf80:	601a      	str	r2, [r3, #0]
 800bf82:	9b01      	ldr	r3, [sp, #4]
 800bf84:	2b0e      	cmp	r3, #14
 800bf86:	f200 80ad 	bhi.w	800c0e4 <_dtoa_r+0x484>
 800bf8a:	2d00      	cmp	r5, #0
 800bf8c:	f000 80aa 	beq.w	800c0e4 <_dtoa_r+0x484>
 800bf90:	f1ba 0f00 	cmp.w	sl, #0
 800bf94:	dd36      	ble.n	800c004 <_dtoa_r+0x3a4>
 800bf96:	4ac3      	ldr	r2, [pc, #780]	; (800c2a4 <_dtoa_r+0x644>)
 800bf98:	f00a 030f 	and.w	r3, sl, #15
 800bf9c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bfa0:	ed93 7b00 	vldr	d7, [r3]
 800bfa4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800bfa8:	ea4f 172a 	mov.w	r7, sl, asr #4
 800bfac:	eeb0 8a47 	vmov.f32	s16, s14
 800bfb0:	eef0 8a67 	vmov.f32	s17, s15
 800bfb4:	d016      	beq.n	800bfe4 <_dtoa_r+0x384>
 800bfb6:	4bbc      	ldr	r3, [pc, #752]	; (800c2a8 <_dtoa_r+0x648>)
 800bfb8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bfbc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bfc0:	f7f4 fc4c 	bl	800085c <__aeabi_ddiv>
 800bfc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bfc8:	f007 070f 	and.w	r7, r7, #15
 800bfcc:	2503      	movs	r5, #3
 800bfce:	4eb6      	ldr	r6, [pc, #728]	; (800c2a8 <_dtoa_r+0x648>)
 800bfd0:	b957      	cbnz	r7, 800bfe8 <_dtoa_r+0x388>
 800bfd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bfd6:	ec53 2b18 	vmov	r2, r3, d8
 800bfda:	f7f4 fc3f 	bl	800085c <__aeabi_ddiv>
 800bfde:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bfe2:	e029      	b.n	800c038 <_dtoa_r+0x3d8>
 800bfe4:	2502      	movs	r5, #2
 800bfe6:	e7f2      	b.n	800bfce <_dtoa_r+0x36e>
 800bfe8:	07f9      	lsls	r1, r7, #31
 800bfea:	d508      	bpl.n	800bffe <_dtoa_r+0x39e>
 800bfec:	ec51 0b18 	vmov	r0, r1, d8
 800bff0:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bff4:	f7f4 fb08 	bl	8000608 <__aeabi_dmul>
 800bff8:	ec41 0b18 	vmov	d8, r0, r1
 800bffc:	3501      	adds	r5, #1
 800bffe:	107f      	asrs	r7, r7, #1
 800c000:	3608      	adds	r6, #8
 800c002:	e7e5      	b.n	800bfd0 <_dtoa_r+0x370>
 800c004:	f000 80a6 	beq.w	800c154 <_dtoa_r+0x4f4>
 800c008:	f1ca 0600 	rsb	r6, sl, #0
 800c00c:	4ba5      	ldr	r3, [pc, #660]	; (800c2a4 <_dtoa_r+0x644>)
 800c00e:	4fa6      	ldr	r7, [pc, #664]	; (800c2a8 <_dtoa_r+0x648>)
 800c010:	f006 020f 	and.w	r2, r6, #15
 800c014:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c01c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c020:	f7f4 faf2 	bl	8000608 <__aeabi_dmul>
 800c024:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c028:	1136      	asrs	r6, r6, #4
 800c02a:	2300      	movs	r3, #0
 800c02c:	2502      	movs	r5, #2
 800c02e:	2e00      	cmp	r6, #0
 800c030:	f040 8085 	bne.w	800c13e <_dtoa_r+0x4de>
 800c034:	2b00      	cmp	r3, #0
 800c036:	d1d2      	bne.n	800bfde <_dtoa_r+0x37e>
 800c038:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	f000 808c 	beq.w	800c158 <_dtoa_r+0x4f8>
 800c040:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c044:	4b99      	ldr	r3, [pc, #612]	; (800c2ac <_dtoa_r+0x64c>)
 800c046:	2200      	movs	r2, #0
 800c048:	4630      	mov	r0, r6
 800c04a:	4639      	mov	r1, r7
 800c04c:	f7f4 fd4e 	bl	8000aec <__aeabi_dcmplt>
 800c050:	2800      	cmp	r0, #0
 800c052:	f000 8081 	beq.w	800c158 <_dtoa_r+0x4f8>
 800c056:	9b01      	ldr	r3, [sp, #4]
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d07d      	beq.n	800c158 <_dtoa_r+0x4f8>
 800c05c:	f1b9 0f00 	cmp.w	r9, #0
 800c060:	dd3c      	ble.n	800c0dc <_dtoa_r+0x47c>
 800c062:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c066:	9307      	str	r3, [sp, #28]
 800c068:	2200      	movs	r2, #0
 800c06a:	4b91      	ldr	r3, [pc, #580]	; (800c2b0 <_dtoa_r+0x650>)
 800c06c:	4630      	mov	r0, r6
 800c06e:	4639      	mov	r1, r7
 800c070:	f7f4 faca 	bl	8000608 <__aeabi_dmul>
 800c074:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c078:	3501      	adds	r5, #1
 800c07a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800c07e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c082:	4628      	mov	r0, r5
 800c084:	f7f4 fa56 	bl	8000534 <__aeabi_i2d>
 800c088:	4632      	mov	r2, r6
 800c08a:	463b      	mov	r3, r7
 800c08c:	f7f4 fabc 	bl	8000608 <__aeabi_dmul>
 800c090:	4b88      	ldr	r3, [pc, #544]	; (800c2b4 <_dtoa_r+0x654>)
 800c092:	2200      	movs	r2, #0
 800c094:	f7f4 f902 	bl	800029c <__adddf3>
 800c098:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c09c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0a0:	9303      	str	r3, [sp, #12]
 800c0a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d15c      	bne.n	800c162 <_dtoa_r+0x502>
 800c0a8:	4b83      	ldr	r3, [pc, #524]	; (800c2b8 <_dtoa_r+0x658>)
 800c0aa:	2200      	movs	r2, #0
 800c0ac:	4630      	mov	r0, r6
 800c0ae:	4639      	mov	r1, r7
 800c0b0:	f7f4 f8f2 	bl	8000298 <__aeabi_dsub>
 800c0b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c0b8:	4606      	mov	r6, r0
 800c0ba:	460f      	mov	r7, r1
 800c0bc:	f7f4 fd34 	bl	8000b28 <__aeabi_dcmpgt>
 800c0c0:	2800      	cmp	r0, #0
 800c0c2:	f040 8296 	bne.w	800c5f2 <_dtoa_r+0x992>
 800c0c6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c0ca:	4630      	mov	r0, r6
 800c0cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c0d0:	4639      	mov	r1, r7
 800c0d2:	f7f4 fd0b 	bl	8000aec <__aeabi_dcmplt>
 800c0d6:	2800      	cmp	r0, #0
 800c0d8:	f040 8288 	bne.w	800c5ec <_dtoa_r+0x98c>
 800c0dc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c0e0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c0e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	f2c0 8158 	blt.w	800c39c <_dtoa_r+0x73c>
 800c0ec:	f1ba 0f0e 	cmp.w	sl, #14
 800c0f0:	f300 8154 	bgt.w	800c39c <_dtoa_r+0x73c>
 800c0f4:	4b6b      	ldr	r3, [pc, #428]	; (800c2a4 <_dtoa_r+0x644>)
 800c0f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c0fa:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c0fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c100:	2b00      	cmp	r3, #0
 800c102:	f280 80e3 	bge.w	800c2cc <_dtoa_r+0x66c>
 800c106:	9b01      	ldr	r3, [sp, #4]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	f300 80df 	bgt.w	800c2cc <_dtoa_r+0x66c>
 800c10e:	f040 826d 	bne.w	800c5ec <_dtoa_r+0x98c>
 800c112:	4b69      	ldr	r3, [pc, #420]	; (800c2b8 <_dtoa_r+0x658>)
 800c114:	2200      	movs	r2, #0
 800c116:	4640      	mov	r0, r8
 800c118:	4649      	mov	r1, r9
 800c11a:	f7f4 fa75 	bl	8000608 <__aeabi_dmul>
 800c11e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c122:	f7f4 fcf7 	bl	8000b14 <__aeabi_dcmpge>
 800c126:	9e01      	ldr	r6, [sp, #4]
 800c128:	4637      	mov	r7, r6
 800c12a:	2800      	cmp	r0, #0
 800c12c:	f040 8243 	bne.w	800c5b6 <_dtoa_r+0x956>
 800c130:	9d00      	ldr	r5, [sp, #0]
 800c132:	2331      	movs	r3, #49	; 0x31
 800c134:	f805 3b01 	strb.w	r3, [r5], #1
 800c138:	f10a 0a01 	add.w	sl, sl, #1
 800c13c:	e23f      	b.n	800c5be <_dtoa_r+0x95e>
 800c13e:	07f2      	lsls	r2, r6, #31
 800c140:	d505      	bpl.n	800c14e <_dtoa_r+0x4ee>
 800c142:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c146:	f7f4 fa5f 	bl	8000608 <__aeabi_dmul>
 800c14a:	3501      	adds	r5, #1
 800c14c:	2301      	movs	r3, #1
 800c14e:	1076      	asrs	r6, r6, #1
 800c150:	3708      	adds	r7, #8
 800c152:	e76c      	b.n	800c02e <_dtoa_r+0x3ce>
 800c154:	2502      	movs	r5, #2
 800c156:	e76f      	b.n	800c038 <_dtoa_r+0x3d8>
 800c158:	9b01      	ldr	r3, [sp, #4]
 800c15a:	f8cd a01c 	str.w	sl, [sp, #28]
 800c15e:	930c      	str	r3, [sp, #48]	; 0x30
 800c160:	e78d      	b.n	800c07e <_dtoa_r+0x41e>
 800c162:	9900      	ldr	r1, [sp, #0]
 800c164:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c166:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c168:	4b4e      	ldr	r3, [pc, #312]	; (800c2a4 <_dtoa_r+0x644>)
 800c16a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c16e:	4401      	add	r1, r0
 800c170:	9102      	str	r1, [sp, #8]
 800c172:	9908      	ldr	r1, [sp, #32]
 800c174:	eeb0 8a47 	vmov.f32	s16, s14
 800c178:	eef0 8a67 	vmov.f32	s17, s15
 800c17c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c180:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c184:	2900      	cmp	r1, #0
 800c186:	d045      	beq.n	800c214 <_dtoa_r+0x5b4>
 800c188:	494c      	ldr	r1, [pc, #304]	; (800c2bc <_dtoa_r+0x65c>)
 800c18a:	2000      	movs	r0, #0
 800c18c:	f7f4 fb66 	bl	800085c <__aeabi_ddiv>
 800c190:	ec53 2b18 	vmov	r2, r3, d8
 800c194:	f7f4 f880 	bl	8000298 <__aeabi_dsub>
 800c198:	9d00      	ldr	r5, [sp, #0]
 800c19a:	ec41 0b18 	vmov	d8, r0, r1
 800c19e:	4639      	mov	r1, r7
 800c1a0:	4630      	mov	r0, r6
 800c1a2:	f7f4 fce1 	bl	8000b68 <__aeabi_d2iz>
 800c1a6:	900c      	str	r0, [sp, #48]	; 0x30
 800c1a8:	f7f4 f9c4 	bl	8000534 <__aeabi_i2d>
 800c1ac:	4602      	mov	r2, r0
 800c1ae:	460b      	mov	r3, r1
 800c1b0:	4630      	mov	r0, r6
 800c1b2:	4639      	mov	r1, r7
 800c1b4:	f7f4 f870 	bl	8000298 <__aeabi_dsub>
 800c1b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c1ba:	3330      	adds	r3, #48	; 0x30
 800c1bc:	f805 3b01 	strb.w	r3, [r5], #1
 800c1c0:	ec53 2b18 	vmov	r2, r3, d8
 800c1c4:	4606      	mov	r6, r0
 800c1c6:	460f      	mov	r7, r1
 800c1c8:	f7f4 fc90 	bl	8000aec <__aeabi_dcmplt>
 800c1cc:	2800      	cmp	r0, #0
 800c1ce:	d165      	bne.n	800c29c <_dtoa_r+0x63c>
 800c1d0:	4632      	mov	r2, r6
 800c1d2:	463b      	mov	r3, r7
 800c1d4:	4935      	ldr	r1, [pc, #212]	; (800c2ac <_dtoa_r+0x64c>)
 800c1d6:	2000      	movs	r0, #0
 800c1d8:	f7f4 f85e 	bl	8000298 <__aeabi_dsub>
 800c1dc:	ec53 2b18 	vmov	r2, r3, d8
 800c1e0:	f7f4 fc84 	bl	8000aec <__aeabi_dcmplt>
 800c1e4:	2800      	cmp	r0, #0
 800c1e6:	f040 80b9 	bne.w	800c35c <_dtoa_r+0x6fc>
 800c1ea:	9b02      	ldr	r3, [sp, #8]
 800c1ec:	429d      	cmp	r5, r3
 800c1ee:	f43f af75 	beq.w	800c0dc <_dtoa_r+0x47c>
 800c1f2:	4b2f      	ldr	r3, [pc, #188]	; (800c2b0 <_dtoa_r+0x650>)
 800c1f4:	ec51 0b18 	vmov	r0, r1, d8
 800c1f8:	2200      	movs	r2, #0
 800c1fa:	f7f4 fa05 	bl	8000608 <__aeabi_dmul>
 800c1fe:	4b2c      	ldr	r3, [pc, #176]	; (800c2b0 <_dtoa_r+0x650>)
 800c200:	ec41 0b18 	vmov	d8, r0, r1
 800c204:	2200      	movs	r2, #0
 800c206:	4630      	mov	r0, r6
 800c208:	4639      	mov	r1, r7
 800c20a:	f7f4 f9fd 	bl	8000608 <__aeabi_dmul>
 800c20e:	4606      	mov	r6, r0
 800c210:	460f      	mov	r7, r1
 800c212:	e7c4      	b.n	800c19e <_dtoa_r+0x53e>
 800c214:	ec51 0b17 	vmov	r0, r1, d7
 800c218:	f7f4 f9f6 	bl	8000608 <__aeabi_dmul>
 800c21c:	9b02      	ldr	r3, [sp, #8]
 800c21e:	9d00      	ldr	r5, [sp, #0]
 800c220:	930c      	str	r3, [sp, #48]	; 0x30
 800c222:	ec41 0b18 	vmov	d8, r0, r1
 800c226:	4639      	mov	r1, r7
 800c228:	4630      	mov	r0, r6
 800c22a:	f7f4 fc9d 	bl	8000b68 <__aeabi_d2iz>
 800c22e:	9011      	str	r0, [sp, #68]	; 0x44
 800c230:	f7f4 f980 	bl	8000534 <__aeabi_i2d>
 800c234:	4602      	mov	r2, r0
 800c236:	460b      	mov	r3, r1
 800c238:	4630      	mov	r0, r6
 800c23a:	4639      	mov	r1, r7
 800c23c:	f7f4 f82c 	bl	8000298 <__aeabi_dsub>
 800c240:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c242:	3330      	adds	r3, #48	; 0x30
 800c244:	f805 3b01 	strb.w	r3, [r5], #1
 800c248:	9b02      	ldr	r3, [sp, #8]
 800c24a:	429d      	cmp	r5, r3
 800c24c:	4606      	mov	r6, r0
 800c24e:	460f      	mov	r7, r1
 800c250:	f04f 0200 	mov.w	r2, #0
 800c254:	d134      	bne.n	800c2c0 <_dtoa_r+0x660>
 800c256:	4b19      	ldr	r3, [pc, #100]	; (800c2bc <_dtoa_r+0x65c>)
 800c258:	ec51 0b18 	vmov	r0, r1, d8
 800c25c:	f7f4 f81e 	bl	800029c <__adddf3>
 800c260:	4602      	mov	r2, r0
 800c262:	460b      	mov	r3, r1
 800c264:	4630      	mov	r0, r6
 800c266:	4639      	mov	r1, r7
 800c268:	f7f4 fc5e 	bl	8000b28 <__aeabi_dcmpgt>
 800c26c:	2800      	cmp	r0, #0
 800c26e:	d175      	bne.n	800c35c <_dtoa_r+0x6fc>
 800c270:	ec53 2b18 	vmov	r2, r3, d8
 800c274:	4911      	ldr	r1, [pc, #68]	; (800c2bc <_dtoa_r+0x65c>)
 800c276:	2000      	movs	r0, #0
 800c278:	f7f4 f80e 	bl	8000298 <__aeabi_dsub>
 800c27c:	4602      	mov	r2, r0
 800c27e:	460b      	mov	r3, r1
 800c280:	4630      	mov	r0, r6
 800c282:	4639      	mov	r1, r7
 800c284:	f7f4 fc32 	bl	8000aec <__aeabi_dcmplt>
 800c288:	2800      	cmp	r0, #0
 800c28a:	f43f af27 	beq.w	800c0dc <_dtoa_r+0x47c>
 800c28e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c290:	1e6b      	subs	r3, r5, #1
 800c292:	930c      	str	r3, [sp, #48]	; 0x30
 800c294:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c298:	2b30      	cmp	r3, #48	; 0x30
 800c29a:	d0f8      	beq.n	800c28e <_dtoa_r+0x62e>
 800c29c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c2a0:	e04a      	b.n	800c338 <_dtoa_r+0x6d8>
 800c2a2:	bf00      	nop
 800c2a4:	0800f550 	.word	0x0800f550
 800c2a8:	0800f528 	.word	0x0800f528
 800c2ac:	3ff00000 	.word	0x3ff00000
 800c2b0:	40240000 	.word	0x40240000
 800c2b4:	401c0000 	.word	0x401c0000
 800c2b8:	40140000 	.word	0x40140000
 800c2bc:	3fe00000 	.word	0x3fe00000
 800c2c0:	4baf      	ldr	r3, [pc, #700]	; (800c580 <_dtoa_r+0x920>)
 800c2c2:	f7f4 f9a1 	bl	8000608 <__aeabi_dmul>
 800c2c6:	4606      	mov	r6, r0
 800c2c8:	460f      	mov	r7, r1
 800c2ca:	e7ac      	b.n	800c226 <_dtoa_r+0x5c6>
 800c2cc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c2d0:	9d00      	ldr	r5, [sp, #0]
 800c2d2:	4642      	mov	r2, r8
 800c2d4:	464b      	mov	r3, r9
 800c2d6:	4630      	mov	r0, r6
 800c2d8:	4639      	mov	r1, r7
 800c2da:	f7f4 fabf 	bl	800085c <__aeabi_ddiv>
 800c2de:	f7f4 fc43 	bl	8000b68 <__aeabi_d2iz>
 800c2e2:	9002      	str	r0, [sp, #8]
 800c2e4:	f7f4 f926 	bl	8000534 <__aeabi_i2d>
 800c2e8:	4642      	mov	r2, r8
 800c2ea:	464b      	mov	r3, r9
 800c2ec:	f7f4 f98c 	bl	8000608 <__aeabi_dmul>
 800c2f0:	4602      	mov	r2, r0
 800c2f2:	460b      	mov	r3, r1
 800c2f4:	4630      	mov	r0, r6
 800c2f6:	4639      	mov	r1, r7
 800c2f8:	f7f3 ffce 	bl	8000298 <__aeabi_dsub>
 800c2fc:	9e02      	ldr	r6, [sp, #8]
 800c2fe:	9f01      	ldr	r7, [sp, #4]
 800c300:	3630      	adds	r6, #48	; 0x30
 800c302:	f805 6b01 	strb.w	r6, [r5], #1
 800c306:	9e00      	ldr	r6, [sp, #0]
 800c308:	1bae      	subs	r6, r5, r6
 800c30a:	42b7      	cmp	r7, r6
 800c30c:	4602      	mov	r2, r0
 800c30e:	460b      	mov	r3, r1
 800c310:	d137      	bne.n	800c382 <_dtoa_r+0x722>
 800c312:	f7f3 ffc3 	bl	800029c <__adddf3>
 800c316:	4642      	mov	r2, r8
 800c318:	464b      	mov	r3, r9
 800c31a:	4606      	mov	r6, r0
 800c31c:	460f      	mov	r7, r1
 800c31e:	f7f4 fc03 	bl	8000b28 <__aeabi_dcmpgt>
 800c322:	b9c8      	cbnz	r0, 800c358 <_dtoa_r+0x6f8>
 800c324:	4642      	mov	r2, r8
 800c326:	464b      	mov	r3, r9
 800c328:	4630      	mov	r0, r6
 800c32a:	4639      	mov	r1, r7
 800c32c:	f7f4 fbd4 	bl	8000ad8 <__aeabi_dcmpeq>
 800c330:	b110      	cbz	r0, 800c338 <_dtoa_r+0x6d8>
 800c332:	9b02      	ldr	r3, [sp, #8]
 800c334:	07d9      	lsls	r1, r3, #31
 800c336:	d40f      	bmi.n	800c358 <_dtoa_r+0x6f8>
 800c338:	4620      	mov	r0, r4
 800c33a:	4659      	mov	r1, fp
 800c33c:	f001 f876 	bl	800d42c <_Bfree>
 800c340:	2300      	movs	r3, #0
 800c342:	702b      	strb	r3, [r5, #0]
 800c344:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c346:	f10a 0001 	add.w	r0, sl, #1
 800c34a:	6018      	str	r0, [r3, #0]
 800c34c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c34e:	2b00      	cmp	r3, #0
 800c350:	f43f acd8 	beq.w	800bd04 <_dtoa_r+0xa4>
 800c354:	601d      	str	r5, [r3, #0]
 800c356:	e4d5      	b.n	800bd04 <_dtoa_r+0xa4>
 800c358:	f8cd a01c 	str.w	sl, [sp, #28]
 800c35c:	462b      	mov	r3, r5
 800c35e:	461d      	mov	r5, r3
 800c360:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c364:	2a39      	cmp	r2, #57	; 0x39
 800c366:	d108      	bne.n	800c37a <_dtoa_r+0x71a>
 800c368:	9a00      	ldr	r2, [sp, #0]
 800c36a:	429a      	cmp	r2, r3
 800c36c:	d1f7      	bne.n	800c35e <_dtoa_r+0x6fe>
 800c36e:	9a07      	ldr	r2, [sp, #28]
 800c370:	9900      	ldr	r1, [sp, #0]
 800c372:	3201      	adds	r2, #1
 800c374:	9207      	str	r2, [sp, #28]
 800c376:	2230      	movs	r2, #48	; 0x30
 800c378:	700a      	strb	r2, [r1, #0]
 800c37a:	781a      	ldrb	r2, [r3, #0]
 800c37c:	3201      	adds	r2, #1
 800c37e:	701a      	strb	r2, [r3, #0]
 800c380:	e78c      	b.n	800c29c <_dtoa_r+0x63c>
 800c382:	4b7f      	ldr	r3, [pc, #508]	; (800c580 <_dtoa_r+0x920>)
 800c384:	2200      	movs	r2, #0
 800c386:	f7f4 f93f 	bl	8000608 <__aeabi_dmul>
 800c38a:	2200      	movs	r2, #0
 800c38c:	2300      	movs	r3, #0
 800c38e:	4606      	mov	r6, r0
 800c390:	460f      	mov	r7, r1
 800c392:	f7f4 fba1 	bl	8000ad8 <__aeabi_dcmpeq>
 800c396:	2800      	cmp	r0, #0
 800c398:	d09b      	beq.n	800c2d2 <_dtoa_r+0x672>
 800c39a:	e7cd      	b.n	800c338 <_dtoa_r+0x6d8>
 800c39c:	9a08      	ldr	r2, [sp, #32]
 800c39e:	2a00      	cmp	r2, #0
 800c3a0:	f000 80c4 	beq.w	800c52c <_dtoa_r+0x8cc>
 800c3a4:	9a05      	ldr	r2, [sp, #20]
 800c3a6:	2a01      	cmp	r2, #1
 800c3a8:	f300 80a8 	bgt.w	800c4fc <_dtoa_r+0x89c>
 800c3ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c3ae:	2a00      	cmp	r2, #0
 800c3b0:	f000 80a0 	beq.w	800c4f4 <_dtoa_r+0x894>
 800c3b4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c3b8:	9e06      	ldr	r6, [sp, #24]
 800c3ba:	4645      	mov	r5, r8
 800c3bc:	9a04      	ldr	r2, [sp, #16]
 800c3be:	2101      	movs	r1, #1
 800c3c0:	441a      	add	r2, r3
 800c3c2:	4620      	mov	r0, r4
 800c3c4:	4498      	add	r8, r3
 800c3c6:	9204      	str	r2, [sp, #16]
 800c3c8:	f001 f936 	bl	800d638 <__i2b>
 800c3cc:	4607      	mov	r7, r0
 800c3ce:	2d00      	cmp	r5, #0
 800c3d0:	dd0b      	ble.n	800c3ea <_dtoa_r+0x78a>
 800c3d2:	9b04      	ldr	r3, [sp, #16]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	dd08      	ble.n	800c3ea <_dtoa_r+0x78a>
 800c3d8:	42ab      	cmp	r3, r5
 800c3da:	9a04      	ldr	r2, [sp, #16]
 800c3dc:	bfa8      	it	ge
 800c3de:	462b      	movge	r3, r5
 800c3e0:	eba8 0803 	sub.w	r8, r8, r3
 800c3e4:	1aed      	subs	r5, r5, r3
 800c3e6:	1ad3      	subs	r3, r2, r3
 800c3e8:	9304      	str	r3, [sp, #16]
 800c3ea:	9b06      	ldr	r3, [sp, #24]
 800c3ec:	b1fb      	cbz	r3, 800c42e <_dtoa_r+0x7ce>
 800c3ee:	9b08      	ldr	r3, [sp, #32]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	f000 809f 	beq.w	800c534 <_dtoa_r+0x8d4>
 800c3f6:	2e00      	cmp	r6, #0
 800c3f8:	dd11      	ble.n	800c41e <_dtoa_r+0x7be>
 800c3fa:	4639      	mov	r1, r7
 800c3fc:	4632      	mov	r2, r6
 800c3fe:	4620      	mov	r0, r4
 800c400:	f001 f9d6 	bl	800d7b0 <__pow5mult>
 800c404:	465a      	mov	r2, fp
 800c406:	4601      	mov	r1, r0
 800c408:	4607      	mov	r7, r0
 800c40a:	4620      	mov	r0, r4
 800c40c:	f001 f92a 	bl	800d664 <__multiply>
 800c410:	4659      	mov	r1, fp
 800c412:	9007      	str	r0, [sp, #28]
 800c414:	4620      	mov	r0, r4
 800c416:	f001 f809 	bl	800d42c <_Bfree>
 800c41a:	9b07      	ldr	r3, [sp, #28]
 800c41c:	469b      	mov	fp, r3
 800c41e:	9b06      	ldr	r3, [sp, #24]
 800c420:	1b9a      	subs	r2, r3, r6
 800c422:	d004      	beq.n	800c42e <_dtoa_r+0x7ce>
 800c424:	4659      	mov	r1, fp
 800c426:	4620      	mov	r0, r4
 800c428:	f001 f9c2 	bl	800d7b0 <__pow5mult>
 800c42c:	4683      	mov	fp, r0
 800c42e:	2101      	movs	r1, #1
 800c430:	4620      	mov	r0, r4
 800c432:	f001 f901 	bl	800d638 <__i2b>
 800c436:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c438:	2b00      	cmp	r3, #0
 800c43a:	4606      	mov	r6, r0
 800c43c:	dd7c      	ble.n	800c538 <_dtoa_r+0x8d8>
 800c43e:	461a      	mov	r2, r3
 800c440:	4601      	mov	r1, r0
 800c442:	4620      	mov	r0, r4
 800c444:	f001 f9b4 	bl	800d7b0 <__pow5mult>
 800c448:	9b05      	ldr	r3, [sp, #20]
 800c44a:	2b01      	cmp	r3, #1
 800c44c:	4606      	mov	r6, r0
 800c44e:	dd76      	ble.n	800c53e <_dtoa_r+0x8de>
 800c450:	2300      	movs	r3, #0
 800c452:	9306      	str	r3, [sp, #24]
 800c454:	6933      	ldr	r3, [r6, #16]
 800c456:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c45a:	6918      	ldr	r0, [r3, #16]
 800c45c:	f001 f89c 	bl	800d598 <__hi0bits>
 800c460:	f1c0 0020 	rsb	r0, r0, #32
 800c464:	9b04      	ldr	r3, [sp, #16]
 800c466:	4418      	add	r0, r3
 800c468:	f010 001f 	ands.w	r0, r0, #31
 800c46c:	f000 8086 	beq.w	800c57c <_dtoa_r+0x91c>
 800c470:	f1c0 0320 	rsb	r3, r0, #32
 800c474:	2b04      	cmp	r3, #4
 800c476:	dd7f      	ble.n	800c578 <_dtoa_r+0x918>
 800c478:	f1c0 001c 	rsb	r0, r0, #28
 800c47c:	9b04      	ldr	r3, [sp, #16]
 800c47e:	4403      	add	r3, r0
 800c480:	4480      	add	r8, r0
 800c482:	4405      	add	r5, r0
 800c484:	9304      	str	r3, [sp, #16]
 800c486:	f1b8 0f00 	cmp.w	r8, #0
 800c48a:	dd05      	ble.n	800c498 <_dtoa_r+0x838>
 800c48c:	4659      	mov	r1, fp
 800c48e:	4642      	mov	r2, r8
 800c490:	4620      	mov	r0, r4
 800c492:	f001 f9e7 	bl	800d864 <__lshift>
 800c496:	4683      	mov	fp, r0
 800c498:	9b04      	ldr	r3, [sp, #16]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	dd05      	ble.n	800c4aa <_dtoa_r+0x84a>
 800c49e:	4631      	mov	r1, r6
 800c4a0:	461a      	mov	r2, r3
 800c4a2:	4620      	mov	r0, r4
 800c4a4:	f001 f9de 	bl	800d864 <__lshift>
 800c4a8:	4606      	mov	r6, r0
 800c4aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	d069      	beq.n	800c584 <_dtoa_r+0x924>
 800c4b0:	4631      	mov	r1, r6
 800c4b2:	4658      	mov	r0, fp
 800c4b4:	f001 fa42 	bl	800d93c <__mcmp>
 800c4b8:	2800      	cmp	r0, #0
 800c4ba:	da63      	bge.n	800c584 <_dtoa_r+0x924>
 800c4bc:	2300      	movs	r3, #0
 800c4be:	4659      	mov	r1, fp
 800c4c0:	220a      	movs	r2, #10
 800c4c2:	4620      	mov	r0, r4
 800c4c4:	f000 ffd4 	bl	800d470 <__multadd>
 800c4c8:	9b08      	ldr	r3, [sp, #32]
 800c4ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c4ce:	4683      	mov	fp, r0
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	f000 818f 	beq.w	800c7f4 <_dtoa_r+0xb94>
 800c4d6:	4639      	mov	r1, r7
 800c4d8:	2300      	movs	r3, #0
 800c4da:	220a      	movs	r2, #10
 800c4dc:	4620      	mov	r0, r4
 800c4de:	f000 ffc7 	bl	800d470 <__multadd>
 800c4e2:	f1b9 0f00 	cmp.w	r9, #0
 800c4e6:	4607      	mov	r7, r0
 800c4e8:	f300 808e 	bgt.w	800c608 <_dtoa_r+0x9a8>
 800c4ec:	9b05      	ldr	r3, [sp, #20]
 800c4ee:	2b02      	cmp	r3, #2
 800c4f0:	dc50      	bgt.n	800c594 <_dtoa_r+0x934>
 800c4f2:	e089      	b.n	800c608 <_dtoa_r+0x9a8>
 800c4f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c4f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c4fa:	e75d      	b.n	800c3b8 <_dtoa_r+0x758>
 800c4fc:	9b01      	ldr	r3, [sp, #4]
 800c4fe:	1e5e      	subs	r6, r3, #1
 800c500:	9b06      	ldr	r3, [sp, #24]
 800c502:	42b3      	cmp	r3, r6
 800c504:	bfbf      	itttt	lt
 800c506:	9b06      	ldrlt	r3, [sp, #24]
 800c508:	9606      	strlt	r6, [sp, #24]
 800c50a:	1af2      	sublt	r2, r6, r3
 800c50c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800c50e:	bfb6      	itet	lt
 800c510:	189b      	addlt	r3, r3, r2
 800c512:	1b9e      	subge	r6, r3, r6
 800c514:	930d      	strlt	r3, [sp, #52]	; 0x34
 800c516:	9b01      	ldr	r3, [sp, #4]
 800c518:	bfb8      	it	lt
 800c51a:	2600      	movlt	r6, #0
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	bfb5      	itete	lt
 800c520:	eba8 0503 	sublt.w	r5, r8, r3
 800c524:	9b01      	ldrge	r3, [sp, #4]
 800c526:	2300      	movlt	r3, #0
 800c528:	4645      	movge	r5, r8
 800c52a:	e747      	b.n	800c3bc <_dtoa_r+0x75c>
 800c52c:	9e06      	ldr	r6, [sp, #24]
 800c52e:	9f08      	ldr	r7, [sp, #32]
 800c530:	4645      	mov	r5, r8
 800c532:	e74c      	b.n	800c3ce <_dtoa_r+0x76e>
 800c534:	9a06      	ldr	r2, [sp, #24]
 800c536:	e775      	b.n	800c424 <_dtoa_r+0x7c4>
 800c538:	9b05      	ldr	r3, [sp, #20]
 800c53a:	2b01      	cmp	r3, #1
 800c53c:	dc18      	bgt.n	800c570 <_dtoa_r+0x910>
 800c53e:	9b02      	ldr	r3, [sp, #8]
 800c540:	b9b3      	cbnz	r3, 800c570 <_dtoa_r+0x910>
 800c542:	9b03      	ldr	r3, [sp, #12]
 800c544:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c548:	b9a3      	cbnz	r3, 800c574 <_dtoa_r+0x914>
 800c54a:	9b03      	ldr	r3, [sp, #12]
 800c54c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c550:	0d1b      	lsrs	r3, r3, #20
 800c552:	051b      	lsls	r3, r3, #20
 800c554:	b12b      	cbz	r3, 800c562 <_dtoa_r+0x902>
 800c556:	9b04      	ldr	r3, [sp, #16]
 800c558:	3301      	adds	r3, #1
 800c55a:	9304      	str	r3, [sp, #16]
 800c55c:	f108 0801 	add.w	r8, r8, #1
 800c560:	2301      	movs	r3, #1
 800c562:	9306      	str	r3, [sp, #24]
 800c564:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c566:	2b00      	cmp	r3, #0
 800c568:	f47f af74 	bne.w	800c454 <_dtoa_r+0x7f4>
 800c56c:	2001      	movs	r0, #1
 800c56e:	e779      	b.n	800c464 <_dtoa_r+0x804>
 800c570:	2300      	movs	r3, #0
 800c572:	e7f6      	b.n	800c562 <_dtoa_r+0x902>
 800c574:	9b02      	ldr	r3, [sp, #8]
 800c576:	e7f4      	b.n	800c562 <_dtoa_r+0x902>
 800c578:	d085      	beq.n	800c486 <_dtoa_r+0x826>
 800c57a:	4618      	mov	r0, r3
 800c57c:	301c      	adds	r0, #28
 800c57e:	e77d      	b.n	800c47c <_dtoa_r+0x81c>
 800c580:	40240000 	.word	0x40240000
 800c584:	9b01      	ldr	r3, [sp, #4]
 800c586:	2b00      	cmp	r3, #0
 800c588:	dc38      	bgt.n	800c5fc <_dtoa_r+0x99c>
 800c58a:	9b05      	ldr	r3, [sp, #20]
 800c58c:	2b02      	cmp	r3, #2
 800c58e:	dd35      	ble.n	800c5fc <_dtoa_r+0x99c>
 800c590:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800c594:	f1b9 0f00 	cmp.w	r9, #0
 800c598:	d10d      	bne.n	800c5b6 <_dtoa_r+0x956>
 800c59a:	4631      	mov	r1, r6
 800c59c:	464b      	mov	r3, r9
 800c59e:	2205      	movs	r2, #5
 800c5a0:	4620      	mov	r0, r4
 800c5a2:	f000 ff65 	bl	800d470 <__multadd>
 800c5a6:	4601      	mov	r1, r0
 800c5a8:	4606      	mov	r6, r0
 800c5aa:	4658      	mov	r0, fp
 800c5ac:	f001 f9c6 	bl	800d93c <__mcmp>
 800c5b0:	2800      	cmp	r0, #0
 800c5b2:	f73f adbd 	bgt.w	800c130 <_dtoa_r+0x4d0>
 800c5b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5b8:	9d00      	ldr	r5, [sp, #0]
 800c5ba:	ea6f 0a03 	mvn.w	sl, r3
 800c5be:	f04f 0800 	mov.w	r8, #0
 800c5c2:	4631      	mov	r1, r6
 800c5c4:	4620      	mov	r0, r4
 800c5c6:	f000 ff31 	bl	800d42c <_Bfree>
 800c5ca:	2f00      	cmp	r7, #0
 800c5cc:	f43f aeb4 	beq.w	800c338 <_dtoa_r+0x6d8>
 800c5d0:	f1b8 0f00 	cmp.w	r8, #0
 800c5d4:	d005      	beq.n	800c5e2 <_dtoa_r+0x982>
 800c5d6:	45b8      	cmp	r8, r7
 800c5d8:	d003      	beq.n	800c5e2 <_dtoa_r+0x982>
 800c5da:	4641      	mov	r1, r8
 800c5dc:	4620      	mov	r0, r4
 800c5de:	f000 ff25 	bl	800d42c <_Bfree>
 800c5e2:	4639      	mov	r1, r7
 800c5e4:	4620      	mov	r0, r4
 800c5e6:	f000 ff21 	bl	800d42c <_Bfree>
 800c5ea:	e6a5      	b.n	800c338 <_dtoa_r+0x6d8>
 800c5ec:	2600      	movs	r6, #0
 800c5ee:	4637      	mov	r7, r6
 800c5f0:	e7e1      	b.n	800c5b6 <_dtoa_r+0x956>
 800c5f2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c5f4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c5f8:	4637      	mov	r7, r6
 800c5fa:	e599      	b.n	800c130 <_dtoa_r+0x4d0>
 800c5fc:	9b08      	ldr	r3, [sp, #32]
 800c5fe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800c602:	2b00      	cmp	r3, #0
 800c604:	f000 80fd 	beq.w	800c802 <_dtoa_r+0xba2>
 800c608:	2d00      	cmp	r5, #0
 800c60a:	dd05      	ble.n	800c618 <_dtoa_r+0x9b8>
 800c60c:	4639      	mov	r1, r7
 800c60e:	462a      	mov	r2, r5
 800c610:	4620      	mov	r0, r4
 800c612:	f001 f927 	bl	800d864 <__lshift>
 800c616:	4607      	mov	r7, r0
 800c618:	9b06      	ldr	r3, [sp, #24]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d05c      	beq.n	800c6d8 <_dtoa_r+0xa78>
 800c61e:	6879      	ldr	r1, [r7, #4]
 800c620:	4620      	mov	r0, r4
 800c622:	f000 fec3 	bl	800d3ac <_Balloc>
 800c626:	4605      	mov	r5, r0
 800c628:	b928      	cbnz	r0, 800c636 <_dtoa_r+0x9d6>
 800c62a:	4b80      	ldr	r3, [pc, #512]	; (800c82c <_dtoa_r+0xbcc>)
 800c62c:	4602      	mov	r2, r0
 800c62e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c632:	f7ff bb2e 	b.w	800bc92 <_dtoa_r+0x32>
 800c636:	693a      	ldr	r2, [r7, #16]
 800c638:	3202      	adds	r2, #2
 800c63a:	0092      	lsls	r2, r2, #2
 800c63c:	f107 010c 	add.w	r1, r7, #12
 800c640:	300c      	adds	r0, #12
 800c642:	f000 fea5 	bl	800d390 <memcpy>
 800c646:	2201      	movs	r2, #1
 800c648:	4629      	mov	r1, r5
 800c64a:	4620      	mov	r0, r4
 800c64c:	f001 f90a 	bl	800d864 <__lshift>
 800c650:	9b00      	ldr	r3, [sp, #0]
 800c652:	3301      	adds	r3, #1
 800c654:	9301      	str	r3, [sp, #4]
 800c656:	9b00      	ldr	r3, [sp, #0]
 800c658:	444b      	add	r3, r9
 800c65a:	9307      	str	r3, [sp, #28]
 800c65c:	9b02      	ldr	r3, [sp, #8]
 800c65e:	f003 0301 	and.w	r3, r3, #1
 800c662:	46b8      	mov	r8, r7
 800c664:	9306      	str	r3, [sp, #24]
 800c666:	4607      	mov	r7, r0
 800c668:	9b01      	ldr	r3, [sp, #4]
 800c66a:	4631      	mov	r1, r6
 800c66c:	3b01      	subs	r3, #1
 800c66e:	4658      	mov	r0, fp
 800c670:	9302      	str	r3, [sp, #8]
 800c672:	f7ff fa67 	bl	800bb44 <quorem>
 800c676:	4603      	mov	r3, r0
 800c678:	3330      	adds	r3, #48	; 0x30
 800c67a:	9004      	str	r0, [sp, #16]
 800c67c:	4641      	mov	r1, r8
 800c67e:	4658      	mov	r0, fp
 800c680:	9308      	str	r3, [sp, #32]
 800c682:	f001 f95b 	bl	800d93c <__mcmp>
 800c686:	463a      	mov	r2, r7
 800c688:	4681      	mov	r9, r0
 800c68a:	4631      	mov	r1, r6
 800c68c:	4620      	mov	r0, r4
 800c68e:	f001 f971 	bl	800d974 <__mdiff>
 800c692:	68c2      	ldr	r2, [r0, #12]
 800c694:	9b08      	ldr	r3, [sp, #32]
 800c696:	4605      	mov	r5, r0
 800c698:	bb02      	cbnz	r2, 800c6dc <_dtoa_r+0xa7c>
 800c69a:	4601      	mov	r1, r0
 800c69c:	4658      	mov	r0, fp
 800c69e:	f001 f94d 	bl	800d93c <__mcmp>
 800c6a2:	9b08      	ldr	r3, [sp, #32]
 800c6a4:	4602      	mov	r2, r0
 800c6a6:	4629      	mov	r1, r5
 800c6a8:	4620      	mov	r0, r4
 800c6aa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800c6ae:	f000 febd 	bl	800d42c <_Bfree>
 800c6b2:	9b05      	ldr	r3, [sp, #20]
 800c6b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c6b6:	9d01      	ldr	r5, [sp, #4]
 800c6b8:	ea43 0102 	orr.w	r1, r3, r2
 800c6bc:	9b06      	ldr	r3, [sp, #24]
 800c6be:	430b      	orrs	r3, r1
 800c6c0:	9b08      	ldr	r3, [sp, #32]
 800c6c2:	d10d      	bne.n	800c6e0 <_dtoa_r+0xa80>
 800c6c4:	2b39      	cmp	r3, #57	; 0x39
 800c6c6:	d029      	beq.n	800c71c <_dtoa_r+0xabc>
 800c6c8:	f1b9 0f00 	cmp.w	r9, #0
 800c6cc:	dd01      	ble.n	800c6d2 <_dtoa_r+0xa72>
 800c6ce:	9b04      	ldr	r3, [sp, #16]
 800c6d0:	3331      	adds	r3, #49	; 0x31
 800c6d2:	9a02      	ldr	r2, [sp, #8]
 800c6d4:	7013      	strb	r3, [r2, #0]
 800c6d6:	e774      	b.n	800c5c2 <_dtoa_r+0x962>
 800c6d8:	4638      	mov	r0, r7
 800c6da:	e7b9      	b.n	800c650 <_dtoa_r+0x9f0>
 800c6dc:	2201      	movs	r2, #1
 800c6de:	e7e2      	b.n	800c6a6 <_dtoa_r+0xa46>
 800c6e0:	f1b9 0f00 	cmp.w	r9, #0
 800c6e4:	db06      	blt.n	800c6f4 <_dtoa_r+0xa94>
 800c6e6:	9905      	ldr	r1, [sp, #20]
 800c6e8:	ea41 0909 	orr.w	r9, r1, r9
 800c6ec:	9906      	ldr	r1, [sp, #24]
 800c6ee:	ea59 0101 	orrs.w	r1, r9, r1
 800c6f2:	d120      	bne.n	800c736 <_dtoa_r+0xad6>
 800c6f4:	2a00      	cmp	r2, #0
 800c6f6:	ddec      	ble.n	800c6d2 <_dtoa_r+0xa72>
 800c6f8:	4659      	mov	r1, fp
 800c6fa:	2201      	movs	r2, #1
 800c6fc:	4620      	mov	r0, r4
 800c6fe:	9301      	str	r3, [sp, #4]
 800c700:	f001 f8b0 	bl	800d864 <__lshift>
 800c704:	4631      	mov	r1, r6
 800c706:	4683      	mov	fp, r0
 800c708:	f001 f918 	bl	800d93c <__mcmp>
 800c70c:	2800      	cmp	r0, #0
 800c70e:	9b01      	ldr	r3, [sp, #4]
 800c710:	dc02      	bgt.n	800c718 <_dtoa_r+0xab8>
 800c712:	d1de      	bne.n	800c6d2 <_dtoa_r+0xa72>
 800c714:	07da      	lsls	r2, r3, #31
 800c716:	d5dc      	bpl.n	800c6d2 <_dtoa_r+0xa72>
 800c718:	2b39      	cmp	r3, #57	; 0x39
 800c71a:	d1d8      	bne.n	800c6ce <_dtoa_r+0xa6e>
 800c71c:	9a02      	ldr	r2, [sp, #8]
 800c71e:	2339      	movs	r3, #57	; 0x39
 800c720:	7013      	strb	r3, [r2, #0]
 800c722:	462b      	mov	r3, r5
 800c724:	461d      	mov	r5, r3
 800c726:	3b01      	subs	r3, #1
 800c728:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c72c:	2a39      	cmp	r2, #57	; 0x39
 800c72e:	d050      	beq.n	800c7d2 <_dtoa_r+0xb72>
 800c730:	3201      	adds	r2, #1
 800c732:	701a      	strb	r2, [r3, #0]
 800c734:	e745      	b.n	800c5c2 <_dtoa_r+0x962>
 800c736:	2a00      	cmp	r2, #0
 800c738:	dd03      	ble.n	800c742 <_dtoa_r+0xae2>
 800c73a:	2b39      	cmp	r3, #57	; 0x39
 800c73c:	d0ee      	beq.n	800c71c <_dtoa_r+0xabc>
 800c73e:	3301      	adds	r3, #1
 800c740:	e7c7      	b.n	800c6d2 <_dtoa_r+0xa72>
 800c742:	9a01      	ldr	r2, [sp, #4]
 800c744:	9907      	ldr	r1, [sp, #28]
 800c746:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c74a:	428a      	cmp	r2, r1
 800c74c:	d02a      	beq.n	800c7a4 <_dtoa_r+0xb44>
 800c74e:	4659      	mov	r1, fp
 800c750:	2300      	movs	r3, #0
 800c752:	220a      	movs	r2, #10
 800c754:	4620      	mov	r0, r4
 800c756:	f000 fe8b 	bl	800d470 <__multadd>
 800c75a:	45b8      	cmp	r8, r7
 800c75c:	4683      	mov	fp, r0
 800c75e:	f04f 0300 	mov.w	r3, #0
 800c762:	f04f 020a 	mov.w	r2, #10
 800c766:	4641      	mov	r1, r8
 800c768:	4620      	mov	r0, r4
 800c76a:	d107      	bne.n	800c77c <_dtoa_r+0xb1c>
 800c76c:	f000 fe80 	bl	800d470 <__multadd>
 800c770:	4680      	mov	r8, r0
 800c772:	4607      	mov	r7, r0
 800c774:	9b01      	ldr	r3, [sp, #4]
 800c776:	3301      	adds	r3, #1
 800c778:	9301      	str	r3, [sp, #4]
 800c77a:	e775      	b.n	800c668 <_dtoa_r+0xa08>
 800c77c:	f000 fe78 	bl	800d470 <__multadd>
 800c780:	4639      	mov	r1, r7
 800c782:	4680      	mov	r8, r0
 800c784:	2300      	movs	r3, #0
 800c786:	220a      	movs	r2, #10
 800c788:	4620      	mov	r0, r4
 800c78a:	f000 fe71 	bl	800d470 <__multadd>
 800c78e:	4607      	mov	r7, r0
 800c790:	e7f0      	b.n	800c774 <_dtoa_r+0xb14>
 800c792:	f1b9 0f00 	cmp.w	r9, #0
 800c796:	9a00      	ldr	r2, [sp, #0]
 800c798:	bfcc      	ite	gt
 800c79a:	464d      	movgt	r5, r9
 800c79c:	2501      	movle	r5, #1
 800c79e:	4415      	add	r5, r2
 800c7a0:	f04f 0800 	mov.w	r8, #0
 800c7a4:	4659      	mov	r1, fp
 800c7a6:	2201      	movs	r2, #1
 800c7a8:	4620      	mov	r0, r4
 800c7aa:	9301      	str	r3, [sp, #4]
 800c7ac:	f001 f85a 	bl	800d864 <__lshift>
 800c7b0:	4631      	mov	r1, r6
 800c7b2:	4683      	mov	fp, r0
 800c7b4:	f001 f8c2 	bl	800d93c <__mcmp>
 800c7b8:	2800      	cmp	r0, #0
 800c7ba:	dcb2      	bgt.n	800c722 <_dtoa_r+0xac2>
 800c7bc:	d102      	bne.n	800c7c4 <_dtoa_r+0xb64>
 800c7be:	9b01      	ldr	r3, [sp, #4]
 800c7c0:	07db      	lsls	r3, r3, #31
 800c7c2:	d4ae      	bmi.n	800c722 <_dtoa_r+0xac2>
 800c7c4:	462b      	mov	r3, r5
 800c7c6:	461d      	mov	r5, r3
 800c7c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c7cc:	2a30      	cmp	r2, #48	; 0x30
 800c7ce:	d0fa      	beq.n	800c7c6 <_dtoa_r+0xb66>
 800c7d0:	e6f7      	b.n	800c5c2 <_dtoa_r+0x962>
 800c7d2:	9a00      	ldr	r2, [sp, #0]
 800c7d4:	429a      	cmp	r2, r3
 800c7d6:	d1a5      	bne.n	800c724 <_dtoa_r+0xac4>
 800c7d8:	f10a 0a01 	add.w	sl, sl, #1
 800c7dc:	2331      	movs	r3, #49	; 0x31
 800c7de:	e779      	b.n	800c6d4 <_dtoa_r+0xa74>
 800c7e0:	4b13      	ldr	r3, [pc, #76]	; (800c830 <_dtoa_r+0xbd0>)
 800c7e2:	f7ff baaf 	b.w	800bd44 <_dtoa_r+0xe4>
 800c7e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	f47f aa86 	bne.w	800bcfa <_dtoa_r+0x9a>
 800c7ee:	4b11      	ldr	r3, [pc, #68]	; (800c834 <_dtoa_r+0xbd4>)
 800c7f0:	f7ff baa8 	b.w	800bd44 <_dtoa_r+0xe4>
 800c7f4:	f1b9 0f00 	cmp.w	r9, #0
 800c7f8:	dc03      	bgt.n	800c802 <_dtoa_r+0xba2>
 800c7fa:	9b05      	ldr	r3, [sp, #20]
 800c7fc:	2b02      	cmp	r3, #2
 800c7fe:	f73f aec9 	bgt.w	800c594 <_dtoa_r+0x934>
 800c802:	9d00      	ldr	r5, [sp, #0]
 800c804:	4631      	mov	r1, r6
 800c806:	4658      	mov	r0, fp
 800c808:	f7ff f99c 	bl	800bb44 <quorem>
 800c80c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c810:	f805 3b01 	strb.w	r3, [r5], #1
 800c814:	9a00      	ldr	r2, [sp, #0]
 800c816:	1aaa      	subs	r2, r5, r2
 800c818:	4591      	cmp	r9, r2
 800c81a:	ddba      	ble.n	800c792 <_dtoa_r+0xb32>
 800c81c:	4659      	mov	r1, fp
 800c81e:	2300      	movs	r3, #0
 800c820:	220a      	movs	r2, #10
 800c822:	4620      	mov	r0, r4
 800c824:	f000 fe24 	bl	800d470 <__multadd>
 800c828:	4683      	mov	fp, r0
 800c82a:	e7eb      	b.n	800c804 <_dtoa_r+0xba4>
 800c82c:	0800f3d3 	.word	0x0800f3d3
 800c830:	0800f2dc 	.word	0x0800f2dc
 800c834:	0800f350 	.word	0x0800f350

0800c838 <__sflush_r>:
 800c838:	898a      	ldrh	r2, [r1, #12]
 800c83a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c83e:	4605      	mov	r5, r0
 800c840:	0710      	lsls	r0, r2, #28
 800c842:	460c      	mov	r4, r1
 800c844:	d458      	bmi.n	800c8f8 <__sflush_r+0xc0>
 800c846:	684b      	ldr	r3, [r1, #4]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	dc05      	bgt.n	800c858 <__sflush_r+0x20>
 800c84c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c84e:	2b00      	cmp	r3, #0
 800c850:	dc02      	bgt.n	800c858 <__sflush_r+0x20>
 800c852:	2000      	movs	r0, #0
 800c854:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c858:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c85a:	2e00      	cmp	r6, #0
 800c85c:	d0f9      	beq.n	800c852 <__sflush_r+0x1a>
 800c85e:	2300      	movs	r3, #0
 800c860:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c864:	682f      	ldr	r7, [r5, #0]
 800c866:	602b      	str	r3, [r5, #0]
 800c868:	d032      	beq.n	800c8d0 <__sflush_r+0x98>
 800c86a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c86c:	89a3      	ldrh	r3, [r4, #12]
 800c86e:	075a      	lsls	r2, r3, #29
 800c870:	d505      	bpl.n	800c87e <__sflush_r+0x46>
 800c872:	6863      	ldr	r3, [r4, #4]
 800c874:	1ac0      	subs	r0, r0, r3
 800c876:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c878:	b10b      	cbz	r3, 800c87e <__sflush_r+0x46>
 800c87a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c87c:	1ac0      	subs	r0, r0, r3
 800c87e:	2300      	movs	r3, #0
 800c880:	4602      	mov	r2, r0
 800c882:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c884:	6a21      	ldr	r1, [r4, #32]
 800c886:	4628      	mov	r0, r5
 800c888:	47b0      	blx	r6
 800c88a:	1c43      	adds	r3, r0, #1
 800c88c:	89a3      	ldrh	r3, [r4, #12]
 800c88e:	d106      	bne.n	800c89e <__sflush_r+0x66>
 800c890:	6829      	ldr	r1, [r5, #0]
 800c892:	291d      	cmp	r1, #29
 800c894:	d82c      	bhi.n	800c8f0 <__sflush_r+0xb8>
 800c896:	4a2a      	ldr	r2, [pc, #168]	; (800c940 <__sflush_r+0x108>)
 800c898:	40ca      	lsrs	r2, r1
 800c89a:	07d6      	lsls	r6, r2, #31
 800c89c:	d528      	bpl.n	800c8f0 <__sflush_r+0xb8>
 800c89e:	2200      	movs	r2, #0
 800c8a0:	6062      	str	r2, [r4, #4]
 800c8a2:	04d9      	lsls	r1, r3, #19
 800c8a4:	6922      	ldr	r2, [r4, #16]
 800c8a6:	6022      	str	r2, [r4, #0]
 800c8a8:	d504      	bpl.n	800c8b4 <__sflush_r+0x7c>
 800c8aa:	1c42      	adds	r2, r0, #1
 800c8ac:	d101      	bne.n	800c8b2 <__sflush_r+0x7a>
 800c8ae:	682b      	ldr	r3, [r5, #0]
 800c8b0:	b903      	cbnz	r3, 800c8b4 <__sflush_r+0x7c>
 800c8b2:	6560      	str	r0, [r4, #84]	; 0x54
 800c8b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c8b6:	602f      	str	r7, [r5, #0]
 800c8b8:	2900      	cmp	r1, #0
 800c8ba:	d0ca      	beq.n	800c852 <__sflush_r+0x1a>
 800c8bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c8c0:	4299      	cmp	r1, r3
 800c8c2:	d002      	beq.n	800c8ca <__sflush_r+0x92>
 800c8c4:	4628      	mov	r0, r5
 800c8c6:	f001 fa3b 	bl	800dd40 <_free_r>
 800c8ca:	2000      	movs	r0, #0
 800c8cc:	6360      	str	r0, [r4, #52]	; 0x34
 800c8ce:	e7c1      	b.n	800c854 <__sflush_r+0x1c>
 800c8d0:	6a21      	ldr	r1, [r4, #32]
 800c8d2:	2301      	movs	r3, #1
 800c8d4:	4628      	mov	r0, r5
 800c8d6:	47b0      	blx	r6
 800c8d8:	1c41      	adds	r1, r0, #1
 800c8da:	d1c7      	bne.n	800c86c <__sflush_r+0x34>
 800c8dc:	682b      	ldr	r3, [r5, #0]
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d0c4      	beq.n	800c86c <__sflush_r+0x34>
 800c8e2:	2b1d      	cmp	r3, #29
 800c8e4:	d001      	beq.n	800c8ea <__sflush_r+0xb2>
 800c8e6:	2b16      	cmp	r3, #22
 800c8e8:	d101      	bne.n	800c8ee <__sflush_r+0xb6>
 800c8ea:	602f      	str	r7, [r5, #0]
 800c8ec:	e7b1      	b.n	800c852 <__sflush_r+0x1a>
 800c8ee:	89a3      	ldrh	r3, [r4, #12]
 800c8f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8f4:	81a3      	strh	r3, [r4, #12]
 800c8f6:	e7ad      	b.n	800c854 <__sflush_r+0x1c>
 800c8f8:	690f      	ldr	r7, [r1, #16]
 800c8fa:	2f00      	cmp	r7, #0
 800c8fc:	d0a9      	beq.n	800c852 <__sflush_r+0x1a>
 800c8fe:	0793      	lsls	r3, r2, #30
 800c900:	680e      	ldr	r6, [r1, #0]
 800c902:	bf08      	it	eq
 800c904:	694b      	ldreq	r3, [r1, #20]
 800c906:	600f      	str	r7, [r1, #0]
 800c908:	bf18      	it	ne
 800c90a:	2300      	movne	r3, #0
 800c90c:	eba6 0807 	sub.w	r8, r6, r7
 800c910:	608b      	str	r3, [r1, #8]
 800c912:	f1b8 0f00 	cmp.w	r8, #0
 800c916:	dd9c      	ble.n	800c852 <__sflush_r+0x1a>
 800c918:	6a21      	ldr	r1, [r4, #32]
 800c91a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c91c:	4643      	mov	r3, r8
 800c91e:	463a      	mov	r2, r7
 800c920:	4628      	mov	r0, r5
 800c922:	47b0      	blx	r6
 800c924:	2800      	cmp	r0, #0
 800c926:	dc06      	bgt.n	800c936 <__sflush_r+0xfe>
 800c928:	89a3      	ldrh	r3, [r4, #12]
 800c92a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c92e:	81a3      	strh	r3, [r4, #12]
 800c930:	f04f 30ff 	mov.w	r0, #4294967295
 800c934:	e78e      	b.n	800c854 <__sflush_r+0x1c>
 800c936:	4407      	add	r7, r0
 800c938:	eba8 0800 	sub.w	r8, r8, r0
 800c93c:	e7e9      	b.n	800c912 <__sflush_r+0xda>
 800c93e:	bf00      	nop
 800c940:	20400001 	.word	0x20400001

0800c944 <_fflush_r>:
 800c944:	b538      	push	{r3, r4, r5, lr}
 800c946:	690b      	ldr	r3, [r1, #16]
 800c948:	4605      	mov	r5, r0
 800c94a:	460c      	mov	r4, r1
 800c94c:	b913      	cbnz	r3, 800c954 <_fflush_r+0x10>
 800c94e:	2500      	movs	r5, #0
 800c950:	4628      	mov	r0, r5
 800c952:	bd38      	pop	{r3, r4, r5, pc}
 800c954:	b118      	cbz	r0, 800c95e <_fflush_r+0x1a>
 800c956:	6983      	ldr	r3, [r0, #24]
 800c958:	b90b      	cbnz	r3, 800c95e <_fflush_r+0x1a>
 800c95a:	f000 f887 	bl	800ca6c <__sinit>
 800c95e:	4b14      	ldr	r3, [pc, #80]	; (800c9b0 <_fflush_r+0x6c>)
 800c960:	429c      	cmp	r4, r3
 800c962:	d11b      	bne.n	800c99c <_fflush_r+0x58>
 800c964:	686c      	ldr	r4, [r5, #4]
 800c966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d0ef      	beq.n	800c94e <_fflush_r+0xa>
 800c96e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c970:	07d0      	lsls	r0, r2, #31
 800c972:	d404      	bmi.n	800c97e <_fflush_r+0x3a>
 800c974:	0599      	lsls	r1, r3, #22
 800c976:	d402      	bmi.n	800c97e <_fflush_r+0x3a>
 800c978:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c97a:	f000 fc88 	bl	800d28e <__retarget_lock_acquire_recursive>
 800c97e:	4628      	mov	r0, r5
 800c980:	4621      	mov	r1, r4
 800c982:	f7ff ff59 	bl	800c838 <__sflush_r>
 800c986:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c988:	07da      	lsls	r2, r3, #31
 800c98a:	4605      	mov	r5, r0
 800c98c:	d4e0      	bmi.n	800c950 <_fflush_r+0xc>
 800c98e:	89a3      	ldrh	r3, [r4, #12]
 800c990:	059b      	lsls	r3, r3, #22
 800c992:	d4dd      	bmi.n	800c950 <_fflush_r+0xc>
 800c994:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c996:	f000 fc7b 	bl	800d290 <__retarget_lock_release_recursive>
 800c99a:	e7d9      	b.n	800c950 <_fflush_r+0xc>
 800c99c:	4b05      	ldr	r3, [pc, #20]	; (800c9b4 <_fflush_r+0x70>)
 800c99e:	429c      	cmp	r4, r3
 800c9a0:	d101      	bne.n	800c9a6 <_fflush_r+0x62>
 800c9a2:	68ac      	ldr	r4, [r5, #8]
 800c9a4:	e7df      	b.n	800c966 <_fflush_r+0x22>
 800c9a6:	4b04      	ldr	r3, [pc, #16]	; (800c9b8 <_fflush_r+0x74>)
 800c9a8:	429c      	cmp	r4, r3
 800c9aa:	bf08      	it	eq
 800c9ac:	68ec      	ldreq	r4, [r5, #12]
 800c9ae:	e7da      	b.n	800c966 <_fflush_r+0x22>
 800c9b0:	0800f404 	.word	0x0800f404
 800c9b4:	0800f424 	.word	0x0800f424
 800c9b8:	0800f3e4 	.word	0x0800f3e4

0800c9bc <std>:
 800c9bc:	2300      	movs	r3, #0
 800c9be:	b510      	push	{r4, lr}
 800c9c0:	4604      	mov	r4, r0
 800c9c2:	e9c0 3300 	strd	r3, r3, [r0]
 800c9c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c9ca:	6083      	str	r3, [r0, #8]
 800c9cc:	8181      	strh	r1, [r0, #12]
 800c9ce:	6643      	str	r3, [r0, #100]	; 0x64
 800c9d0:	81c2      	strh	r2, [r0, #14]
 800c9d2:	6183      	str	r3, [r0, #24]
 800c9d4:	4619      	mov	r1, r3
 800c9d6:	2208      	movs	r2, #8
 800c9d8:	305c      	adds	r0, #92	; 0x5c
 800c9da:	f7fd fc87 	bl	800a2ec <memset>
 800c9de:	4b05      	ldr	r3, [pc, #20]	; (800c9f4 <std+0x38>)
 800c9e0:	6263      	str	r3, [r4, #36]	; 0x24
 800c9e2:	4b05      	ldr	r3, [pc, #20]	; (800c9f8 <std+0x3c>)
 800c9e4:	62a3      	str	r3, [r4, #40]	; 0x28
 800c9e6:	4b05      	ldr	r3, [pc, #20]	; (800c9fc <std+0x40>)
 800c9e8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c9ea:	4b05      	ldr	r3, [pc, #20]	; (800ca00 <std+0x44>)
 800c9ec:	6224      	str	r4, [r4, #32]
 800c9ee:	6323      	str	r3, [r4, #48]	; 0x30
 800c9f0:	bd10      	pop	{r4, pc}
 800c9f2:	bf00      	nop
 800c9f4:	0800e431 	.word	0x0800e431
 800c9f8:	0800e453 	.word	0x0800e453
 800c9fc:	0800e48b 	.word	0x0800e48b
 800ca00:	0800e4af 	.word	0x0800e4af

0800ca04 <_cleanup_r>:
 800ca04:	4901      	ldr	r1, [pc, #4]	; (800ca0c <_cleanup_r+0x8>)
 800ca06:	f000 b8af 	b.w	800cb68 <_fwalk_reent>
 800ca0a:	bf00      	nop
 800ca0c:	0800c945 	.word	0x0800c945

0800ca10 <__sfmoreglue>:
 800ca10:	b570      	push	{r4, r5, r6, lr}
 800ca12:	1e4a      	subs	r2, r1, #1
 800ca14:	2568      	movs	r5, #104	; 0x68
 800ca16:	4355      	muls	r5, r2
 800ca18:	460e      	mov	r6, r1
 800ca1a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ca1e:	f001 f9df 	bl	800dde0 <_malloc_r>
 800ca22:	4604      	mov	r4, r0
 800ca24:	b140      	cbz	r0, 800ca38 <__sfmoreglue+0x28>
 800ca26:	2100      	movs	r1, #0
 800ca28:	e9c0 1600 	strd	r1, r6, [r0]
 800ca2c:	300c      	adds	r0, #12
 800ca2e:	60a0      	str	r0, [r4, #8]
 800ca30:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ca34:	f7fd fc5a 	bl	800a2ec <memset>
 800ca38:	4620      	mov	r0, r4
 800ca3a:	bd70      	pop	{r4, r5, r6, pc}

0800ca3c <__sfp_lock_acquire>:
 800ca3c:	4801      	ldr	r0, [pc, #4]	; (800ca44 <__sfp_lock_acquire+0x8>)
 800ca3e:	f000 bc26 	b.w	800d28e <__retarget_lock_acquire_recursive>
 800ca42:	bf00      	nop
 800ca44:	20000e14 	.word	0x20000e14

0800ca48 <__sfp_lock_release>:
 800ca48:	4801      	ldr	r0, [pc, #4]	; (800ca50 <__sfp_lock_release+0x8>)
 800ca4a:	f000 bc21 	b.w	800d290 <__retarget_lock_release_recursive>
 800ca4e:	bf00      	nop
 800ca50:	20000e14 	.word	0x20000e14

0800ca54 <__sinit_lock_acquire>:
 800ca54:	4801      	ldr	r0, [pc, #4]	; (800ca5c <__sinit_lock_acquire+0x8>)
 800ca56:	f000 bc1a 	b.w	800d28e <__retarget_lock_acquire_recursive>
 800ca5a:	bf00      	nop
 800ca5c:	20000e0f 	.word	0x20000e0f

0800ca60 <__sinit_lock_release>:
 800ca60:	4801      	ldr	r0, [pc, #4]	; (800ca68 <__sinit_lock_release+0x8>)
 800ca62:	f000 bc15 	b.w	800d290 <__retarget_lock_release_recursive>
 800ca66:	bf00      	nop
 800ca68:	20000e0f 	.word	0x20000e0f

0800ca6c <__sinit>:
 800ca6c:	b510      	push	{r4, lr}
 800ca6e:	4604      	mov	r4, r0
 800ca70:	f7ff fff0 	bl	800ca54 <__sinit_lock_acquire>
 800ca74:	69a3      	ldr	r3, [r4, #24]
 800ca76:	b11b      	cbz	r3, 800ca80 <__sinit+0x14>
 800ca78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca7c:	f7ff bff0 	b.w	800ca60 <__sinit_lock_release>
 800ca80:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ca84:	6523      	str	r3, [r4, #80]	; 0x50
 800ca86:	4b13      	ldr	r3, [pc, #76]	; (800cad4 <__sinit+0x68>)
 800ca88:	4a13      	ldr	r2, [pc, #76]	; (800cad8 <__sinit+0x6c>)
 800ca8a:	681b      	ldr	r3, [r3, #0]
 800ca8c:	62a2      	str	r2, [r4, #40]	; 0x28
 800ca8e:	42a3      	cmp	r3, r4
 800ca90:	bf04      	itt	eq
 800ca92:	2301      	moveq	r3, #1
 800ca94:	61a3      	streq	r3, [r4, #24]
 800ca96:	4620      	mov	r0, r4
 800ca98:	f000 f820 	bl	800cadc <__sfp>
 800ca9c:	6060      	str	r0, [r4, #4]
 800ca9e:	4620      	mov	r0, r4
 800caa0:	f000 f81c 	bl	800cadc <__sfp>
 800caa4:	60a0      	str	r0, [r4, #8]
 800caa6:	4620      	mov	r0, r4
 800caa8:	f000 f818 	bl	800cadc <__sfp>
 800caac:	2200      	movs	r2, #0
 800caae:	60e0      	str	r0, [r4, #12]
 800cab0:	2104      	movs	r1, #4
 800cab2:	6860      	ldr	r0, [r4, #4]
 800cab4:	f7ff ff82 	bl	800c9bc <std>
 800cab8:	68a0      	ldr	r0, [r4, #8]
 800caba:	2201      	movs	r2, #1
 800cabc:	2109      	movs	r1, #9
 800cabe:	f7ff ff7d 	bl	800c9bc <std>
 800cac2:	68e0      	ldr	r0, [r4, #12]
 800cac4:	2202      	movs	r2, #2
 800cac6:	2112      	movs	r1, #18
 800cac8:	f7ff ff78 	bl	800c9bc <std>
 800cacc:	2301      	movs	r3, #1
 800cace:	61a3      	str	r3, [r4, #24]
 800cad0:	e7d2      	b.n	800ca78 <__sinit+0xc>
 800cad2:	bf00      	nop
 800cad4:	0800f2c8 	.word	0x0800f2c8
 800cad8:	0800ca05 	.word	0x0800ca05

0800cadc <__sfp>:
 800cadc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cade:	4607      	mov	r7, r0
 800cae0:	f7ff ffac 	bl	800ca3c <__sfp_lock_acquire>
 800cae4:	4b1e      	ldr	r3, [pc, #120]	; (800cb60 <__sfp+0x84>)
 800cae6:	681e      	ldr	r6, [r3, #0]
 800cae8:	69b3      	ldr	r3, [r6, #24]
 800caea:	b913      	cbnz	r3, 800caf2 <__sfp+0x16>
 800caec:	4630      	mov	r0, r6
 800caee:	f7ff ffbd 	bl	800ca6c <__sinit>
 800caf2:	3648      	adds	r6, #72	; 0x48
 800caf4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800caf8:	3b01      	subs	r3, #1
 800cafa:	d503      	bpl.n	800cb04 <__sfp+0x28>
 800cafc:	6833      	ldr	r3, [r6, #0]
 800cafe:	b30b      	cbz	r3, 800cb44 <__sfp+0x68>
 800cb00:	6836      	ldr	r6, [r6, #0]
 800cb02:	e7f7      	b.n	800caf4 <__sfp+0x18>
 800cb04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cb08:	b9d5      	cbnz	r5, 800cb40 <__sfp+0x64>
 800cb0a:	4b16      	ldr	r3, [pc, #88]	; (800cb64 <__sfp+0x88>)
 800cb0c:	60e3      	str	r3, [r4, #12]
 800cb0e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cb12:	6665      	str	r5, [r4, #100]	; 0x64
 800cb14:	f000 fbba 	bl	800d28c <__retarget_lock_init_recursive>
 800cb18:	f7ff ff96 	bl	800ca48 <__sfp_lock_release>
 800cb1c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cb20:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cb24:	6025      	str	r5, [r4, #0]
 800cb26:	61a5      	str	r5, [r4, #24]
 800cb28:	2208      	movs	r2, #8
 800cb2a:	4629      	mov	r1, r5
 800cb2c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cb30:	f7fd fbdc 	bl	800a2ec <memset>
 800cb34:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cb38:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cb3c:	4620      	mov	r0, r4
 800cb3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb40:	3468      	adds	r4, #104	; 0x68
 800cb42:	e7d9      	b.n	800caf8 <__sfp+0x1c>
 800cb44:	2104      	movs	r1, #4
 800cb46:	4638      	mov	r0, r7
 800cb48:	f7ff ff62 	bl	800ca10 <__sfmoreglue>
 800cb4c:	4604      	mov	r4, r0
 800cb4e:	6030      	str	r0, [r6, #0]
 800cb50:	2800      	cmp	r0, #0
 800cb52:	d1d5      	bne.n	800cb00 <__sfp+0x24>
 800cb54:	f7ff ff78 	bl	800ca48 <__sfp_lock_release>
 800cb58:	230c      	movs	r3, #12
 800cb5a:	603b      	str	r3, [r7, #0]
 800cb5c:	e7ee      	b.n	800cb3c <__sfp+0x60>
 800cb5e:	bf00      	nop
 800cb60:	0800f2c8 	.word	0x0800f2c8
 800cb64:	ffff0001 	.word	0xffff0001

0800cb68 <_fwalk_reent>:
 800cb68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb6c:	4606      	mov	r6, r0
 800cb6e:	4688      	mov	r8, r1
 800cb70:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cb74:	2700      	movs	r7, #0
 800cb76:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cb7a:	f1b9 0901 	subs.w	r9, r9, #1
 800cb7e:	d505      	bpl.n	800cb8c <_fwalk_reent+0x24>
 800cb80:	6824      	ldr	r4, [r4, #0]
 800cb82:	2c00      	cmp	r4, #0
 800cb84:	d1f7      	bne.n	800cb76 <_fwalk_reent+0xe>
 800cb86:	4638      	mov	r0, r7
 800cb88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb8c:	89ab      	ldrh	r3, [r5, #12]
 800cb8e:	2b01      	cmp	r3, #1
 800cb90:	d907      	bls.n	800cba2 <_fwalk_reent+0x3a>
 800cb92:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cb96:	3301      	adds	r3, #1
 800cb98:	d003      	beq.n	800cba2 <_fwalk_reent+0x3a>
 800cb9a:	4629      	mov	r1, r5
 800cb9c:	4630      	mov	r0, r6
 800cb9e:	47c0      	blx	r8
 800cba0:	4307      	orrs	r7, r0
 800cba2:	3568      	adds	r5, #104	; 0x68
 800cba4:	e7e9      	b.n	800cb7a <_fwalk_reent+0x12>

0800cba6 <rshift>:
 800cba6:	6903      	ldr	r3, [r0, #16]
 800cba8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cbac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cbb0:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cbb4:	f100 0414 	add.w	r4, r0, #20
 800cbb8:	dd45      	ble.n	800cc46 <rshift+0xa0>
 800cbba:	f011 011f 	ands.w	r1, r1, #31
 800cbbe:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cbc2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cbc6:	d10c      	bne.n	800cbe2 <rshift+0x3c>
 800cbc8:	f100 0710 	add.w	r7, r0, #16
 800cbcc:	4629      	mov	r1, r5
 800cbce:	42b1      	cmp	r1, r6
 800cbd0:	d334      	bcc.n	800cc3c <rshift+0x96>
 800cbd2:	1a9b      	subs	r3, r3, r2
 800cbd4:	009b      	lsls	r3, r3, #2
 800cbd6:	1eea      	subs	r2, r5, #3
 800cbd8:	4296      	cmp	r6, r2
 800cbda:	bf38      	it	cc
 800cbdc:	2300      	movcc	r3, #0
 800cbde:	4423      	add	r3, r4
 800cbe0:	e015      	b.n	800cc0e <rshift+0x68>
 800cbe2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cbe6:	f1c1 0820 	rsb	r8, r1, #32
 800cbea:	40cf      	lsrs	r7, r1
 800cbec:	f105 0e04 	add.w	lr, r5, #4
 800cbf0:	46a1      	mov	r9, r4
 800cbf2:	4576      	cmp	r6, lr
 800cbf4:	46f4      	mov	ip, lr
 800cbf6:	d815      	bhi.n	800cc24 <rshift+0x7e>
 800cbf8:	1a9b      	subs	r3, r3, r2
 800cbfa:	009a      	lsls	r2, r3, #2
 800cbfc:	3a04      	subs	r2, #4
 800cbfe:	3501      	adds	r5, #1
 800cc00:	42ae      	cmp	r6, r5
 800cc02:	bf38      	it	cc
 800cc04:	2200      	movcc	r2, #0
 800cc06:	18a3      	adds	r3, r4, r2
 800cc08:	50a7      	str	r7, [r4, r2]
 800cc0a:	b107      	cbz	r7, 800cc0e <rshift+0x68>
 800cc0c:	3304      	adds	r3, #4
 800cc0e:	1b1a      	subs	r2, r3, r4
 800cc10:	42a3      	cmp	r3, r4
 800cc12:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cc16:	bf08      	it	eq
 800cc18:	2300      	moveq	r3, #0
 800cc1a:	6102      	str	r2, [r0, #16]
 800cc1c:	bf08      	it	eq
 800cc1e:	6143      	streq	r3, [r0, #20]
 800cc20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc24:	f8dc c000 	ldr.w	ip, [ip]
 800cc28:	fa0c fc08 	lsl.w	ip, ip, r8
 800cc2c:	ea4c 0707 	orr.w	r7, ip, r7
 800cc30:	f849 7b04 	str.w	r7, [r9], #4
 800cc34:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cc38:	40cf      	lsrs	r7, r1
 800cc3a:	e7da      	b.n	800cbf2 <rshift+0x4c>
 800cc3c:	f851 cb04 	ldr.w	ip, [r1], #4
 800cc40:	f847 cf04 	str.w	ip, [r7, #4]!
 800cc44:	e7c3      	b.n	800cbce <rshift+0x28>
 800cc46:	4623      	mov	r3, r4
 800cc48:	e7e1      	b.n	800cc0e <rshift+0x68>

0800cc4a <__hexdig_fun>:
 800cc4a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800cc4e:	2b09      	cmp	r3, #9
 800cc50:	d802      	bhi.n	800cc58 <__hexdig_fun+0xe>
 800cc52:	3820      	subs	r0, #32
 800cc54:	b2c0      	uxtb	r0, r0
 800cc56:	4770      	bx	lr
 800cc58:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800cc5c:	2b05      	cmp	r3, #5
 800cc5e:	d801      	bhi.n	800cc64 <__hexdig_fun+0x1a>
 800cc60:	3847      	subs	r0, #71	; 0x47
 800cc62:	e7f7      	b.n	800cc54 <__hexdig_fun+0xa>
 800cc64:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800cc68:	2b05      	cmp	r3, #5
 800cc6a:	d801      	bhi.n	800cc70 <__hexdig_fun+0x26>
 800cc6c:	3827      	subs	r0, #39	; 0x27
 800cc6e:	e7f1      	b.n	800cc54 <__hexdig_fun+0xa>
 800cc70:	2000      	movs	r0, #0
 800cc72:	4770      	bx	lr

0800cc74 <__gethex>:
 800cc74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc78:	ed2d 8b02 	vpush	{d8}
 800cc7c:	b089      	sub	sp, #36	; 0x24
 800cc7e:	ee08 0a10 	vmov	s16, r0
 800cc82:	9304      	str	r3, [sp, #16]
 800cc84:	4bbc      	ldr	r3, [pc, #752]	; (800cf78 <__gethex+0x304>)
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	9301      	str	r3, [sp, #4]
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	468b      	mov	fp, r1
 800cc8e:	4690      	mov	r8, r2
 800cc90:	f7f3 faa6 	bl	80001e0 <strlen>
 800cc94:	9b01      	ldr	r3, [sp, #4]
 800cc96:	f8db 2000 	ldr.w	r2, [fp]
 800cc9a:	4403      	add	r3, r0
 800cc9c:	4682      	mov	sl, r0
 800cc9e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800cca2:	9305      	str	r3, [sp, #20]
 800cca4:	1c93      	adds	r3, r2, #2
 800cca6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ccaa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ccae:	32fe      	adds	r2, #254	; 0xfe
 800ccb0:	18d1      	adds	r1, r2, r3
 800ccb2:	461f      	mov	r7, r3
 800ccb4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ccb8:	9100      	str	r1, [sp, #0]
 800ccba:	2830      	cmp	r0, #48	; 0x30
 800ccbc:	d0f8      	beq.n	800ccb0 <__gethex+0x3c>
 800ccbe:	f7ff ffc4 	bl	800cc4a <__hexdig_fun>
 800ccc2:	4604      	mov	r4, r0
 800ccc4:	2800      	cmp	r0, #0
 800ccc6:	d13a      	bne.n	800cd3e <__gethex+0xca>
 800ccc8:	9901      	ldr	r1, [sp, #4]
 800ccca:	4652      	mov	r2, sl
 800cccc:	4638      	mov	r0, r7
 800ccce:	f001 fbf2 	bl	800e4b6 <strncmp>
 800ccd2:	4605      	mov	r5, r0
 800ccd4:	2800      	cmp	r0, #0
 800ccd6:	d168      	bne.n	800cdaa <__gethex+0x136>
 800ccd8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800ccdc:	eb07 060a 	add.w	r6, r7, sl
 800cce0:	f7ff ffb3 	bl	800cc4a <__hexdig_fun>
 800cce4:	2800      	cmp	r0, #0
 800cce6:	d062      	beq.n	800cdae <__gethex+0x13a>
 800cce8:	4633      	mov	r3, r6
 800ccea:	7818      	ldrb	r0, [r3, #0]
 800ccec:	2830      	cmp	r0, #48	; 0x30
 800ccee:	461f      	mov	r7, r3
 800ccf0:	f103 0301 	add.w	r3, r3, #1
 800ccf4:	d0f9      	beq.n	800ccea <__gethex+0x76>
 800ccf6:	f7ff ffa8 	bl	800cc4a <__hexdig_fun>
 800ccfa:	2301      	movs	r3, #1
 800ccfc:	fab0 f480 	clz	r4, r0
 800cd00:	0964      	lsrs	r4, r4, #5
 800cd02:	4635      	mov	r5, r6
 800cd04:	9300      	str	r3, [sp, #0]
 800cd06:	463a      	mov	r2, r7
 800cd08:	4616      	mov	r6, r2
 800cd0a:	3201      	adds	r2, #1
 800cd0c:	7830      	ldrb	r0, [r6, #0]
 800cd0e:	f7ff ff9c 	bl	800cc4a <__hexdig_fun>
 800cd12:	2800      	cmp	r0, #0
 800cd14:	d1f8      	bne.n	800cd08 <__gethex+0x94>
 800cd16:	9901      	ldr	r1, [sp, #4]
 800cd18:	4652      	mov	r2, sl
 800cd1a:	4630      	mov	r0, r6
 800cd1c:	f001 fbcb 	bl	800e4b6 <strncmp>
 800cd20:	b980      	cbnz	r0, 800cd44 <__gethex+0xd0>
 800cd22:	b94d      	cbnz	r5, 800cd38 <__gethex+0xc4>
 800cd24:	eb06 050a 	add.w	r5, r6, sl
 800cd28:	462a      	mov	r2, r5
 800cd2a:	4616      	mov	r6, r2
 800cd2c:	3201      	adds	r2, #1
 800cd2e:	7830      	ldrb	r0, [r6, #0]
 800cd30:	f7ff ff8b 	bl	800cc4a <__hexdig_fun>
 800cd34:	2800      	cmp	r0, #0
 800cd36:	d1f8      	bne.n	800cd2a <__gethex+0xb6>
 800cd38:	1bad      	subs	r5, r5, r6
 800cd3a:	00ad      	lsls	r5, r5, #2
 800cd3c:	e004      	b.n	800cd48 <__gethex+0xd4>
 800cd3e:	2400      	movs	r4, #0
 800cd40:	4625      	mov	r5, r4
 800cd42:	e7e0      	b.n	800cd06 <__gethex+0x92>
 800cd44:	2d00      	cmp	r5, #0
 800cd46:	d1f7      	bne.n	800cd38 <__gethex+0xc4>
 800cd48:	7833      	ldrb	r3, [r6, #0]
 800cd4a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cd4e:	2b50      	cmp	r3, #80	; 0x50
 800cd50:	d13b      	bne.n	800cdca <__gethex+0x156>
 800cd52:	7873      	ldrb	r3, [r6, #1]
 800cd54:	2b2b      	cmp	r3, #43	; 0x2b
 800cd56:	d02c      	beq.n	800cdb2 <__gethex+0x13e>
 800cd58:	2b2d      	cmp	r3, #45	; 0x2d
 800cd5a:	d02e      	beq.n	800cdba <__gethex+0x146>
 800cd5c:	1c71      	adds	r1, r6, #1
 800cd5e:	f04f 0900 	mov.w	r9, #0
 800cd62:	7808      	ldrb	r0, [r1, #0]
 800cd64:	f7ff ff71 	bl	800cc4a <__hexdig_fun>
 800cd68:	1e43      	subs	r3, r0, #1
 800cd6a:	b2db      	uxtb	r3, r3
 800cd6c:	2b18      	cmp	r3, #24
 800cd6e:	d82c      	bhi.n	800cdca <__gethex+0x156>
 800cd70:	f1a0 0210 	sub.w	r2, r0, #16
 800cd74:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cd78:	f7ff ff67 	bl	800cc4a <__hexdig_fun>
 800cd7c:	1e43      	subs	r3, r0, #1
 800cd7e:	b2db      	uxtb	r3, r3
 800cd80:	2b18      	cmp	r3, #24
 800cd82:	d91d      	bls.n	800cdc0 <__gethex+0x14c>
 800cd84:	f1b9 0f00 	cmp.w	r9, #0
 800cd88:	d000      	beq.n	800cd8c <__gethex+0x118>
 800cd8a:	4252      	negs	r2, r2
 800cd8c:	4415      	add	r5, r2
 800cd8e:	f8cb 1000 	str.w	r1, [fp]
 800cd92:	b1e4      	cbz	r4, 800cdce <__gethex+0x15a>
 800cd94:	9b00      	ldr	r3, [sp, #0]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	bf14      	ite	ne
 800cd9a:	2700      	movne	r7, #0
 800cd9c:	2706      	moveq	r7, #6
 800cd9e:	4638      	mov	r0, r7
 800cda0:	b009      	add	sp, #36	; 0x24
 800cda2:	ecbd 8b02 	vpop	{d8}
 800cda6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdaa:	463e      	mov	r6, r7
 800cdac:	4625      	mov	r5, r4
 800cdae:	2401      	movs	r4, #1
 800cdb0:	e7ca      	b.n	800cd48 <__gethex+0xd4>
 800cdb2:	f04f 0900 	mov.w	r9, #0
 800cdb6:	1cb1      	adds	r1, r6, #2
 800cdb8:	e7d3      	b.n	800cd62 <__gethex+0xee>
 800cdba:	f04f 0901 	mov.w	r9, #1
 800cdbe:	e7fa      	b.n	800cdb6 <__gethex+0x142>
 800cdc0:	230a      	movs	r3, #10
 800cdc2:	fb03 0202 	mla	r2, r3, r2, r0
 800cdc6:	3a10      	subs	r2, #16
 800cdc8:	e7d4      	b.n	800cd74 <__gethex+0x100>
 800cdca:	4631      	mov	r1, r6
 800cdcc:	e7df      	b.n	800cd8e <__gethex+0x11a>
 800cdce:	1bf3      	subs	r3, r6, r7
 800cdd0:	3b01      	subs	r3, #1
 800cdd2:	4621      	mov	r1, r4
 800cdd4:	2b07      	cmp	r3, #7
 800cdd6:	dc0b      	bgt.n	800cdf0 <__gethex+0x17c>
 800cdd8:	ee18 0a10 	vmov	r0, s16
 800cddc:	f000 fae6 	bl	800d3ac <_Balloc>
 800cde0:	4604      	mov	r4, r0
 800cde2:	b940      	cbnz	r0, 800cdf6 <__gethex+0x182>
 800cde4:	4b65      	ldr	r3, [pc, #404]	; (800cf7c <__gethex+0x308>)
 800cde6:	4602      	mov	r2, r0
 800cde8:	21de      	movs	r1, #222	; 0xde
 800cdea:	4865      	ldr	r0, [pc, #404]	; (800cf80 <__gethex+0x30c>)
 800cdec:	f001 fb94 	bl	800e518 <__assert_func>
 800cdf0:	3101      	adds	r1, #1
 800cdf2:	105b      	asrs	r3, r3, #1
 800cdf4:	e7ee      	b.n	800cdd4 <__gethex+0x160>
 800cdf6:	f100 0914 	add.w	r9, r0, #20
 800cdfa:	f04f 0b00 	mov.w	fp, #0
 800cdfe:	f1ca 0301 	rsb	r3, sl, #1
 800ce02:	f8cd 9008 	str.w	r9, [sp, #8]
 800ce06:	f8cd b000 	str.w	fp, [sp]
 800ce0a:	9306      	str	r3, [sp, #24]
 800ce0c:	42b7      	cmp	r7, r6
 800ce0e:	d340      	bcc.n	800ce92 <__gethex+0x21e>
 800ce10:	9802      	ldr	r0, [sp, #8]
 800ce12:	9b00      	ldr	r3, [sp, #0]
 800ce14:	f840 3b04 	str.w	r3, [r0], #4
 800ce18:	eba0 0009 	sub.w	r0, r0, r9
 800ce1c:	1080      	asrs	r0, r0, #2
 800ce1e:	0146      	lsls	r6, r0, #5
 800ce20:	6120      	str	r0, [r4, #16]
 800ce22:	4618      	mov	r0, r3
 800ce24:	f000 fbb8 	bl	800d598 <__hi0bits>
 800ce28:	1a30      	subs	r0, r6, r0
 800ce2a:	f8d8 6000 	ldr.w	r6, [r8]
 800ce2e:	42b0      	cmp	r0, r6
 800ce30:	dd63      	ble.n	800cefa <__gethex+0x286>
 800ce32:	1b87      	subs	r7, r0, r6
 800ce34:	4639      	mov	r1, r7
 800ce36:	4620      	mov	r0, r4
 800ce38:	f000 ff52 	bl	800dce0 <__any_on>
 800ce3c:	4682      	mov	sl, r0
 800ce3e:	b1a8      	cbz	r0, 800ce6c <__gethex+0x1f8>
 800ce40:	1e7b      	subs	r3, r7, #1
 800ce42:	1159      	asrs	r1, r3, #5
 800ce44:	f003 021f 	and.w	r2, r3, #31
 800ce48:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ce4c:	f04f 0a01 	mov.w	sl, #1
 800ce50:	fa0a f202 	lsl.w	r2, sl, r2
 800ce54:	420a      	tst	r2, r1
 800ce56:	d009      	beq.n	800ce6c <__gethex+0x1f8>
 800ce58:	4553      	cmp	r3, sl
 800ce5a:	dd05      	ble.n	800ce68 <__gethex+0x1f4>
 800ce5c:	1eb9      	subs	r1, r7, #2
 800ce5e:	4620      	mov	r0, r4
 800ce60:	f000 ff3e 	bl	800dce0 <__any_on>
 800ce64:	2800      	cmp	r0, #0
 800ce66:	d145      	bne.n	800cef4 <__gethex+0x280>
 800ce68:	f04f 0a02 	mov.w	sl, #2
 800ce6c:	4639      	mov	r1, r7
 800ce6e:	4620      	mov	r0, r4
 800ce70:	f7ff fe99 	bl	800cba6 <rshift>
 800ce74:	443d      	add	r5, r7
 800ce76:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ce7a:	42ab      	cmp	r3, r5
 800ce7c:	da4c      	bge.n	800cf18 <__gethex+0x2a4>
 800ce7e:	ee18 0a10 	vmov	r0, s16
 800ce82:	4621      	mov	r1, r4
 800ce84:	f000 fad2 	bl	800d42c <_Bfree>
 800ce88:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	6013      	str	r3, [r2, #0]
 800ce8e:	27a3      	movs	r7, #163	; 0xa3
 800ce90:	e785      	b.n	800cd9e <__gethex+0x12a>
 800ce92:	1e73      	subs	r3, r6, #1
 800ce94:	9a05      	ldr	r2, [sp, #20]
 800ce96:	9303      	str	r3, [sp, #12]
 800ce98:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ce9c:	4293      	cmp	r3, r2
 800ce9e:	d019      	beq.n	800ced4 <__gethex+0x260>
 800cea0:	f1bb 0f20 	cmp.w	fp, #32
 800cea4:	d107      	bne.n	800ceb6 <__gethex+0x242>
 800cea6:	9b02      	ldr	r3, [sp, #8]
 800cea8:	9a00      	ldr	r2, [sp, #0]
 800ceaa:	f843 2b04 	str.w	r2, [r3], #4
 800ceae:	9302      	str	r3, [sp, #8]
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	9300      	str	r3, [sp, #0]
 800ceb4:	469b      	mov	fp, r3
 800ceb6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ceba:	f7ff fec6 	bl	800cc4a <__hexdig_fun>
 800cebe:	9b00      	ldr	r3, [sp, #0]
 800cec0:	f000 000f 	and.w	r0, r0, #15
 800cec4:	fa00 f00b 	lsl.w	r0, r0, fp
 800cec8:	4303      	orrs	r3, r0
 800ceca:	9300      	str	r3, [sp, #0]
 800cecc:	f10b 0b04 	add.w	fp, fp, #4
 800ced0:	9b03      	ldr	r3, [sp, #12]
 800ced2:	e00d      	b.n	800cef0 <__gethex+0x27c>
 800ced4:	9b03      	ldr	r3, [sp, #12]
 800ced6:	9a06      	ldr	r2, [sp, #24]
 800ced8:	4413      	add	r3, r2
 800ceda:	42bb      	cmp	r3, r7
 800cedc:	d3e0      	bcc.n	800cea0 <__gethex+0x22c>
 800cede:	4618      	mov	r0, r3
 800cee0:	9901      	ldr	r1, [sp, #4]
 800cee2:	9307      	str	r3, [sp, #28]
 800cee4:	4652      	mov	r2, sl
 800cee6:	f001 fae6 	bl	800e4b6 <strncmp>
 800ceea:	9b07      	ldr	r3, [sp, #28]
 800ceec:	2800      	cmp	r0, #0
 800ceee:	d1d7      	bne.n	800cea0 <__gethex+0x22c>
 800cef0:	461e      	mov	r6, r3
 800cef2:	e78b      	b.n	800ce0c <__gethex+0x198>
 800cef4:	f04f 0a03 	mov.w	sl, #3
 800cef8:	e7b8      	b.n	800ce6c <__gethex+0x1f8>
 800cefa:	da0a      	bge.n	800cf12 <__gethex+0x29e>
 800cefc:	1a37      	subs	r7, r6, r0
 800cefe:	4621      	mov	r1, r4
 800cf00:	ee18 0a10 	vmov	r0, s16
 800cf04:	463a      	mov	r2, r7
 800cf06:	f000 fcad 	bl	800d864 <__lshift>
 800cf0a:	1bed      	subs	r5, r5, r7
 800cf0c:	4604      	mov	r4, r0
 800cf0e:	f100 0914 	add.w	r9, r0, #20
 800cf12:	f04f 0a00 	mov.w	sl, #0
 800cf16:	e7ae      	b.n	800ce76 <__gethex+0x202>
 800cf18:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800cf1c:	42a8      	cmp	r0, r5
 800cf1e:	dd72      	ble.n	800d006 <__gethex+0x392>
 800cf20:	1b45      	subs	r5, r0, r5
 800cf22:	42ae      	cmp	r6, r5
 800cf24:	dc36      	bgt.n	800cf94 <__gethex+0x320>
 800cf26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cf2a:	2b02      	cmp	r3, #2
 800cf2c:	d02a      	beq.n	800cf84 <__gethex+0x310>
 800cf2e:	2b03      	cmp	r3, #3
 800cf30:	d02c      	beq.n	800cf8c <__gethex+0x318>
 800cf32:	2b01      	cmp	r3, #1
 800cf34:	d115      	bne.n	800cf62 <__gethex+0x2ee>
 800cf36:	42ae      	cmp	r6, r5
 800cf38:	d113      	bne.n	800cf62 <__gethex+0x2ee>
 800cf3a:	2e01      	cmp	r6, #1
 800cf3c:	d10b      	bne.n	800cf56 <__gethex+0x2e2>
 800cf3e:	9a04      	ldr	r2, [sp, #16]
 800cf40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cf44:	6013      	str	r3, [r2, #0]
 800cf46:	2301      	movs	r3, #1
 800cf48:	6123      	str	r3, [r4, #16]
 800cf4a:	f8c9 3000 	str.w	r3, [r9]
 800cf4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cf50:	2762      	movs	r7, #98	; 0x62
 800cf52:	601c      	str	r4, [r3, #0]
 800cf54:	e723      	b.n	800cd9e <__gethex+0x12a>
 800cf56:	1e71      	subs	r1, r6, #1
 800cf58:	4620      	mov	r0, r4
 800cf5a:	f000 fec1 	bl	800dce0 <__any_on>
 800cf5e:	2800      	cmp	r0, #0
 800cf60:	d1ed      	bne.n	800cf3e <__gethex+0x2ca>
 800cf62:	ee18 0a10 	vmov	r0, s16
 800cf66:	4621      	mov	r1, r4
 800cf68:	f000 fa60 	bl	800d42c <_Bfree>
 800cf6c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cf6e:	2300      	movs	r3, #0
 800cf70:	6013      	str	r3, [r2, #0]
 800cf72:	2750      	movs	r7, #80	; 0x50
 800cf74:	e713      	b.n	800cd9e <__gethex+0x12a>
 800cf76:	bf00      	nop
 800cf78:	0800f4b0 	.word	0x0800f4b0
 800cf7c:	0800f3d3 	.word	0x0800f3d3
 800cf80:	0800f444 	.word	0x0800f444
 800cf84:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d1eb      	bne.n	800cf62 <__gethex+0x2ee>
 800cf8a:	e7d8      	b.n	800cf3e <__gethex+0x2ca>
 800cf8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d1d5      	bne.n	800cf3e <__gethex+0x2ca>
 800cf92:	e7e6      	b.n	800cf62 <__gethex+0x2ee>
 800cf94:	1e6f      	subs	r7, r5, #1
 800cf96:	f1ba 0f00 	cmp.w	sl, #0
 800cf9a:	d131      	bne.n	800d000 <__gethex+0x38c>
 800cf9c:	b127      	cbz	r7, 800cfa8 <__gethex+0x334>
 800cf9e:	4639      	mov	r1, r7
 800cfa0:	4620      	mov	r0, r4
 800cfa2:	f000 fe9d 	bl	800dce0 <__any_on>
 800cfa6:	4682      	mov	sl, r0
 800cfa8:	117b      	asrs	r3, r7, #5
 800cfaa:	2101      	movs	r1, #1
 800cfac:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800cfb0:	f007 071f 	and.w	r7, r7, #31
 800cfb4:	fa01 f707 	lsl.w	r7, r1, r7
 800cfb8:	421f      	tst	r7, r3
 800cfba:	4629      	mov	r1, r5
 800cfbc:	4620      	mov	r0, r4
 800cfbe:	bf18      	it	ne
 800cfc0:	f04a 0a02 	orrne.w	sl, sl, #2
 800cfc4:	1b76      	subs	r6, r6, r5
 800cfc6:	f7ff fdee 	bl	800cba6 <rshift>
 800cfca:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cfce:	2702      	movs	r7, #2
 800cfd0:	f1ba 0f00 	cmp.w	sl, #0
 800cfd4:	d048      	beq.n	800d068 <__gethex+0x3f4>
 800cfd6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cfda:	2b02      	cmp	r3, #2
 800cfdc:	d015      	beq.n	800d00a <__gethex+0x396>
 800cfde:	2b03      	cmp	r3, #3
 800cfe0:	d017      	beq.n	800d012 <__gethex+0x39e>
 800cfe2:	2b01      	cmp	r3, #1
 800cfe4:	d109      	bne.n	800cffa <__gethex+0x386>
 800cfe6:	f01a 0f02 	tst.w	sl, #2
 800cfea:	d006      	beq.n	800cffa <__gethex+0x386>
 800cfec:	f8d9 0000 	ldr.w	r0, [r9]
 800cff0:	ea4a 0a00 	orr.w	sl, sl, r0
 800cff4:	f01a 0f01 	tst.w	sl, #1
 800cff8:	d10e      	bne.n	800d018 <__gethex+0x3a4>
 800cffa:	f047 0710 	orr.w	r7, r7, #16
 800cffe:	e033      	b.n	800d068 <__gethex+0x3f4>
 800d000:	f04f 0a01 	mov.w	sl, #1
 800d004:	e7d0      	b.n	800cfa8 <__gethex+0x334>
 800d006:	2701      	movs	r7, #1
 800d008:	e7e2      	b.n	800cfd0 <__gethex+0x35c>
 800d00a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d00c:	f1c3 0301 	rsb	r3, r3, #1
 800d010:	9315      	str	r3, [sp, #84]	; 0x54
 800d012:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d014:	2b00      	cmp	r3, #0
 800d016:	d0f0      	beq.n	800cffa <__gethex+0x386>
 800d018:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d01c:	f104 0314 	add.w	r3, r4, #20
 800d020:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d024:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d028:	f04f 0c00 	mov.w	ip, #0
 800d02c:	4618      	mov	r0, r3
 800d02e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d032:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d036:	d01c      	beq.n	800d072 <__gethex+0x3fe>
 800d038:	3201      	adds	r2, #1
 800d03a:	6002      	str	r2, [r0, #0]
 800d03c:	2f02      	cmp	r7, #2
 800d03e:	f104 0314 	add.w	r3, r4, #20
 800d042:	d13f      	bne.n	800d0c4 <__gethex+0x450>
 800d044:	f8d8 2000 	ldr.w	r2, [r8]
 800d048:	3a01      	subs	r2, #1
 800d04a:	42b2      	cmp	r2, r6
 800d04c:	d10a      	bne.n	800d064 <__gethex+0x3f0>
 800d04e:	1171      	asrs	r1, r6, #5
 800d050:	2201      	movs	r2, #1
 800d052:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d056:	f006 061f 	and.w	r6, r6, #31
 800d05a:	fa02 f606 	lsl.w	r6, r2, r6
 800d05e:	421e      	tst	r6, r3
 800d060:	bf18      	it	ne
 800d062:	4617      	movne	r7, r2
 800d064:	f047 0720 	orr.w	r7, r7, #32
 800d068:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d06a:	601c      	str	r4, [r3, #0]
 800d06c:	9b04      	ldr	r3, [sp, #16]
 800d06e:	601d      	str	r5, [r3, #0]
 800d070:	e695      	b.n	800cd9e <__gethex+0x12a>
 800d072:	4299      	cmp	r1, r3
 800d074:	f843 cc04 	str.w	ip, [r3, #-4]
 800d078:	d8d8      	bhi.n	800d02c <__gethex+0x3b8>
 800d07a:	68a3      	ldr	r3, [r4, #8]
 800d07c:	459b      	cmp	fp, r3
 800d07e:	db19      	blt.n	800d0b4 <__gethex+0x440>
 800d080:	6861      	ldr	r1, [r4, #4]
 800d082:	ee18 0a10 	vmov	r0, s16
 800d086:	3101      	adds	r1, #1
 800d088:	f000 f990 	bl	800d3ac <_Balloc>
 800d08c:	4681      	mov	r9, r0
 800d08e:	b918      	cbnz	r0, 800d098 <__gethex+0x424>
 800d090:	4b1a      	ldr	r3, [pc, #104]	; (800d0fc <__gethex+0x488>)
 800d092:	4602      	mov	r2, r0
 800d094:	2184      	movs	r1, #132	; 0x84
 800d096:	e6a8      	b.n	800cdea <__gethex+0x176>
 800d098:	6922      	ldr	r2, [r4, #16]
 800d09a:	3202      	adds	r2, #2
 800d09c:	f104 010c 	add.w	r1, r4, #12
 800d0a0:	0092      	lsls	r2, r2, #2
 800d0a2:	300c      	adds	r0, #12
 800d0a4:	f000 f974 	bl	800d390 <memcpy>
 800d0a8:	4621      	mov	r1, r4
 800d0aa:	ee18 0a10 	vmov	r0, s16
 800d0ae:	f000 f9bd 	bl	800d42c <_Bfree>
 800d0b2:	464c      	mov	r4, r9
 800d0b4:	6923      	ldr	r3, [r4, #16]
 800d0b6:	1c5a      	adds	r2, r3, #1
 800d0b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d0bc:	6122      	str	r2, [r4, #16]
 800d0be:	2201      	movs	r2, #1
 800d0c0:	615a      	str	r2, [r3, #20]
 800d0c2:	e7bb      	b.n	800d03c <__gethex+0x3c8>
 800d0c4:	6922      	ldr	r2, [r4, #16]
 800d0c6:	455a      	cmp	r2, fp
 800d0c8:	dd0b      	ble.n	800d0e2 <__gethex+0x46e>
 800d0ca:	2101      	movs	r1, #1
 800d0cc:	4620      	mov	r0, r4
 800d0ce:	f7ff fd6a 	bl	800cba6 <rshift>
 800d0d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d0d6:	3501      	adds	r5, #1
 800d0d8:	42ab      	cmp	r3, r5
 800d0da:	f6ff aed0 	blt.w	800ce7e <__gethex+0x20a>
 800d0de:	2701      	movs	r7, #1
 800d0e0:	e7c0      	b.n	800d064 <__gethex+0x3f0>
 800d0e2:	f016 061f 	ands.w	r6, r6, #31
 800d0e6:	d0fa      	beq.n	800d0de <__gethex+0x46a>
 800d0e8:	449a      	add	sl, r3
 800d0ea:	f1c6 0620 	rsb	r6, r6, #32
 800d0ee:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800d0f2:	f000 fa51 	bl	800d598 <__hi0bits>
 800d0f6:	42b0      	cmp	r0, r6
 800d0f8:	dbe7      	blt.n	800d0ca <__gethex+0x456>
 800d0fa:	e7f0      	b.n	800d0de <__gethex+0x46a>
 800d0fc:	0800f3d3 	.word	0x0800f3d3

0800d100 <L_shift>:
 800d100:	f1c2 0208 	rsb	r2, r2, #8
 800d104:	0092      	lsls	r2, r2, #2
 800d106:	b570      	push	{r4, r5, r6, lr}
 800d108:	f1c2 0620 	rsb	r6, r2, #32
 800d10c:	6843      	ldr	r3, [r0, #4]
 800d10e:	6804      	ldr	r4, [r0, #0]
 800d110:	fa03 f506 	lsl.w	r5, r3, r6
 800d114:	432c      	orrs	r4, r5
 800d116:	40d3      	lsrs	r3, r2
 800d118:	6004      	str	r4, [r0, #0]
 800d11a:	f840 3f04 	str.w	r3, [r0, #4]!
 800d11e:	4288      	cmp	r0, r1
 800d120:	d3f4      	bcc.n	800d10c <L_shift+0xc>
 800d122:	bd70      	pop	{r4, r5, r6, pc}

0800d124 <__match>:
 800d124:	b530      	push	{r4, r5, lr}
 800d126:	6803      	ldr	r3, [r0, #0]
 800d128:	3301      	adds	r3, #1
 800d12a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d12e:	b914      	cbnz	r4, 800d136 <__match+0x12>
 800d130:	6003      	str	r3, [r0, #0]
 800d132:	2001      	movs	r0, #1
 800d134:	bd30      	pop	{r4, r5, pc}
 800d136:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d13a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d13e:	2d19      	cmp	r5, #25
 800d140:	bf98      	it	ls
 800d142:	3220      	addls	r2, #32
 800d144:	42a2      	cmp	r2, r4
 800d146:	d0f0      	beq.n	800d12a <__match+0x6>
 800d148:	2000      	movs	r0, #0
 800d14a:	e7f3      	b.n	800d134 <__match+0x10>

0800d14c <__hexnan>:
 800d14c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d150:	680b      	ldr	r3, [r1, #0]
 800d152:	6801      	ldr	r1, [r0, #0]
 800d154:	115e      	asrs	r6, r3, #5
 800d156:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d15a:	f013 031f 	ands.w	r3, r3, #31
 800d15e:	b087      	sub	sp, #28
 800d160:	bf18      	it	ne
 800d162:	3604      	addne	r6, #4
 800d164:	2500      	movs	r5, #0
 800d166:	1f37      	subs	r7, r6, #4
 800d168:	4682      	mov	sl, r0
 800d16a:	4690      	mov	r8, r2
 800d16c:	9301      	str	r3, [sp, #4]
 800d16e:	f846 5c04 	str.w	r5, [r6, #-4]
 800d172:	46b9      	mov	r9, r7
 800d174:	463c      	mov	r4, r7
 800d176:	9502      	str	r5, [sp, #8]
 800d178:	46ab      	mov	fp, r5
 800d17a:	784a      	ldrb	r2, [r1, #1]
 800d17c:	1c4b      	adds	r3, r1, #1
 800d17e:	9303      	str	r3, [sp, #12]
 800d180:	b342      	cbz	r2, 800d1d4 <__hexnan+0x88>
 800d182:	4610      	mov	r0, r2
 800d184:	9105      	str	r1, [sp, #20]
 800d186:	9204      	str	r2, [sp, #16]
 800d188:	f7ff fd5f 	bl	800cc4a <__hexdig_fun>
 800d18c:	2800      	cmp	r0, #0
 800d18e:	d14f      	bne.n	800d230 <__hexnan+0xe4>
 800d190:	9a04      	ldr	r2, [sp, #16]
 800d192:	9905      	ldr	r1, [sp, #20]
 800d194:	2a20      	cmp	r2, #32
 800d196:	d818      	bhi.n	800d1ca <__hexnan+0x7e>
 800d198:	9b02      	ldr	r3, [sp, #8]
 800d19a:	459b      	cmp	fp, r3
 800d19c:	dd13      	ble.n	800d1c6 <__hexnan+0x7a>
 800d19e:	454c      	cmp	r4, r9
 800d1a0:	d206      	bcs.n	800d1b0 <__hexnan+0x64>
 800d1a2:	2d07      	cmp	r5, #7
 800d1a4:	dc04      	bgt.n	800d1b0 <__hexnan+0x64>
 800d1a6:	462a      	mov	r2, r5
 800d1a8:	4649      	mov	r1, r9
 800d1aa:	4620      	mov	r0, r4
 800d1ac:	f7ff ffa8 	bl	800d100 <L_shift>
 800d1b0:	4544      	cmp	r4, r8
 800d1b2:	d950      	bls.n	800d256 <__hexnan+0x10a>
 800d1b4:	2300      	movs	r3, #0
 800d1b6:	f1a4 0904 	sub.w	r9, r4, #4
 800d1ba:	f844 3c04 	str.w	r3, [r4, #-4]
 800d1be:	f8cd b008 	str.w	fp, [sp, #8]
 800d1c2:	464c      	mov	r4, r9
 800d1c4:	461d      	mov	r5, r3
 800d1c6:	9903      	ldr	r1, [sp, #12]
 800d1c8:	e7d7      	b.n	800d17a <__hexnan+0x2e>
 800d1ca:	2a29      	cmp	r2, #41	; 0x29
 800d1cc:	d156      	bne.n	800d27c <__hexnan+0x130>
 800d1ce:	3102      	adds	r1, #2
 800d1d0:	f8ca 1000 	str.w	r1, [sl]
 800d1d4:	f1bb 0f00 	cmp.w	fp, #0
 800d1d8:	d050      	beq.n	800d27c <__hexnan+0x130>
 800d1da:	454c      	cmp	r4, r9
 800d1dc:	d206      	bcs.n	800d1ec <__hexnan+0xa0>
 800d1de:	2d07      	cmp	r5, #7
 800d1e0:	dc04      	bgt.n	800d1ec <__hexnan+0xa0>
 800d1e2:	462a      	mov	r2, r5
 800d1e4:	4649      	mov	r1, r9
 800d1e6:	4620      	mov	r0, r4
 800d1e8:	f7ff ff8a 	bl	800d100 <L_shift>
 800d1ec:	4544      	cmp	r4, r8
 800d1ee:	d934      	bls.n	800d25a <__hexnan+0x10e>
 800d1f0:	f1a8 0204 	sub.w	r2, r8, #4
 800d1f4:	4623      	mov	r3, r4
 800d1f6:	f853 1b04 	ldr.w	r1, [r3], #4
 800d1fa:	f842 1f04 	str.w	r1, [r2, #4]!
 800d1fe:	429f      	cmp	r7, r3
 800d200:	d2f9      	bcs.n	800d1f6 <__hexnan+0xaa>
 800d202:	1b3b      	subs	r3, r7, r4
 800d204:	f023 0303 	bic.w	r3, r3, #3
 800d208:	3304      	adds	r3, #4
 800d20a:	3401      	adds	r4, #1
 800d20c:	3e03      	subs	r6, #3
 800d20e:	42b4      	cmp	r4, r6
 800d210:	bf88      	it	hi
 800d212:	2304      	movhi	r3, #4
 800d214:	4443      	add	r3, r8
 800d216:	2200      	movs	r2, #0
 800d218:	f843 2b04 	str.w	r2, [r3], #4
 800d21c:	429f      	cmp	r7, r3
 800d21e:	d2fb      	bcs.n	800d218 <__hexnan+0xcc>
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	b91b      	cbnz	r3, 800d22c <__hexnan+0xe0>
 800d224:	4547      	cmp	r7, r8
 800d226:	d127      	bne.n	800d278 <__hexnan+0x12c>
 800d228:	2301      	movs	r3, #1
 800d22a:	603b      	str	r3, [r7, #0]
 800d22c:	2005      	movs	r0, #5
 800d22e:	e026      	b.n	800d27e <__hexnan+0x132>
 800d230:	3501      	adds	r5, #1
 800d232:	2d08      	cmp	r5, #8
 800d234:	f10b 0b01 	add.w	fp, fp, #1
 800d238:	dd06      	ble.n	800d248 <__hexnan+0xfc>
 800d23a:	4544      	cmp	r4, r8
 800d23c:	d9c3      	bls.n	800d1c6 <__hexnan+0x7a>
 800d23e:	2300      	movs	r3, #0
 800d240:	f844 3c04 	str.w	r3, [r4, #-4]
 800d244:	2501      	movs	r5, #1
 800d246:	3c04      	subs	r4, #4
 800d248:	6822      	ldr	r2, [r4, #0]
 800d24a:	f000 000f 	and.w	r0, r0, #15
 800d24e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800d252:	6022      	str	r2, [r4, #0]
 800d254:	e7b7      	b.n	800d1c6 <__hexnan+0x7a>
 800d256:	2508      	movs	r5, #8
 800d258:	e7b5      	b.n	800d1c6 <__hexnan+0x7a>
 800d25a:	9b01      	ldr	r3, [sp, #4]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d0df      	beq.n	800d220 <__hexnan+0xd4>
 800d260:	f04f 32ff 	mov.w	r2, #4294967295
 800d264:	f1c3 0320 	rsb	r3, r3, #32
 800d268:	fa22 f303 	lsr.w	r3, r2, r3
 800d26c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d270:	401a      	ands	r2, r3
 800d272:	f846 2c04 	str.w	r2, [r6, #-4]
 800d276:	e7d3      	b.n	800d220 <__hexnan+0xd4>
 800d278:	3f04      	subs	r7, #4
 800d27a:	e7d1      	b.n	800d220 <__hexnan+0xd4>
 800d27c:	2004      	movs	r0, #4
 800d27e:	b007      	add	sp, #28
 800d280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d284 <_localeconv_r>:
 800d284:	4800      	ldr	r0, [pc, #0]	; (800d288 <_localeconv_r+0x4>)
 800d286:	4770      	bx	lr
 800d288:	2000016c 	.word	0x2000016c

0800d28c <__retarget_lock_init_recursive>:
 800d28c:	4770      	bx	lr

0800d28e <__retarget_lock_acquire_recursive>:
 800d28e:	4770      	bx	lr

0800d290 <__retarget_lock_release_recursive>:
 800d290:	4770      	bx	lr

0800d292 <__swhatbuf_r>:
 800d292:	b570      	push	{r4, r5, r6, lr}
 800d294:	460e      	mov	r6, r1
 800d296:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d29a:	2900      	cmp	r1, #0
 800d29c:	b096      	sub	sp, #88	; 0x58
 800d29e:	4614      	mov	r4, r2
 800d2a0:	461d      	mov	r5, r3
 800d2a2:	da07      	bge.n	800d2b4 <__swhatbuf_r+0x22>
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	602b      	str	r3, [r5, #0]
 800d2a8:	89b3      	ldrh	r3, [r6, #12]
 800d2aa:	061a      	lsls	r2, r3, #24
 800d2ac:	d410      	bmi.n	800d2d0 <__swhatbuf_r+0x3e>
 800d2ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d2b2:	e00e      	b.n	800d2d2 <__swhatbuf_r+0x40>
 800d2b4:	466a      	mov	r2, sp
 800d2b6:	f001 f96f 	bl	800e598 <_fstat_r>
 800d2ba:	2800      	cmp	r0, #0
 800d2bc:	dbf2      	blt.n	800d2a4 <__swhatbuf_r+0x12>
 800d2be:	9a01      	ldr	r2, [sp, #4]
 800d2c0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d2c4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d2c8:	425a      	negs	r2, r3
 800d2ca:	415a      	adcs	r2, r3
 800d2cc:	602a      	str	r2, [r5, #0]
 800d2ce:	e7ee      	b.n	800d2ae <__swhatbuf_r+0x1c>
 800d2d0:	2340      	movs	r3, #64	; 0x40
 800d2d2:	2000      	movs	r0, #0
 800d2d4:	6023      	str	r3, [r4, #0]
 800d2d6:	b016      	add	sp, #88	; 0x58
 800d2d8:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d2dc <__smakebuf_r>:
 800d2dc:	898b      	ldrh	r3, [r1, #12]
 800d2de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d2e0:	079d      	lsls	r5, r3, #30
 800d2e2:	4606      	mov	r6, r0
 800d2e4:	460c      	mov	r4, r1
 800d2e6:	d507      	bpl.n	800d2f8 <__smakebuf_r+0x1c>
 800d2e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d2ec:	6023      	str	r3, [r4, #0]
 800d2ee:	6123      	str	r3, [r4, #16]
 800d2f0:	2301      	movs	r3, #1
 800d2f2:	6163      	str	r3, [r4, #20]
 800d2f4:	b002      	add	sp, #8
 800d2f6:	bd70      	pop	{r4, r5, r6, pc}
 800d2f8:	ab01      	add	r3, sp, #4
 800d2fa:	466a      	mov	r2, sp
 800d2fc:	f7ff ffc9 	bl	800d292 <__swhatbuf_r>
 800d300:	9900      	ldr	r1, [sp, #0]
 800d302:	4605      	mov	r5, r0
 800d304:	4630      	mov	r0, r6
 800d306:	f000 fd6b 	bl	800dde0 <_malloc_r>
 800d30a:	b948      	cbnz	r0, 800d320 <__smakebuf_r+0x44>
 800d30c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d310:	059a      	lsls	r2, r3, #22
 800d312:	d4ef      	bmi.n	800d2f4 <__smakebuf_r+0x18>
 800d314:	f023 0303 	bic.w	r3, r3, #3
 800d318:	f043 0302 	orr.w	r3, r3, #2
 800d31c:	81a3      	strh	r3, [r4, #12]
 800d31e:	e7e3      	b.n	800d2e8 <__smakebuf_r+0xc>
 800d320:	4b0d      	ldr	r3, [pc, #52]	; (800d358 <__smakebuf_r+0x7c>)
 800d322:	62b3      	str	r3, [r6, #40]	; 0x28
 800d324:	89a3      	ldrh	r3, [r4, #12]
 800d326:	6020      	str	r0, [r4, #0]
 800d328:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d32c:	81a3      	strh	r3, [r4, #12]
 800d32e:	9b00      	ldr	r3, [sp, #0]
 800d330:	6163      	str	r3, [r4, #20]
 800d332:	9b01      	ldr	r3, [sp, #4]
 800d334:	6120      	str	r0, [r4, #16]
 800d336:	b15b      	cbz	r3, 800d350 <__smakebuf_r+0x74>
 800d338:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d33c:	4630      	mov	r0, r6
 800d33e:	f001 f93d 	bl	800e5bc <_isatty_r>
 800d342:	b128      	cbz	r0, 800d350 <__smakebuf_r+0x74>
 800d344:	89a3      	ldrh	r3, [r4, #12]
 800d346:	f023 0303 	bic.w	r3, r3, #3
 800d34a:	f043 0301 	orr.w	r3, r3, #1
 800d34e:	81a3      	strh	r3, [r4, #12]
 800d350:	89a0      	ldrh	r0, [r4, #12]
 800d352:	4305      	orrs	r5, r0
 800d354:	81a5      	strh	r5, [r4, #12]
 800d356:	e7cd      	b.n	800d2f4 <__smakebuf_r+0x18>
 800d358:	0800ca05 	.word	0x0800ca05

0800d35c <malloc>:
 800d35c:	4b02      	ldr	r3, [pc, #8]	; (800d368 <malloc+0xc>)
 800d35e:	4601      	mov	r1, r0
 800d360:	6818      	ldr	r0, [r3, #0]
 800d362:	f000 bd3d 	b.w	800dde0 <_malloc_r>
 800d366:	bf00      	nop
 800d368:	20000014 	.word	0x20000014

0800d36c <__ascii_mbtowc>:
 800d36c:	b082      	sub	sp, #8
 800d36e:	b901      	cbnz	r1, 800d372 <__ascii_mbtowc+0x6>
 800d370:	a901      	add	r1, sp, #4
 800d372:	b142      	cbz	r2, 800d386 <__ascii_mbtowc+0x1a>
 800d374:	b14b      	cbz	r3, 800d38a <__ascii_mbtowc+0x1e>
 800d376:	7813      	ldrb	r3, [r2, #0]
 800d378:	600b      	str	r3, [r1, #0]
 800d37a:	7812      	ldrb	r2, [r2, #0]
 800d37c:	1e10      	subs	r0, r2, #0
 800d37e:	bf18      	it	ne
 800d380:	2001      	movne	r0, #1
 800d382:	b002      	add	sp, #8
 800d384:	4770      	bx	lr
 800d386:	4610      	mov	r0, r2
 800d388:	e7fb      	b.n	800d382 <__ascii_mbtowc+0x16>
 800d38a:	f06f 0001 	mvn.w	r0, #1
 800d38e:	e7f8      	b.n	800d382 <__ascii_mbtowc+0x16>

0800d390 <memcpy>:
 800d390:	440a      	add	r2, r1
 800d392:	4291      	cmp	r1, r2
 800d394:	f100 33ff 	add.w	r3, r0, #4294967295
 800d398:	d100      	bne.n	800d39c <memcpy+0xc>
 800d39a:	4770      	bx	lr
 800d39c:	b510      	push	{r4, lr}
 800d39e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d3a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d3a6:	4291      	cmp	r1, r2
 800d3a8:	d1f9      	bne.n	800d39e <memcpy+0xe>
 800d3aa:	bd10      	pop	{r4, pc}

0800d3ac <_Balloc>:
 800d3ac:	b570      	push	{r4, r5, r6, lr}
 800d3ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d3b0:	4604      	mov	r4, r0
 800d3b2:	460d      	mov	r5, r1
 800d3b4:	b976      	cbnz	r6, 800d3d4 <_Balloc+0x28>
 800d3b6:	2010      	movs	r0, #16
 800d3b8:	f7ff ffd0 	bl	800d35c <malloc>
 800d3bc:	4602      	mov	r2, r0
 800d3be:	6260      	str	r0, [r4, #36]	; 0x24
 800d3c0:	b920      	cbnz	r0, 800d3cc <_Balloc+0x20>
 800d3c2:	4b18      	ldr	r3, [pc, #96]	; (800d424 <_Balloc+0x78>)
 800d3c4:	4818      	ldr	r0, [pc, #96]	; (800d428 <_Balloc+0x7c>)
 800d3c6:	2166      	movs	r1, #102	; 0x66
 800d3c8:	f001 f8a6 	bl	800e518 <__assert_func>
 800d3cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d3d0:	6006      	str	r6, [r0, #0]
 800d3d2:	60c6      	str	r6, [r0, #12]
 800d3d4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d3d6:	68f3      	ldr	r3, [r6, #12]
 800d3d8:	b183      	cbz	r3, 800d3fc <_Balloc+0x50>
 800d3da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d3dc:	68db      	ldr	r3, [r3, #12]
 800d3de:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d3e2:	b9b8      	cbnz	r0, 800d414 <_Balloc+0x68>
 800d3e4:	2101      	movs	r1, #1
 800d3e6:	fa01 f605 	lsl.w	r6, r1, r5
 800d3ea:	1d72      	adds	r2, r6, #5
 800d3ec:	0092      	lsls	r2, r2, #2
 800d3ee:	4620      	mov	r0, r4
 800d3f0:	f000 fc97 	bl	800dd22 <_calloc_r>
 800d3f4:	b160      	cbz	r0, 800d410 <_Balloc+0x64>
 800d3f6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d3fa:	e00e      	b.n	800d41a <_Balloc+0x6e>
 800d3fc:	2221      	movs	r2, #33	; 0x21
 800d3fe:	2104      	movs	r1, #4
 800d400:	4620      	mov	r0, r4
 800d402:	f000 fc8e 	bl	800dd22 <_calloc_r>
 800d406:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d408:	60f0      	str	r0, [r6, #12]
 800d40a:	68db      	ldr	r3, [r3, #12]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d1e4      	bne.n	800d3da <_Balloc+0x2e>
 800d410:	2000      	movs	r0, #0
 800d412:	bd70      	pop	{r4, r5, r6, pc}
 800d414:	6802      	ldr	r2, [r0, #0]
 800d416:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d41a:	2300      	movs	r3, #0
 800d41c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d420:	e7f7      	b.n	800d412 <_Balloc+0x66>
 800d422:	bf00      	nop
 800d424:	0800f35d 	.word	0x0800f35d
 800d428:	0800f4c4 	.word	0x0800f4c4

0800d42c <_Bfree>:
 800d42c:	b570      	push	{r4, r5, r6, lr}
 800d42e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d430:	4605      	mov	r5, r0
 800d432:	460c      	mov	r4, r1
 800d434:	b976      	cbnz	r6, 800d454 <_Bfree+0x28>
 800d436:	2010      	movs	r0, #16
 800d438:	f7ff ff90 	bl	800d35c <malloc>
 800d43c:	4602      	mov	r2, r0
 800d43e:	6268      	str	r0, [r5, #36]	; 0x24
 800d440:	b920      	cbnz	r0, 800d44c <_Bfree+0x20>
 800d442:	4b09      	ldr	r3, [pc, #36]	; (800d468 <_Bfree+0x3c>)
 800d444:	4809      	ldr	r0, [pc, #36]	; (800d46c <_Bfree+0x40>)
 800d446:	218a      	movs	r1, #138	; 0x8a
 800d448:	f001 f866 	bl	800e518 <__assert_func>
 800d44c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d450:	6006      	str	r6, [r0, #0]
 800d452:	60c6      	str	r6, [r0, #12]
 800d454:	b13c      	cbz	r4, 800d466 <_Bfree+0x3a>
 800d456:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d458:	6862      	ldr	r2, [r4, #4]
 800d45a:	68db      	ldr	r3, [r3, #12]
 800d45c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d460:	6021      	str	r1, [r4, #0]
 800d462:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d466:	bd70      	pop	{r4, r5, r6, pc}
 800d468:	0800f35d 	.word	0x0800f35d
 800d46c:	0800f4c4 	.word	0x0800f4c4

0800d470 <__multadd>:
 800d470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d474:	690e      	ldr	r6, [r1, #16]
 800d476:	4607      	mov	r7, r0
 800d478:	4698      	mov	r8, r3
 800d47a:	460c      	mov	r4, r1
 800d47c:	f101 0014 	add.w	r0, r1, #20
 800d480:	2300      	movs	r3, #0
 800d482:	6805      	ldr	r5, [r0, #0]
 800d484:	b2a9      	uxth	r1, r5
 800d486:	fb02 8101 	mla	r1, r2, r1, r8
 800d48a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d48e:	0c2d      	lsrs	r5, r5, #16
 800d490:	fb02 c505 	mla	r5, r2, r5, ip
 800d494:	b289      	uxth	r1, r1
 800d496:	3301      	adds	r3, #1
 800d498:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d49c:	429e      	cmp	r6, r3
 800d49e:	f840 1b04 	str.w	r1, [r0], #4
 800d4a2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d4a6:	dcec      	bgt.n	800d482 <__multadd+0x12>
 800d4a8:	f1b8 0f00 	cmp.w	r8, #0
 800d4ac:	d022      	beq.n	800d4f4 <__multadd+0x84>
 800d4ae:	68a3      	ldr	r3, [r4, #8]
 800d4b0:	42b3      	cmp	r3, r6
 800d4b2:	dc19      	bgt.n	800d4e8 <__multadd+0x78>
 800d4b4:	6861      	ldr	r1, [r4, #4]
 800d4b6:	4638      	mov	r0, r7
 800d4b8:	3101      	adds	r1, #1
 800d4ba:	f7ff ff77 	bl	800d3ac <_Balloc>
 800d4be:	4605      	mov	r5, r0
 800d4c0:	b928      	cbnz	r0, 800d4ce <__multadd+0x5e>
 800d4c2:	4602      	mov	r2, r0
 800d4c4:	4b0d      	ldr	r3, [pc, #52]	; (800d4fc <__multadd+0x8c>)
 800d4c6:	480e      	ldr	r0, [pc, #56]	; (800d500 <__multadd+0x90>)
 800d4c8:	21b5      	movs	r1, #181	; 0xb5
 800d4ca:	f001 f825 	bl	800e518 <__assert_func>
 800d4ce:	6922      	ldr	r2, [r4, #16]
 800d4d0:	3202      	adds	r2, #2
 800d4d2:	f104 010c 	add.w	r1, r4, #12
 800d4d6:	0092      	lsls	r2, r2, #2
 800d4d8:	300c      	adds	r0, #12
 800d4da:	f7ff ff59 	bl	800d390 <memcpy>
 800d4de:	4621      	mov	r1, r4
 800d4e0:	4638      	mov	r0, r7
 800d4e2:	f7ff ffa3 	bl	800d42c <_Bfree>
 800d4e6:	462c      	mov	r4, r5
 800d4e8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d4ec:	3601      	adds	r6, #1
 800d4ee:	f8c3 8014 	str.w	r8, [r3, #20]
 800d4f2:	6126      	str	r6, [r4, #16]
 800d4f4:	4620      	mov	r0, r4
 800d4f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4fa:	bf00      	nop
 800d4fc:	0800f3d3 	.word	0x0800f3d3
 800d500:	0800f4c4 	.word	0x0800f4c4

0800d504 <__s2b>:
 800d504:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d508:	460c      	mov	r4, r1
 800d50a:	4615      	mov	r5, r2
 800d50c:	461f      	mov	r7, r3
 800d50e:	2209      	movs	r2, #9
 800d510:	3308      	adds	r3, #8
 800d512:	4606      	mov	r6, r0
 800d514:	fb93 f3f2 	sdiv	r3, r3, r2
 800d518:	2100      	movs	r1, #0
 800d51a:	2201      	movs	r2, #1
 800d51c:	429a      	cmp	r2, r3
 800d51e:	db09      	blt.n	800d534 <__s2b+0x30>
 800d520:	4630      	mov	r0, r6
 800d522:	f7ff ff43 	bl	800d3ac <_Balloc>
 800d526:	b940      	cbnz	r0, 800d53a <__s2b+0x36>
 800d528:	4602      	mov	r2, r0
 800d52a:	4b19      	ldr	r3, [pc, #100]	; (800d590 <__s2b+0x8c>)
 800d52c:	4819      	ldr	r0, [pc, #100]	; (800d594 <__s2b+0x90>)
 800d52e:	21ce      	movs	r1, #206	; 0xce
 800d530:	f000 fff2 	bl	800e518 <__assert_func>
 800d534:	0052      	lsls	r2, r2, #1
 800d536:	3101      	adds	r1, #1
 800d538:	e7f0      	b.n	800d51c <__s2b+0x18>
 800d53a:	9b08      	ldr	r3, [sp, #32]
 800d53c:	6143      	str	r3, [r0, #20]
 800d53e:	2d09      	cmp	r5, #9
 800d540:	f04f 0301 	mov.w	r3, #1
 800d544:	6103      	str	r3, [r0, #16]
 800d546:	dd16      	ble.n	800d576 <__s2b+0x72>
 800d548:	f104 0909 	add.w	r9, r4, #9
 800d54c:	46c8      	mov	r8, r9
 800d54e:	442c      	add	r4, r5
 800d550:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d554:	4601      	mov	r1, r0
 800d556:	3b30      	subs	r3, #48	; 0x30
 800d558:	220a      	movs	r2, #10
 800d55a:	4630      	mov	r0, r6
 800d55c:	f7ff ff88 	bl	800d470 <__multadd>
 800d560:	45a0      	cmp	r8, r4
 800d562:	d1f5      	bne.n	800d550 <__s2b+0x4c>
 800d564:	f1a5 0408 	sub.w	r4, r5, #8
 800d568:	444c      	add	r4, r9
 800d56a:	1b2d      	subs	r5, r5, r4
 800d56c:	1963      	adds	r3, r4, r5
 800d56e:	42bb      	cmp	r3, r7
 800d570:	db04      	blt.n	800d57c <__s2b+0x78>
 800d572:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d576:	340a      	adds	r4, #10
 800d578:	2509      	movs	r5, #9
 800d57a:	e7f6      	b.n	800d56a <__s2b+0x66>
 800d57c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d580:	4601      	mov	r1, r0
 800d582:	3b30      	subs	r3, #48	; 0x30
 800d584:	220a      	movs	r2, #10
 800d586:	4630      	mov	r0, r6
 800d588:	f7ff ff72 	bl	800d470 <__multadd>
 800d58c:	e7ee      	b.n	800d56c <__s2b+0x68>
 800d58e:	bf00      	nop
 800d590:	0800f3d3 	.word	0x0800f3d3
 800d594:	0800f4c4 	.word	0x0800f4c4

0800d598 <__hi0bits>:
 800d598:	0c03      	lsrs	r3, r0, #16
 800d59a:	041b      	lsls	r3, r3, #16
 800d59c:	b9d3      	cbnz	r3, 800d5d4 <__hi0bits+0x3c>
 800d59e:	0400      	lsls	r0, r0, #16
 800d5a0:	2310      	movs	r3, #16
 800d5a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d5a6:	bf04      	itt	eq
 800d5a8:	0200      	lsleq	r0, r0, #8
 800d5aa:	3308      	addeq	r3, #8
 800d5ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d5b0:	bf04      	itt	eq
 800d5b2:	0100      	lsleq	r0, r0, #4
 800d5b4:	3304      	addeq	r3, #4
 800d5b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d5ba:	bf04      	itt	eq
 800d5bc:	0080      	lsleq	r0, r0, #2
 800d5be:	3302      	addeq	r3, #2
 800d5c0:	2800      	cmp	r0, #0
 800d5c2:	db05      	blt.n	800d5d0 <__hi0bits+0x38>
 800d5c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d5c8:	f103 0301 	add.w	r3, r3, #1
 800d5cc:	bf08      	it	eq
 800d5ce:	2320      	moveq	r3, #32
 800d5d0:	4618      	mov	r0, r3
 800d5d2:	4770      	bx	lr
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	e7e4      	b.n	800d5a2 <__hi0bits+0xa>

0800d5d8 <__lo0bits>:
 800d5d8:	6803      	ldr	r3, [r0, #0]
 800d5da:	f013 0207 	ands.w	r2, r3, #7
 800d5de:	4601      	mov	r1, r0
 800d5e0:	d00b      	beq.n	800d5fa <__lo0bits+0x22>
 800d5e2:	07da      	lsls	r2, r3, #31
 800d5e4:	d424      	bmi.n	800d630 <__lo0bits+0x58>
 800d5e6:	0798      	lsls	r0, r3, #30
 800d5e8:	bf49      	itett	mi
 800d5ea:	085b      	lsrmi	r3, r3, #1
 800d5ec:	089b      	lsrpl	r3, r3, #2
 800d5ee:	2001      	movmi	r0, #1
 800d5f0:	600b      	strmi	r3, [r1, #0]
 800d5f2:	bf5c      	itt	pl
 800d5f4:	600b      	strpl	r3, [r1, #0]
 800d5f6:	2002      	movpl	r0, #2
 800d5f8:	4770      	bx	lr
 800d5fa:	b298      	uxth	r0, r3
 800d5fc:	b9b0      	cbnz	r0, 800d62c <__lo0bits+0x54>
 800d5fe:	0c1b      	lsrs	r3, r3, #16
 800d600:	2010      	movs	r0, #16
 800d602:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d606:	bf04      	itt	eq
 800d608:	0a1b      	lsreq	r3, r3, #8
 800d60a:	3008      	addeq	r0, #8
 800d60c:	071a      	lsls	r2, r3, #28
 800d60e:	bf04      	itt	eq
 800d610:	091b      	lsreq	r3, r3, #4
 800d612:	3004      	addeq	r0, #4
 800d614:	079a      	lsls	r2, r3, #30
 800d616:	bf04      	itt	eq
 800d618:	089b      	lsreq	r3, r3, #2
 800d61a:	3002      	addeq	r0, #2
 800d61c:	07da      	lsls	r2, r3, #31
 800d61e:	d403      	bmi.n	800d628 <__lo0bits+0x50>
 800d620:	085b      	lsrs	r3, r3, #1
 800d622:	f100 0001 	add.w	r0, r0, #1
 800d626:	d005      	beq.n	800d634 <__lo0bits+0x5c>
 800d628:	600b      	str	r3, [r1, #0]
 800d62a:	4770      	bx	lr
 800d62c:	4610      	mov	r0, r2
 800d62e:	e7e8      	b.n	800d602 <__lo0bits+0x2a>
 800d630:	2000      	movs	r0, #0
 800d632:	4770      	bx	lr
 800d634:	2020      	movs	r0, #32
 800d636:	4770      	bx	lr

0800d638 <__i2b>:
 800d638:	b510      	push	{r4, lr}
 800d63a:	460c      	mov	r4, r1
 800d63c:	2101      	movs	r1, #1
 800d63e:	f7ff feb5 	bl	800d3ac <_Balloc>
 800d642:	4602      	mov	r2, r0
 800d644:	b928      	cbnz	r0, 800d652 <__i2b+0x1a>
 800d646:	4b05      	ldr	r3, [pc, #20]	; (800d65c <__i2b+0x24>)
 800d648:	4805      	ldr	r0, [pc, #20]	; (800d660 <__i2b+0x28>)
 800d64a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d64e:	f000 ff63 	bl	800e518 <__assert_func>
 800d652:	2301      	movs	r3, #1
 800d654:	6144      	str	r4, [r0, #20]
 800d656:	6103      	str	r3, [r0, #16]
 800d658:	bd10      	pop	{r4, pc}
 800d65a:	bf00      	nop
 800d65c:	0800f3d3 	.word	0x0800f3d3
 800d660:	0800f4c4 	.word	0x0800f4c4

0800d664 <__multiply>:
 800d664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d668:	4614      	mov	r4, r2
 800d66a:	690a      	ldr	r2, [r1, #16]
 800d66c:	6923      	ldr	r3, [r4, #16]
 800d66e:	429a      	cmp	r2, r3
 800d670:	bfb8      	it	lt
 800d672:	460b      	movlt	r3, r1
 800d674:	460d      	mov	r5, r1
 800d676:	bfbc      	itt	lt
 800d678:	4625      	movlt	r5, r4
 800d67a:	461c      	movlt	r4, r3
 800d67c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d680:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d684:	68ab      	ldr	r3, [r5, #8]
 800d686:	6869      	ldr	r1, [r5, #4]
 800d688:	eb0a 0709 	add.w	r7, sl, r9
 800d68c:	42bb      	cmp	r3, r7
 800d68e:	b085      	sub	sp, #20
 800d690:	bfb8      	it	lt
 800d692:	3101      	addlt	r1, #1
 800d694:	f7ff fe8a 	bl	800d3ac <_Balloc>
 800d698:	b930      	cbnz	r0, 800d6a8 <__multiply+0x44>
 800d69a:	4602      	mov	r2, r0
 800d69c:	4b42      	ldr	r3, [pc, #264]	; (800d7a8 <__multiply+0x144>)
 800d69e:	4843      	ldr	r0, [pc, #268]	; (800d7ac <__multiply+0x148>)
 800d6a0:	f240 115d 	movw	r1, #349	; 0x15d
 800d6a4:	f000 ff38 	bl	800e518 <__assert_func>
 800d6a8:	f100 0614 	add.w	r6, r0, #20
 800d6ac:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d6b0:	4633      	mov	r3, r6
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	4543      	cmp	r3, r8
 800d6b6:	d31e      	bcc.n	800d6f6 <__multiply+0x92>
 800d6b8:	f105 0c14 	add.w	ip, r5, #20
 800d6bc:	f104 0314 	add.w	r3, r4, #20
 800d6c0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d6c4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d6c8:	9202      	str	r2, [sp, #8]
 800d6ca:	ebac 0205 	sub.w	r2, ip, r5
 800d6ce:	3a15      	subs	r2, #21
 800d6d0:	f022 0203 	bic.w	r2, r2, #3
 800d6d4:	3204      	adds	r2, #4
 800d6d6:	f105 0115 	add.w	r1, r5, #21
 800d6da:	458c      	cmp	ip, r1
 800d6dc:	bf38      	it	cc
 800d6de:	2204      	movcc	r2, #4
 800d6e0:	9201      	str	r2, [sp, #4]
 800d6e2:	9a02      	ldr	r2, [sp, #8]
 800d6e4:	9303      	str	r3, [sp, #12]
 800d6e6:	429a      	cmp	r2, r3
 800d6e8:	d808      	bhi.n	800d6fc <__multiply+0x98>
 800d6ea:	2f00      	cmp	r7, #0
 800d6ec:	dc55      	bgt.n	800d79a <__multiply+0x136>
 800d6ee:	6107      	str	r7, [r0, #16]
 800d6f0:	b005      	add	sp, #20
 800d6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6f6:	f843 2b04 	str.w	r2, [r3], #4
 800d6fa:	e7db      	b.n	800d6b4 <__multiply+0x50>
 800d6fc:	f8b3 a000 	ldrh.w	sl, [r3]
 800d700:	f1ba 0f00 	cmp.w	sl, #0
 800d704:	d020      	beq.n	800d748 <__multiply+0xe4>
 800d706:	f105 0e14 	add.w	lr, r5, #20
 800d70a:	46b1      	mov	r9, r6
 800d70c:	2200      	movs	r2, #0
 800d70e:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d712:	f8d9 b000 	ldr.w	fp, [r9]
 800d716:	b2a1      	uxth	r1, r4
 800d718:	fa1f fb8b 	uxth.w	fp, fp
 800d71c:	fb0a b101 	mla	r1, sl, r1, fp
 800d720:	4411      	add	r1, r2
 800d722:	f8d9 2000 	ldr.w	r2, [r9]
 800d726:	0c24      	lsrs	r4, r4, #16
 800d728:	0c12      	lsrs	r2, r2, #16
 800d72a:	fb0a 2404 	mla	r4, sl, r4, r2
 800d72e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d732:	b289      	uxth	r1, r1
 800d734:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d738:	45f4      	cmp	ip, lr
 800d73a:	f849 1b04 	str.w	r1, [r9], #4
 800d73e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d742:	d8e4      	bhi.n	800d70e <__multiply+0xaa>
 800d744:	9901      	ldr	r1, [sp, #4]
 800d746:	5072      	str	r2, [r6, r1]
 800d748:	9a03      	ldr	r2, [sp, #12]
 800d74a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d74e:	3304      	adds	r3, #4
 800d750:	f1b9 0f00 	cmp.w	r9, #0
 800d754:	d01f      	beq.n	800d796 <__multiply+0x132>
 800d756:	6834      	ldr	r4, [r6, #0]
 800d758:	f105 0114 	add.w	r1, r5, #20
 800d75c:	46b6      	mov	lr, r6
 800d75e:	f04f 0a00 	mov.w	sl, #0
 800d762:	880a      	ldrh	r2, [r1, #0]
 800d764:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d768:	fb09 b202 	mla	r2, r9, r2, fp
 800d76c:	4492      	add	sl, r2
 800d76e:	b2a4      	uxth	r4, r4
 800d770:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d774:	f84e 4b04 	str.w	r4, [lr], #4
 800d778:	f851 4b04 	ldr.w	r4, [r1], #4
 800d77c:	f8be 2000 	ldrh.w	r2, [lr]
 800d780:	0c24      	lsrs	r4, r4, #16
 800d782:	fb09 2404 	mla	r4, r9, r4, r2
 800d786:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d78a:	458c      	cmp	ip, r1
 800d78c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d790:	d8e7      	bhi.n	800d762 <__multiply+0xfe>
 800d792:	9a01      	ldr	r2, [sp, #4]
 800d794:	50b4      	str	r4, [r6, r2]
 800d796:	3604      	adds	r6, #4
 800d798:	e7a3      	b.n	800d6e2 <__multiply+0x7e>
 800d79a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d1a5      	bne.n	800d6ee <__multiply+0x8a>
 800d7a2:	3f01      	subs	r7, #1
 800d7a4:	e7a1      	b.n	800d6ea <__multiply+0x86>
 800d7a6:	bf00      	nop
 800d7a8:	0800f3d3 	.word	0x0800f3d3
 800d7ac:	0800f4c4 	.word	0x0800f4c4

0800d7b0 <__pow5mult>:
 800d7b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d7b4:	4615      	mov	r5, r2
 800d7b6:	f012 0203 	ands.w	r2, r2, #3
 800d7ba:	4606      	mov	r6, r0
 800d7bc:	460f      	mov	r7, r1
 800d7be:	d007      	beq.n	800d7d0 <__pow5mult+0x20>
 800d7c0:	4c25      	ldr	r4, [pc, #148]	; (800d858 <__pow5mult+0xa8>)
 800d7c2:	3a01      	subs	r2, #1
 800d7c4:	2300      	movs	r3, #0
 800d7c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d7ca:	f7ff fe51 	bl	800d470 <__multadd>
 800d7ce:	4607      	mov	r7, r0
 800d7d0:	10ad      	asrs	r5, r5, #2
 800d7d2:	d03d      	beq.n	800d850 <__pow5mult+0xa0>
 800d7d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d7d6:	b97c      	cbnz	r4, 800d7f8 <__pow5mult+0x48>
 800d7d8:	2010      	movs	r0, #16
 800d7da:	f7ff fdbf 	bl	800d35c <malloc>
 800d7de:	4602      	mov	r2, r0
 800d7e0:	6270      	str	r0, [r6, #36]	; 0x24
 800d7e2:	b928      	cbnz	r0, 800d7f0 <__pow5mult+0x40>
 800d7e4:	4b1d      	ldr	r3, [pc, #116]	; (800d85c <__pow5mult+0xac>)
 800d7e6:	481e      	ldr	r0, [pc, #120]	; (800d860 <__pow5mult+0xb0>)
 800d7e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d7ec:	f000 fe94 	bl	800e518 <__assert_func>
 800d7f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d7f4:	6004      	str	r4, [r0, #0]
 800d7f6:	60c4      	str	r4, [r0, #12]
 800d7f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d7fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d800:	b94c      	cbnz	r4, 800d816 <__pow5mult+0x66>
 800d802:	f240 2171 	movw	r1, #625	; 0x271
 800d806:	4630      	mov	r0, r6
 800d808:	f7ff ff16 	bl	800d638 <__i2b>
 800d80c:	2300      	movs	r3, #0
 800d80e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d812:	4604      	mov	r4, r0
 800d814:	6003      	str	r3, [r0, #0]
 800d816:	f04f 0900 	mov.w	r9, #0
 800d81a:	07eb      	lsls	r3, r5, #31
 800d81c:	d50a      	bpl.n	800d834 <__pow5mult+0x84>
 800d81e:	4639      	mov	r1, r7
 800d820:	4622      	mov	r2, r4
 800d822:	4630      	mov	r0, r6
 800d824:	f7ff ff1e 	bl	800d664 <__multiply>
 800d828:	4639      	mov	r1, r7
 800d82a:	4680      	mov	r8, r0
 800d82c:	4630      	mov	r0, r6
 800d82e:	f7ff fdfd 	bl	800d42c <_Bfree>
 800d832:	4647      	mov	r7, r8
 800d834:	106d      	asrs	r5, r5, #1
 800d836:	d00b      	beq.n	800d850 <__pow5mult+0xa0>
 800d838:	6820      	ldr	r0, [r4, #0]
 800d83a:	b938      	cbnz	r0, 800d84c <__pow5mult+0x9c>
 800d83c:	4622      	mov	r2, r4
 800d83e:	4621      	mov	r1, r4
 800d840:	4630      	mov	r0, r6
 800d842:	f7ff ff0f 	bl	800d664 <__multiply>
 800d846:	6020      	str	r0, [r4, #0]
 800d848:	f8c0 9000 	str.w	r9, [r0]
 800d84c:	4604      	mov	r4, r0
 800d84e:	e7e4      	b.n	800d81a <__pow5mult+0x6a>
 800d850:	4638      	mov	r0, r7
 800d852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d856:	bf00      	nop
 800d858:	0800f618 	.word	0x0800f618
 800d85c:	0800f35d 	.word	0x0800f35d
 800d860:	0800f4c4 	.word	0x0800f4c4

0800d864 <__lshift>:
 800d864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d868:	460c      	mov	r4, r1
 800d86a:	6849      	ldr	r1, [r1, #4]
 800d86c:	6923      	ldr	r3, [r4, #16]
 800d86e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d872:	68a3      	ldr	r3, [r4, #8]
 800d874:	4607      	mov	r7, r0
 800d876:	4691      	mov	r9, r2
 800d878:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d87c:	f108 0601 	add.w	r6, r8, #1
 800d880:	42b3      	cmp	r3, r6
 800d882:	db0b      	blt.n	800d89c <__lshift+0x38>
 800d884:	4638      	mov	r0, r7
 800d886:	f7ff fd91 	bl	800d3ac <_Balloc>
 800d88a:	4605      	mov	r5, r0
 800d88c:	b948      	cbnz	r0, 800d8a2 <__lshift+0x3e>
 800d88e:	4602      	mov	r2, r0
 800d890:	4b28      	ldr	r3, [pc, #160]	; (800d934 <__lshift+0xd0>)
 800d892:	4829      	ldr	r0, [pc, #164]	; (800d938 <__lshift+0xd4>)
 800d894:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d898:	f000 fe3e 	bl	800e518 <__assert_func>
 800d89c:	3101      	adds	r1, #1
 800d89e:	005b      	lsls	r3, r3, #1
 800d8a0:	e7ee      	b.n	800d880 <__lshift+0x1c>
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	f100 0114 	add.w	r1, r0, #20
 800d8a8:	f100 0210 	add.w	r2, r0, #16
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	4553      	cmp	r3, sl
 800d8b0:	db33      	blt.n	800d91a <__lshift+0xb6>
 800d8b2:	6920      	ldr	r0, [r4, #16]
 800d8b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d8b8:	f104 0314 	add.w	r3, r4, #20
 800d8bc:	f019 091f 	ands.w	r9, r9, #31
 800d8c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d8c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d8c8:	d02b      	beq.n	800d922 <__lshift+0xbe>
 800d8ca:	f1c9 0e20 	rsb	lr, r9, #32
 800d8ce:	468a      	mov	sl, r1
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	6818      	ldr	r0, [r3, #0]
 800d8d4:	fa00 f009 	lsl.w	r0, r0, r9
 800d8d8:	4302      	orrs	r2, r0
 800d8da:	f84a 2b04 	str.w	r2, [sl], #4
 800d8de:	f853 2b04 	ldr.w	r2, [r3], #4
 800d8e2:	459c      	cmp	ip, r3
 800d8e4:	fa22 f20e 	lsr.w	r2, r2, lr
 800d8e8:	d8f3      	bhi.n	800d8d2 <__lshift+0x6e>
 800d8ea:	ebac 0304 	sub.w	r3, ip, r4
 800d8ee:	3b15      	subs	r3, #21
 800d8f0:	f023 0303 	bic.w	r3, r3, #3
 800d8f4:	3304      	adds	r3, #4
 800d8f6:	f104 0015 	add.w	r0, r4, #21
 800d8fa:	4584      	cmp	ip, r0
 800d8fc:	bf38      	it	cc
 800d8fe:	2304      	movcc	r3, #4
 800d900:	50ca      	str	r2, [r1, r3]
 800d902:	b10a      	cbz	r2, 800d908 <__lshift+0xa4>
 800d904:	f108 0602 	add.w	r6, r8, #2
 800d908:	3e01      	subs	r6, #1
 800d90a:	4638      	mov	r0, r7
 800d90c:	612e      	str	r6, [r5, #16]
 800d90e:	4621      	mov	r1, r4
 800d910:	f7ff fd8c 	bl	800d42c <_Bfree>
 800d914:	4628      	mov	r0, r5
 800d916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d91a:	f842 0f04 	str.w	r0, [r2, #4]!
 800d91e:	3301      	adds	r3, #1
 800d920:	e7c5      	b.n	800d8ae <__lshift+0x4a>
 800d922:	3904      	subs	r1, #4
 800d924:	f853 2b04 	ldr.w	r2, [r3], #4
 800d928:	f841 2f04 	str.w	r2, [r1, #4]!
 800d92c:	459c      	cmp	ip, r3
 800d92e:	d8f9      	bhi.n	800d924 <__lshift+0xc0>
 800d930:	e7ea      	b.n	800d908 <__lshift+0xa4>
 800d932:	bf00      	nop
 800d934:	0800f3d3 	.word	0x0800f3d3
 800d938:	0800f4c4 	.word	0x0800f4c4

0800d93c <__mcmp>:
 800d93c:	b530      	push	{r4, r5, lr}
 800d93e:	6902      	ldr	r2, [r0, #16]
 800d940:	690c      	ldr	r4, [r1, #16]
 800d942:	1b12      	subs	r2, r2, r4
 800d944:	d10e      	bne.n	800d964 <__mcmp+0x28>
 800d946:	f100 0314 	add.w	r3, r0, #20
 800d94a:	3114      	adds	r1, #20
 800d94c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d950:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d954:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d958:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d95c:	42a5      	cmp	r5, r4
 800d95e:	d003      	beq.n	800d968 <__mcmp+0x2c>
 800d960:	d305      	bcc.n	800d96e <__mcmp+0x32>
 800d962:	2201      	movs	r2, #1
 800d964:	4610      	mov	r0, r2
 800d966:	bd30      	pop	{r4, r5, pc}
 800d968:	4283      	cmp	r3, r0
 800d96a:	d3f3      	bcc.n	800d954 <__mcmp+0x18>
 800d96c:	e7fa      	b.n	800d964 <__mcmp+0x28>
 800d96e:	f04f 32ff 	mov.w	r2, #4294967295
 800d972:	e7f7      	b.n	800d964 <__mcmp+0x28>

0800d974 <__mdiff>:
 800d974:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d978:	460c      	mov	r4, r1
 800d97a:	4606      	mov	r6, r0
 800d97c:	4611      	mov	r1, r2
 800d97e:	4620      	mov	r0, r4
 800d980:	4617      	mov	r7, r2
 800d982:	f7ff ffdb 	bl	800d93c <__mcmp>
 800d986:	1e05      	subs	r5, r0, #0
 800d988:	d110      	bne.n	800d9ac <__mdiff+0x38>
 800d98a:	4629      	mov	r1, r5
 800d98c:	4630      	mov	r0, r6
 800d98e:	f7ff fd0d 	bl	800d3ac <_Balloc>
 800d992:	b930      	cbnz	r0, 800d9a2 <__mdiff+0x2e>
 800d994:	4b39      	ldr	r3, [pc, #228]	; (800da7c <__mdiff+0x108>)
 800d996:	4602      	mov	r2, r0
 800d998:	f240 2132 	movw	r1, #562	; 0x232
 800d99c:	4838      	ldr	r0, [pc, #224]	; (800da80 <__mdiff+0x10c>)
 800d99e:	f000 fdbb 	bl	800e518 <__assert_func>
 800d9a2:	2301      	movs	r3, #1
 800d9a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d9a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9ac:	bfa4      	itt	ge
 800d9ae:	463b      	movge	r3, r7
 800d9b0:	4627      	movge	r7, r4
 800d9b2:	4630      	mov	r0, r6
 800d9b4:	6879      	ldr	r1, [r7, #4]
 800d9b6:	bfa6      	itte	ge
 800d9b8:	461c      	movge	r4, r3
 800d9ba:	2500      	movge	r5, #0
 800d9bc:	2501      	movlt	r5, #1
 800d9be:	f7ff fcf5 	bl	800d3ac <_Balloc>
 800d9c2:	b920      	cbnz	r0, 800d9ce <__mdiff+0x5a>
 800d9c4:	4b2d      	ldr	r3, [pc, #180]	; (800da7c <__mdiff+0x108>)
 800d9c6:	4602      	mov	r2, r0
 800d9c8:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d9cc:	e7e6      	b.n	800d99c <__mdiff+0x28>
 800d9ce:	693e      	ldr	r6, [r7, #16]
 800d9d0:	60c5      	str	r5, [r0, #12]
 800d9d2:	6925      	ldr	r5, [r4, #16]
 800d9d4:	f107 0114 	add.w	r1, r7, #20
 800d9d8:	f104 0914 	add.w	r9, r4, #20
 800d9dc:	f100 0e14 	add.w	lr, r0, #20
 800d9e0:	f107 0210 	add.w	r2, r7, #16
 800d9e4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800d9e8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800d9ec:	46f2      	mov	sl, lr
 800d9ee:	2700      	movs	r7, #0
 800d9f0:	f859 3b04 	ldr.w	r3, [r9], #4
 800d9f4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d9f8:	fa1f f883 	uxth.w	r8, r3
 800d9fc:	fa17 f78b 	uxtah	r7, r7, fp
 800da00:	0c1b      	lsrs	r3, r3, #16
 800da02:	eba7 0808 	sub.w	r8, r7, r8
 800da06:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800da0a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800da0e:	fa1f f888 	uxth.w	r8, r8
 800da12:	141f      	asrs	r7, r3, #16
 800da14:	454d      	cmp	r5, r9
 800da16:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800da1a:	f84a 3b04 	str.w	r3, [sl], #4
 800da1e:	d8e7      	bhi.n	800d9f0 <__mdiff+0x7c>
 800da20:	1b2b      	subs	r3, r5, r4
 800da22:	3b15      	subs	r3, #21
 800da24:	f023 0303 	bic.w	r3, r3, #3
 800da28:	3304      	adds	r3, #4
 800da2a:	3415      	adds	r4, #21
 800da2c:	42a5      	cmp	r5, r4
 800da2e:	bf38      	it	cc
 800da30:	2304      	movcc	r3, #4
 800da32:	4419      	add	r1, r3
 800da34:	4473      	add	r3, lr
 800da36:	469e      	mov	lr, r3
 800da38:	460d      	mov	r5, r1
 800da3a:	4565      	cmp	r5, ip
 800da3c:	d30e      	bcc.n	800da5c <__mdiff+0xe8>
 800da3e:	f10c 0203 	add.w	r2, ip, #3
 800da42:	1a52      	subs	r2, r2, r1
 800da44:	f022 0203 	bic.w	r2, r2, #3
 800da48:	3903      	subs	r1, #3
 800da4a:	458c      	cmp	ip, r1
 800da4c:	bf38      	it	cc
 800da4e:	2200      	movcc	r2, #0
 800da50:	441a      	add	r2, r3
 800da52:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800da56:	b17b      	cbz	r3, 800da78 <__mdiff+0x104>
 800da58:	6106      	str	r6, [r0, #16]
 800da5a:	e7a5      	b.n	800d9a8 <__mdiff+0x34>
 800da5c:	f855 8b04 	ldr.w	r8, [r5], #4
 800da60:	fa17 f488 	uxtah	r4, r7, r8
 800da64:	1422      	asrs	r2, r4, #16
 800da66:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800da6a:	b2a4      	uxth	r4, r4
 800da6c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800da70:	f84e 4b04 	str.w	r4, [lr], #4
 800da74:	1417      	asrs	r7, r2, #16
 800da76:	e7e0      	b.n	800da3a <__mdiff+0xc6>
 800da78:	3e01      	subs	r6, #1
 800da7a:	e7ea      	b.n	800da52 <__mdiff+0xde>
 800da7c:	0800f3d3 	.word	0x0800f3d3
 800da80:	0800f4c4 	.word	0x0800f4c4

0800da84 <__ulp>:
 800da84:	b082      	sub	sp, #8
 800da86:	ed8d 0b00 	vstr	d0, [sp]
 800da8a:	9b01      	ldr	r3, [sp, #4]
 800da8c:	4912      	ldr	r1, [pc, #72]	; (800dad8 <__ulp+0x54>)
 800da8e:	4019      	ands	r1, r3
 800da90:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800da94:	2900      	cmp	r1, #0
 800da96:	dd05      	ble.n	800daa4 <__ulp+0x20>
 800da98:	2200      	movs	r2, #0
 800da9a:	460b      	mov	r3, r1
 800da9c:	ec43 2b10 	vmov	d0, r2, r3
 800daa0:	b002      	add	sp, #8
 800daa2:	4770      	bx	lr
 800daa4:	4249      	negs	r1, r1
 800daa6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800daaa:	ea4f 5021 	mov.w	r0, r1, asr #20
 800daae:	f04f 0200 	mov.w	r2, #0
 800dab2:	f04f 0300 	mov.w	r3, #0
 800dab6:	da04      	bge.n	800dac2 <__ulp+0x3e>
 800dab8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800dabc:	fa41 f300 	asr.w	r3, r1, r0
 800dac0:	e7ec      	b.n	800da9c <__ulp+0x18>
 800dac2:	f1a0 0114 	sub.w	r1, r0, #20
 800dac6:	291e      	cmp	r1, #30
 800dac8:	bfda      	itte	le
 800daca:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800dace:	fa20 f101 	lsrle.w	r1, r0, r1
 800dad2:	2101      	movgt	r1, #1
 800dad4:	460a      	mov	r2, r1
 800dad6:	e7e1      	b.n	800da9c <__ulp+0x18>
 800dad8:	7ff00000 	.word	0x7ff00000

0800dadc <__b2d>:
 800dadc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dade:	6905      	ldr	r5, [r0, #16]
 800dae0:	f100 0714 	add.w	r7, r0, #20
 800dae4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800dae8:	1f2e      	subs	r6, r5, #4
 800daea:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800daee:	4620      	mov	r0, r4
 800daf0:	f7ff fd52 	bl	800d598 <__hi0bits>
 800daf4:	f1c0 0320 	rsb	r3, r0, #32
 800daf8:	280a      	cmp	r0, #10
 800dafa:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800db78 <__b2d+0x9c>
 800dafe:	600b      	str	r3, [r1, #0]
 800db00:	dc14      	bgt.n	800db2c <__b2d+0x50>
 800db02:	f1c0 0e0b 	rsb	lr, r0, #11
 800db06:	fa24 f10e 	lsr.w	r1, r4, lr
 800db0a:	42b7      	cmp	r7, r6
 800db0c:	ea41 030c 	orr.w	r3, r1, ip
 800db10:	bf34      	ite	cc
 800db12:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800db16:	2100      	movcs	r1, #0
 800db18:	3015      	adds	r0, #21
 800db1a:	fa04 f000 	lsl.w	r0, r4, r0
 800db1e:	fa21 f10e 	lsr.w	r1, r1, lr
 800db22:	ea40 0201 	orr.w	r2, r0, r1
 800db26:	ec43 2b10 	vmov	d0, r2, r3
 800db2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db2c:	42b7      	cmp	r7, r6
 800db2e:	bf3a      	itte	cc
 800db30:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800db34:	f1a5 0608 	subcc.w	r6, r5, #8
 800db38:	2100      	movcs	r1, #0
 800db3a:	380b      	subs	r0, #11
 800db3c:	d017      	beq.n	800db6e <__b2d+0x92>
 800db3e:	f1c0 0c20 	rsb	ip, r0, #32
 800db42:	fa04 f500 	lsl.w	r5, r4, r0
 800db46:	42be      	cmp	r6, r7
 800db48:	fa21 f40c 	lsr.w	r4, r1, ip
 800db4c:	ea45 0504 	orr.w	r5, r5, r4
 800db50:	bf8c      	ite	hi
 800db52:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800db56:	2400      	movls	r4, #0
 800db58:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800db5c:	fa01 f000 	lsl.w	r0, r1, r0
 800db60:	fa24 f40c 	lsr.w	r4, r4, ip
 800db64:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800db68:	ea40 0204 	orr.w	r2, r0, r4
 800db6c:	e7db      	b.n	800db26 <__b2d+0x4a>
 800db6e:	ea44 030c 	orr.w	r3, r4, ip
 800db72:	460a      	mov	r2, r1
 800db74:	e7d7      	b.n	800db26 <__b2d+0x4a>
 800db76:	bf00      	nop
 800db78:	3ff00000 	.word	0x3ff00000

0800db7c <__d2b>:
 800db7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800db80:	4689      	mov	r9, r1
 800db82:	2101      	movs	r1, #1
 800db84:	ec57 6b10 	vmov	r6, r7, d0
 800db88:	4690      	mov	r8, r2
 800db8a:	f7ff fc0f 	bl	800d3ac <_Balloc>
 800db8e:	4604      	mov	r4, r0
 800db90:	b930      	cbnz	r0, 800dba0 <__d2b+0x24>
 800db92:	4602      	mov	r2, r0
 800db94:	4b25      	ldr	r3, [pc, #148]	; (800dc2c <__d2b+0xb0>)
 800db96:	4826      	ldr	r0, [pc, #152]	; (800dc30 <__d2b+0xb4>)
 800db98:	f240 310a 	movw	r1, #778	; 0x30a
 800db9c:	f000 fcbc 	bl	800e518 <__assert_func>
 800dba0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800dba4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dba8:	bb35      	cbnz	r5, 800dbf8 <__d2b+0x7c>
 800dbaa:	2e00      	cmp	r6, #0
 800dbac:	9301      	str	r3, [sp, #4]
 800dbae:	d028      	beq.n	800dc02 <__d2b+0x86>
 800dbb0:	4668      	mov	r0, sp
 800dbb2:	9600      	str	r6, [sp, #0]
 800dbb4:	f7ff fd10 	bl	800d5d8 <__lo0bits>
 800dbb8:	9900      	ldr	r1, [sp, #0]
 800dbba:	b300      	cbz	r0, 800dbfe <__d2b+0x82>
 800dbbc:	9a01      	ldr	r2, [sp, #4]
 800dbbe:	f1c0 0320 	rsb	r3, r0, #32
 800dbc2:	fa02 f303 	lsl.w	r3, r2, r3
 800dbc6:	430b      	orrs	r3, r1
 800dbc8:	40c2      	lsrs	r2, r0
 800dbca:	6163      	str	r3, [r4, #20]
 800dbcc:	9201      	str	r2, [sp, #4]
 800dbce:	9b01      	ldr	r3, [sp, #4]
 800dbd0:	61a3      	str	r3, [r4, #24]
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	bf14      	ite	ne
 800dbd6:	2202      	movne	r2, #2
 800dbd8:	2201      	moveq	r2, #1
 800dbda:	6122      	str	r2, [r4, #16]
 800dbdc:	b1d5      	cbz	r5, 800dc14 <__d2b+0x98>
 800dbde:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800dbe2:	4405      	add	r5, r0
 800dbe4:	f8c9 5000 	str.w	r5, [r9]
 800dbe8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dbec:	f8c8 0000 	str.w	r0, [r8]
 800dbf0:	4620      	mov	r0, r4
 800dbf2:	b003      	add	sp, #12
 800dbf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dbf8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dbfc:	e7d5      	b.n	800dbaa <__d2b+0x2e>
 800dbfe:	6161      	str	r1, [r4, #20]
 800dc00:	e7e5      	b.n	800dbce <__d2b+0x52>
 800dc02:	a801      	add	r0, sp, #4
 800dc04:	f7ff fce8 	bl	800d5d8 <__lo0bits>
 800dc08:	9b01      	ldr	r3, [sp, #4]
 800dc0a:	6163      	str	r3, [r4, #20]
 800dc0c:	2201      	movs	r2, #1
 800dc0e:	6122      	str	r2, [r4, #16]
 800dc10:	3020      	adds	r0, #32
 800dc12:	e7e3      	b.n	800dbdc <__d2b+0x60>
 800dc14:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dc18:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800dc1c:	f8c9 0000 	str.w	r0, [r9]
 800dc20:	6918      	ldr	r0, [r3, #16]
 800dc22:	f7ff fcb9 	bl	800d598 <__hi0bits>
 800dc26:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dc2a:	e7df      	b.n	800dbec <__d2b+0x70>
 800dc2c:	0800f3d3 	.word	0x0800f3d3
 800dc30:	0800f4c4 	.word	0x0800f4c4

0800dc34 <__ratio>:
 800dc34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc38:	4688      	mov	r8, r1
 800dc3a:	4669      	mov	r1, sp
 800dc3c:	4681      	mov	r9, r0
 800dc3e:	f7ff ff4d 	bl	800dadc <__b2d>
 800dc42:	a901      	add	r1, sp, #4
 800dc44:	4640      	mov	r0, r8
 800dc46:	ec55 4b10 	vmov	r4, r5, d0
 800dc4a:	f7ff ff47 	bl	800dadc <__b2d>
 800dc4e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dc52:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800dc56:	eba3 0c02 	sub.w	ip, r3, r2
 800dc5a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800dc5e:	1a9b      	subs	r3, r3, r2
 800dc60:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800dc64:	ec51 0b10 	vmov	r0, r1, d0
 800dc68:	2b00      	cmp	r3, #0
 800dc6a:	bfd6      	itet	le
 800dc6c:	460a      	movle	r2, r1
 800dc6e:	462a      	movgt	r2, r5
 800dc70:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800dc74:	468b      	mov	fp, r1
 800dc76:	462f      	mov	r7, r5
 800dc78:	bfd4      	ite	le
 800dc7a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800dc7e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800dc82:	4620      	mov	r0, r4
 800dc84:	ee10 2a10 	vmov	r2, s0
 800dc88:	465b      	mov	r3, fp
 800dc8a:	4639      	mov	r1, r7
 800dc8c:	f7f2 fde6 	bl	800085c <__aeabi_ddiv>
 800dc90:	ec41 0b10 	vmov	d0, r0, r1
 800dc94:	b003      	add	sp, #12
 800dc96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dc9a <__copybits>:
 800dc9a:	3901      	subs	r1, #1
 800dc9c:	b570      	push	{r4, r5, r6, lr}
 800dc9e:	1149      	asrs	r1, r1, #5
 800dca0:	6914      	ldr	r4, [r2, #16]
 800dca2:	3101      	adds	r1, #1
 800dca4:	f102 0314 	add.w	r3, r2, #20
 800dca8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dcac:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800dcb0:	1f05      	subs	r5, r0, #4
 800dcb2:	42a3      	cmp	r3, r4
 800dcb4:	d30c      	bcc.n	800dcd0 <__copybits+0x36>
 800dcb6:	1aa3      	subs	r3, r4, r2
 800dcb8:	3b11      	subs	r3, #17
 800dcba:	f023 0303 	bic.w	r3, r3, #3
 800dcbe:	3211      	adds	r2, #17
 800dcc0:	42a2      	cmp	r2, r4
 800dcc2:	bf88      	it	hi
 800dcc4:	2300      	movhi	r3, #0
 800dcc6:	4418      	add	r0, r3
 800dcc8:	2300      	movs	r3, #0
 800dcca:	4288      	cmp	r0, r1
 800dccc:	d305      	bcc.n	800dcda <__copybits+0x40>
 800dcce:	bd70      	pop	{r4, r5, r6, pc}
 800dcd0:	f853 6b04 	ldr.w	r6, [r3], #4
 800dcd4:	f845 6f04 	str.w	r6, [r5, #4]!
 800dcd8:	e7eb      	b.n	800dcb2 <__copybits+0x18>
 800dcda:	f840 3b04 	str.w	r3, [r0], #4
 800dcde:	e7f4      	b.n	800dcca <__copybits+0x30>

0800dce0 <__any_on>:
 800dce0:	f100 0214 	add.w	r2, r0, #20
 800dce4:	6900      	ldr	r0, [r0, #16]
 800dce6:	114b      	asrs	r3, r1, #5
 800dce8:	4298      	cmp	r0, r3
 800dcea:	b510      	push	{r4, lr}
 800dcec:	db11      	blt.n	800dd12 <__any_on+0x32>
 800dcee:	dd0a      	ble.n	800dd06 <__any_on+0x26>
 800dcf0:	f011 011f 	ands.w	r1, r1, #31
 800dcf4:	d007      	beq.n	800dd06 <__any_on+0x26>
 800dcf6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800dcfa:	fa24 f001 	lsr.w	r0, r4, r1
 800dcfe:	fa00 f101 	lsl.w	r1, r0, r1
 800dd02:	428c      	cmp	r4, r1
 800dd04:	d10b      	bne.n	800dd1e <__any_on+0x3e>
 800dd06:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dd0a:	4293      	cmp	r3, r2
 800dd0c:	d803      	bhi.n	800dd16 <__any_on+0x36>
 800dd0e:	2000      	movs	r0, #0
 800dd10:	bd10      	pop	{r4, pc}
 800dd12:	4603      	mov	r3, r0
 800dd14:	e7f7      	b.n	800dd06 <__any_on+0x26>
 800dd16:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dd1a:	2900      	cmp	r1, #0
 800dd1c:	d0f5      	beq.n	800dd0a <__any_on+0x2a>
 800dd1e:	2001      	movs	r0, #1
 800dd20:	e7f6      	b.n	800dd10 <__any_on+0x30>

0800dd22 <_calloc_r>:
 800dd22:	b513      	push	{r0, r1, r4, lr}
 800dd24:	434a      	muls	r2, r1
 800dd26:	4611      	mov	r1, r2
 800dd28:	9201      	str	r2, [sp, #4]
 800dd2a:	f000 f859 	bl	800dde0 <_malloc_r>
 800dd2e:	4604      	mov	r4, r0
 800dd30:	b118      	cbz	r0, 800dd3a <_calloc_r+0x18>
 800dd32:	9a01      	ldr	r2, [sp, #4]
 800dd34:	2100      	movs	r1, #0
 800dd36:	f7fc fad9 	bl	800a2ec <memset>
 800dd3a:	4620      	mov	r0, r4
 800dd3c:	b002      	add	sp, #8
 800dd3e:	bd10      	pop	{r4, pc}

0800dd40 <_free_r>:
 800dd40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dd42:	2900      	cmp	r1, #0
 800dd44:	d048      	beq.n	800ddd8 <_free_r+0x98>
 800dd46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd4a:	9001      	str	r0, [sp, #4]
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	f1a1 0404 	sub.w	r4, r1, #4
 800dd52:	bfb8      	it	lt
 800dd54:	18e4      	addlt	r4, r4, r3
 800dd56:	f000 fc6d 	bl	800e634 <__malloc_lock>
 800dd5a:	4a20      	ldr	r2, [pc, #128]	; (800dddc <_free_r+0x9c>)
 800dd5c:	9801      	ldr	r0, [sp, #4]
 800dd5e:	6813      	ldr	r3, [r2, #0]
 800dd60:	4615      	mov	r5, r2
 800dd62:	b933      	cbnz	r3, 800dd72 <_free_r+0x32>
 800dd64:	6063      	str	r3, [r4, #4]
 800dd66:	6014      	str	r4, [r2, #0]
 800dd68:	b003      	add	sp, #12
 800dd6a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dd6e:	f000 bc67 	b.w	800e640 <__malloc_unlock>
 800dd72:	42a3      	cmp	r3, r4
 800dd74:	d90b      	bls.n	800dd8e <_free_r+0x4e>
 800dd76:	6821      	ldr	r1, [r4, #0]
 800dd78:	1862      	adds	r2, r4, r1
 800dd7a:	4293      	cmp	r3, r2
 800dd7c:	bf04      	itt	eq
 800dd7e:	681a      	ldreq	r2, [r3, #0]
 800dd80:	685b      	ldreq	r3, [r3, #4]
 800dd82:	6063      	str	r3, [r4, #4]
 800dd84:	bf04      	itt	eq
 800dd86:	1852      	addeq	r2, r2, r1
 800dd88:	6022      	streq	r2, [r4, #0]
 800dd8a:	602c      	str	r4, [r5, #0]
 800dd8c:	e7ec      	b.n	800dd68 <_free_r+0x28>
 800dd8e:	461a      	mov	r2, r3
 800dd90:	685b      	ldr	r3, [r3, #4]
 800dd92:	b10b      	cbz	r3, 800dd98 <_free_r+0x58>
 800dd94:	42a3      	cmp	r3, r4
 800dd96:	d9fa      	bls.n	800dd8e <_free_r+0x4e>
 800dd98:	6811      	ldr	r1, [r2, #0]
 800dd9a:	1855      	adds	r5, r2, r1
 800dd9c:	42a5      	cmp	r5, r4
 800dd9e:	d10b      	bne.n	800ddb8 <_free_r+0x78>
 800dda0:	6824      	ldr	r4, [r4, #0]
 800dda2:	4421      	add	r1, r4
 800dda4:	1854      	adds	r4, r2, r1
 800dda6:	42a3      	cmp	r3, r4
 800dda8:	6011      	str	r1, [r2, #0]
 800ddaa:	d1dd      	bne.n	800dd68 <_free_r+0x28>
 800ddac:	681c      	ldr	r4, [r3, #0]
 800ddae:	685b      	ldr	r3, [r3, #4]
 800ddb0:	6053      	str	r3, [r2, #4]
 800ddb2:	4421      	add	r1, r4
 800ddb4:	6011      	str	r1, [r2, #0]
 800ddb6:	e7d7      	b.n	800dd68 <_free_r+0x28>
 800ddb8:	d902      	bls.n	800ddc0 <_free_r+0x80>
 800ddba:	230c      	movs	r3, #12
 800ddbc:	6003      	str	r3, [r0, #0]
 800ddbe:	e7d3      	b.n	800dd68 <_free_r+0x28>
 800ddc0:	6825      	ldr	r5, [r4, #0]
 800ddc2:	1961      	adds	r1, r4, r5
 800ddc4:	428b      	cmp	r3, r1
 800ddc6:	bf04      	itt	eq
 800ddc8:	6819      	ldreq	r1, [r3, #0]
 800ddca:	685b      	ldreq	r3, [r3, #4]
 800ddcc:	6063      	str	r3, [r4, #4]
 800ddce:	bf04      	itt	eq
 800ddd0:	1949      	addeq	r1, r1, r5
 800ddd2:	6021      	streq	r1, [r4, #0]
 800ddd4:	6054      	str	r4, [r2, #4]
 800ddd6:	e7c7      	b.n	800dd68 <_free_r+0x28>
 800ddd8:	b003      	add	sp, #12
 800ddda:	bd30      	pop	{r4, r5, pc}
 800dddc:	20000828 	.word	0x20000828

0800dde0 <_malloc_r>:
 800dde0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dde2:	1ccd      	adds	r5, r1, #3
 800dde4:	f025 0503 	bic.w	r5, r5, #3
 800dde8:	3508      	adds	r5, #8
 800ddea:	2d0c      	cmp	r5, #12
 800ddec:	bf38      	it	cc
 800ddee:	250c      	movcc	r5, #12
 800ddf0:	2d00      	cmp	r5, #0
 800ddf2:	4606      	mov	r6, r0
 800ddf4:	db01      	blt.n	800ddfa <_malloc_r+0x1a>
 800ddf6:	42a9      	cmp	r1, r5
 800ddf8:	d903      	bls.n	800de02 <_malloc_r+0x22>
 800ddfa:	230c      	movs	r3, #12
 800ddfc:	6033      	str	r3, [r6, #0]
 800ddfe:	2000      	movs	r0, #0
 800de00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800de02:	f000 fc17 	bl	800e634 <__malloc_lock>
 800de06:	4921      	ldr	r1, [pc, #132]	; (800de8c <_malloc_r+0xac>)
 800de08:	680a      	ldr	r2, [r1, #0]
 800de0a:	4614      	mov	r4, r2
 800de0c:	b99c      	cbnz	r4, 800de36 <_malloc_r+0x56>
 800de0e:	4f20      	ldr	r7, [pc, #128]	; (800de90 <_malloc_r+0xb0>)
 800de10:	683b      	ldr	r3, [r7, #0]
 800de12:	b923      	cbnz	r3, 800de1e <_malloc_r+0x3e>
 800de14:	4621      	mov	r1, r4
 800de16:	4630      	mov	r0, r6
 800de18:	f000 fafa 	bl	800e410 <_sbrk_r>
 800de1c:	6038      	str	r0, [r7, #0]
 800de1e:	4629      	mov	r1, r5
 800de20:	4630      	mov	r0, r6
 800de22:	f000 faf5 	bl	800e410 <_sbrk_r>
 800de26:	1c43      	adds	r3, r0, #1
 800de28:	d123      	bne.n	800de72 <_malloc_r+0x92>
 800de2a:	230c      	movs	r3, #12
 800de2c:	6033      	str	r3, [r6, #0]
 800de2e:	4630      	mov	r0, r6
 800de30:	f000 fc06 	bl	800e640 <__malloc_unlock>
 800de34:	e7e3      	b.n	800ddfe <_malloc_r+0x1e>
 800de36:	6823      	ldr	r3, [r4, #0]
 800de38:	1b5b      	subs	r3, r3, r5
 800de3a:	d417      	bmi.n	800de6c <_malloc_r+0x8c>
 800de3c:	2b0b      	cmp	r3, #11
 800de3e:	d903      	bls.n	800de48 <_malloc_r+0x68>
 800de40:	6023      	str	r3, [r4, #0]
 800de42:	441c      	add	r4, r3
 800de44:	6025      	str	r5, [r4, #0]
 800de46:	e004      	b.n	800de52 <_malloc_r+0x72>
 800de48:	6863      	ldr	r3, [r4, #4]
 800de4a:	42a2      	cmp	r2, r4
 800de4c:	bf0c      	ite	eq
 800de4e:	600b      	streq	r3, [r1, #0]
 800de50:	6053      	strne	r3, [r2, #4]
 800de52:	4630      	mov	r0, r6
 800de54:	f000 fbf4 	bl	800e640 <__malloc_unlock>
 800de58:	f104 000b 	add.w	r0, r4, #11
 800de5c:	1d23      	adds	r3, r4, #4
 800de5e:	f020 0007 	bic.w	r0, r0, #7
 800de62:	1ac2      	subs	r2, r0, r3
 800de64:	d0cc      	beq.n	800de00 <_malloc_r+0x20>
 800de66:	1a1b      	subs	r3, r3, r0
 800de68:	50a3      	str	r3, [r4, r2]
 800de6a:	e7c9      	b.n	800de00 <_malloc_r+0x20>
 800de6c:	4622      	mov	r2, r4
 800de6e:	6864      	ldr	r4, [r4, #4]
 800de70:	e7cc      	b.n	800de0c <_malloc_r+0x2c>
 800de72:	1cc4      	adds	r4, r0, #3
 800de74:	f024 0403 	bic.w	r4, r4, #3
 800de78:	42a0      	cmp	r0, r4
 800de7a:	d0e3      	beq.n	800de44 <_malloc_r+0x64>
 800de7c:	1a21      	subs	r1, r4, r0
 800de7e:	4630      	mov	r0, r6
 800de80:	f000 fac6 	bl	800e410 <_sbrk_r>
 800de84:	3001      	adds	r0, #1
 800de86:	d1dd      	bne.n	800de44 <_malloc_r+0x64>
 800de88:	e7cf      	b.n	800de2a <_malloc_r+0x4a>
 800de8a:	bf00      	nop
 800de8c:	20000828 	.word	0x20000828
 800de90:	2000082c 	.word	0x2000082c

0800de94 <__ssputs_r>:
 800de94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800de98:	688e      	ldr	r6, [r1, #8]
 800de9a:	429e      	cmp	r6, r3
 800de9c:	4682      	mov	sl, r0
 800de9e:	460c      	mov	r4, r1
 800dea0:	4690      	mov	r8, r2
 800dea2:	461f      	mov	r7, r3
 800dea4:	d838      	bhi.n	800df18 <__ssputs_r+0x84>
 800dea6:	898a      	ldrh	r2, [r1, #12]
 800dea8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800deac:	d032      	beq.n	800df14 <__ssputs_r+0x80>
 800deae:	6825      	ldr	r5, [r4, #0]
 800deb0:	6909      	ldr	r1, [r1, #16]
 800deb2:	eba5 0901 	sub.w	r9, r5, r1
 800deb6:	6965      	ldr	r5, [r4, #20]
 800deb8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800debc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dec0:	3301      	adds	r3, #1
 800dec2:	444b      	add	r3, r9
 800dec4:	106d      	asrs	r5, r5, #1
 800dec6:	429d      	cmp	r5, r3
 800dec8:	bf38      	it	cc
 800deca:	461d      	movcc	r5, r3
 800decc:	0553      	lsls	r3, r2, #21
 800dece:	d531      	bpl.n	800df34 <__ssputs_r+0xa0>
 800ded0:	4629      	mov	r1, r5
 800ded2:	f7ff ff85 	bl	800dde0 <_malloc_r>
 800ded6:	4606      	mov	r6, r0
 800ded8:	b950      	cbnz	r0, 800def0 <__ssputs_r+0x5c>
 800deda:	230c      	movs	r3, #12
 800dedc:	f8ca 3000 	str.w	r3, [sl]
 800dee0:	89a3      	ldrh	r3, [r4, #12]
 800dee2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dee6:	81a3      	strh	r3, [r4, #12]
 800dee8:	f04f 30ff 	mov.w	r0, #4294967295
 800deec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800def0:	6921      	ldr	r1, [r4, #16]
 800def2:	464a      	mov	r2, r9
 800def4:	f7ff fa4c 	bl	800d390 <memcpy>
 800def8:	89a3      	ldrh	r3, [r4, #12]
 800defa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800defe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df02:	81a3      	strh	r3, [r4, #12]
 800df04:	6126      	str	r6, [r4, #16]
 800df06:	6165      	str	r5, [r4, #20]
 800df08:	444e      	add	r6, r9
 800df0a:	eba5 0509 	sub.w	r5, r5, r9
 800df0e:	6026      	str	r6, [r4, #0]
 800df10:	60a5      	str	r5, [r4, #8]
 800df12:	463e      	mov	r6, r7
 800df14:	42be      	cmp	r6, r7
 800df16:	d900      	bls.n	800df1a <__ssputs_r+0x86>
 800df18:	463e      	mov	r6, r7
 800df1a:	4632      	mov	r2, r6
 800df1c:	6820      	ldr	r0, [r4, #0]
 800df1e:	4641      	mov	r1, r8
 800df20:	f000 fb6e 	bl	800e600 <memmove>
 800df24:	68a3      	ldr	r3, [r4, #8]
 800df26:	6822      	ldr	r2, [r4, #0]
 800df28:	1b9b      	subs	r3, r3, r6
 800df2a:	4432      	add	r2, r6
 800df2c:	60a3      	str	r3, [r4, #8]
 800df2e:	6022      	str	r2, [r4, #0]
 800df30:	2000      	movs	r0, #0
 800df32:	e7db      	b.n	800deec <__ssputs_r+0x58>
 800df34:	462a      	mov	r2, r5
 800df36:	f000 fb89 	bl	800e64c <_realloc_r>
 800df3a:	4606      	mov	r6, r0
 800df3c:	2800      	cmp	r0, #0
 800df3e:	d1e1      	bne.n	800df04 <__ssputs_r+0x70>
 800df40:	6921      	ldr	r1, [r4, #16]
 800df42:	4650      	mov	r0, sl
 800df44:	f7ff fefc 	bl	800dd40 <_free_r>
 800df48:	e7c7      	b.n	800deda <__ssputs_r+0x46>
	...

0800df4c <_svfiprintf_r>:
 800df4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df50:	4698      	mov	r8, r3
 800df52:	898b      	ldrh	r3, [r1, #12]
 800df54:	061b      	lsls	r3, r3, #24
 800df56:	b09d      	sub	sp, #116	; 0x74
 800df58:	4607      	mov	r7, r0
 800df5a:	460d      	mov	r5, r1
 800df5c:	4614      	mov	r4, r2
 800df5e:	d50e      	bpl.n	800df7e <_svfiprintf_r+0x32>
 800df60:	690b      	ldr	r3, [r1, #16]
 800df62:	b963      	cbnz	r3, 800df7e <_svfiprintf_r+0x32>
 800df64:	2140      	movs	r1, #64	; 0x40
 800df66:	f7ff ff3b 	bl	800dde0 <_malloc_r>
 800df6a:	6028      	str	r0, [r5, #0]
 800df6c:	6128      	str	r0, [r5, #16]
 800df6e:	b920      	cbnz	r0, 800df7a <_svfiprintf_r+0x2e>
 800df70:	230c      	movs	r3, #12
 800df72:	603b      	str	r3, [r7, #0]
 800df74:	f04f 30ff 	mov.w	r0, #4294967295
 800df78:	e0d1      	b.n	800e11e <_svfiprintf_r+0x1d2>
 800df7a:	2340      	movs	r3, #64	; 0x40
 800df7c:	616b      	str	r3, [r5, #20]
 800df7e:	2300      	movs	r3, #0
 800df80:	9309      	str	r3, [sp, #36]	; 0x24
 800df82:	2320      	movs	r3, #32
 800df84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800df88:	f8cd 800c 	str.w	r8, [sp, #12]
 800df8c:	2330      	movs	r3, #48	; 0x30
 800df8e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e138 <_svfiprintf_r+0x1ec>
 800df92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800df96:	f04f 0901 	mov.w	r9, #1
 800df9a:	4623      	mov	r3, r4
 800df9c:	469a      	mov	sl, r3
 800df9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dfa2:	b10a      	cbz	r2, 800dfa8 <_svfiprintf_r+0x5c>
 800dfa4:	2a25      	cmp	r2, #37	; 0x25
 800dfa6:	d1f9      	bne.n	800df9c <_svfiprintf_r+0x50>
 800dfa8:	ebba 0b04 	subs.w	fp, sl, r4
 800dfac:	d00b      	beq.n	800dfc6 <_svfiprintf_r+0x7a>
 800dfae:	465b      	mov	r3, fp
 800dfb0:	4622      	mov	r2, r4
 800dfb2:	4629      	mov	r1, r5
 800dfb4:	4638      	mov	r0, r7
 800dfb6:	f7ff ff6d 	bl	800de94 <__ssputs_r>
 800dfba:	3001      	adds	r0, #1
 800dfbc:	f000 80aa 	beq.w	800e114 <_svfiprintf_r+0x1c8>
 800dfc0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dfc2:	445a      	add	r2, fp
 800dfc4:	9209      	str	r2, [sp, #36]	; 0x24
 800dfc6:	f89a 3000 	ldrb.w	r3, [sl]
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	f000 80a2 	beq.w	800e114 <_svfiprintf_r+0x1c8>
 800dfd0:	2300      	movs	r3, #0
 800dfd2:	f04f 32ff 	mov.w	r2, #4294967295
 800dfd6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dfda:	f10a 0a01 	add.w	sl, sl, #1
 800dfde:	9304      	str	r3, [sp, #16]
 800dfe0:	9307      	str	r3, [sp, #28]
 800dfe2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dfe6:	931a      	str	r3, [sp, #104]	; 0x68
 800dfe8:	4654      	mov	r4, sl
 800dfea:	2205      	movs	r2, #5
 800dfec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dff0:	4851      	ldr	r0, [pc, #324]	; (800e138 <_svfiprintf_r+0x1ec>)
 800dff2:	f7f2 f8fd 	bl	80001f0 <memchr>
 800dff6:	9a04      	ldr	r2, [sp, #16]
 800dff8:	b9d8      	cbnz	r0, 800e032 <_svfiprintf_r+0xe6>
 800dffa:	06d0      	lsls	r0, r2, #27
 800dffc:	bf44      	itt	mi
 800dffe:	2320      	movmi	r3, #32
 800e000:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e004:	0711      	lsls	r1, r2, #28
 800e006:	bf44      	itt	mi
 800e008:	232b      	movmi	r3, #43	; 0x2b
 800e00a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e00e:	f89a 3000 	ldrb.w	r3, [sl]
 800e012:	2b2a      	cmp	r3, #42	; 0x2a
 800e014:	d015      	beq.n	800e042 <_svfiprintf_r+0xf6>
 800e016:	9a07      	ldr	r2, [sp, #28]
 800e018:	4654      	mov	r4, sl
 800e01a:	2000      	movs	r0, #0
 800e01c:	f04f 0c0a 	mov.w	ip, #10
 800e020:	4621      	mov	r1, r4
 800e022:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e026:	3b30      	subs	r3, #48	; 0x30
 800e028:	2b09      	cmp	r3, #9
 800e02a:	d94e      	bls.n	800e0ca <_svfiprintf_r+0x17e>
 800e02c:	b1b0      	cbz	r0, 800e05c <_svfiprintf_r+0x110>
 800e02e:	9207      	str	r2, [sp, #28]
 800e030:	e014      	b.n	800e05c <_svfiprintf_r+0x110>
 800e032:	eba0 0308 	sub.w	r3, r0, r8
 800e036:	fa09 f303 	lsl.w	r3, r9, r3
 800e03a:	4313      	orrs	r3, r2
 800e03c:	9304      	str	r3, [sp, #16]
 800e03e:	46a2      	mov	sl, r4
 800e040:	e7d2      	b.n	800dfe8 <_svfiprintf_r+0x9c>
 800e042:	9b03      	ldr	r3, [sp, #12]
 800e044:	1d19      	adds	r1, r3, #4
 800e046:	681b      	ldr	r3, [r3, #0]
 800e048:	9103      	str	r1, [sp, #12]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	bfbb      	ittet	lt
 800e04e:	425b      	neglt	r3, r3
 800e050:	f042 0202 	orrlt.w	r2, r2, #2
 800e054:	9307      	strge	r3, [sp, #28]
 800e056:	9307      	strlt	r3, [sp, #28]
 800e058:	bfb8      	it	lt
 800e05a:	9204      	strlt	r2, [sp, #16]
 800e05c:	7823      	ldrb	r3, [r4, #0]
 800e05e:	2b2e      	cmp	r3, #46	; 0x2e
 800e060:	d10c      	bne.n	800e07c <_svfiprintf_r+0x130>
 800e062:	7863      	ldrb	r3, [r4, #1]
 800e064:	2b2a      	cmp	r3, #42	; 0x2a
 800e066:	d135      	bne.n	800e0d4 <_svfiprintf_r+0x188>
 800e068:	9b03      	ldr	r3, [sp, #12]
 800e06a:	1d1a      	adds	r2, r3, #4
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	9203      	str	r2, [sp, #12]
 800e070:	2b00      	cmp	r3, #0
 800e072:	bfb8      	it	lt
 800e074:	f04f 33ff 	movlt.w	r3, #4294967295
 800e078:	3402      	adds	r4, #2
 800e07a:	9305      	str	r3, [sp, #20]
 800e07c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e148 <_svfiprintf_r+0x1fc>
 800e080:	7821      	ldrb	r1, [r4, #0]
 800e082:	2203      	movs	r2, #3
 800e084:	4650      	mov	r0, sl
 800e086:	f7f2 f8b3 	bl	80001f0 <memchr>
 800e08a:	b140      	cbz	r0, 800e09e <_svfiprintf_r+0x152>
 800e08c:	2340      	movs	r3, #64	; 0x40
 800e08e:	eba0 000a 	sub.w	r0, r0, sl
 800e092:	fa03 f000 	lsl.w	r0, r3, r0
 800e096:	9b04      	ldr	r3, [sp, #16]
 800e098:	4303      	orrs	r3, r0
 800e09a:	3401      	adds	r4, #1
 800e09c:	9304      	str	r3, [sp, #16]
 800e09e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0a2:	4826      	ldr	r0, [pc, #152]	; (800e13c <_svfiprintf_r+0x1f0>)
 800e0a4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e0a8:	2206      	movs	r2, #6
 800e0aa:	f7f2 f8a1 	bl	80001f0 <memchr>
 800e0ae:	2800      	cmp	r0, #0
 800e0b0:	d038      	beq.n	800e124 <_svfiprintf_r+0x1d8>
 800e0b2:	4b23      	ldr	r3, [pc, #140]	; (800e140 <_svfiprintf_r+0x1f4>)
 800e0b4:	bb1b      	cbnz	r3, 800e0fe <_svfiprintf_r+0x1b2>
 800e0b6:	9b03      	ldr	r3, [sp, #12]
 800e0b8:	3307      	adds	r3, #7
 800e0ba:	f023 0307 	bic.w	r3, r3, #7
 800e0be:	3308      	adds	r3, #8
 800e0c0:	9303      	str	r3, [sp, #12]
 800e0c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e0c4:	4433      	add	r3, r6
 800e0c6:	9309      	str	r3, [sp, #36]	; 0x24
 800e0c8:	e767      	b.n	800df9a <_svfiprintf_r+0x4e>
 800e0ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800e0ce:	460c      	mov	r4, r1
 800e0d0:	2001      	movs	r0, #1
 800e0d2:	e7a5      	b.n	800e020 <_svfiprintf_r+0xd4>
 800e0d4:	2300      	movs	r3, #0
 800e0d6:	3401      	adds	r4, #1
 800e0d8:	9305      	str	r3, [sp, #20]
 800e0da:	4619      	mov	r1, r3
 800e0dc:	f04f 0c0a 	mov.w	ip, #10
 800e0e0:	4620      	mov	r0, r4
 800e0e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e0e6:	3a30      	subs	r2, #48	; 0x30
 800e0e8:	2a09      	cmp	r2, #9
 800e0ea:	d903      	bls.n	800e0f4 <_svfiprintf_r+0x1a8>
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d0c5      	beq.n	800e07c <_svfiprintf_r+0x130>
 800e0f0:	9105      	str	r1, [sp, #20]
 800e0f2:	e7c3      	b.n	800e07c <_svfiprintf_r+0x130>
 800e0f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800e0f8:	4604      	mov	r4, r0
 800e0fa:	2301      	movs	r3, #1
 800e0fc:	e7f0      	b.n	800e0e0 <_svfiprintf_r+0x194>
 800e0fe:	ab03      	add	r3, sp, #12
 800e100:	9300      	str	r3, [sp, #0]
 800e102:	462a      	mov	r2, r5
 800e104:	4b0f      	ldr	r3, [pc, #60]	; (800e144 <_svfiprintf_r+0x1f8>)
 800e106:	a904      	add	r1, sp, #16
 800e108:	4638      	mov	r0, r7
 800e10a:	f7fc f997 	bl	800a43c <_printf_float>
 800e10e:	1c42      	adds	r2, r0, #1
 800e110:	4606      	mov	r6, r0
 800e112:	d1d6      	bne.n	800e0c2 <_svfiprintf_r+0x176>
 800e114:	89ab      	ldrh	r3, [r5, #12]
 800e116:	065b      	lsls	r3, r3, #25
 800e118:	f53f af2c 	bmi.w	800df74 <_svfiprintf_r+0x28>
 800e11c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e11e:	b01d      	add	sp, #116	; 0x74
 800e120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e124:	ab03      	add	r3, sp, #12
 800e126:	9300      	str	r3, [sp, #0]
 800e128:	462a      	mov	r2, r5
 800e12a:	4b06      	ldr	r3, [pc, #24]	; (800e144 <_svfiprintf_r+0x1f8>)
 800e12c:	a904      	add	r1, sp, #16
 800e12e:	4638      	mov	r0, r7
 800e130:	f7fc fc28 	bl	800a984 <_printf_i>
 800e134:	e7eb      	b.n	800e10e <_svfiprintf_r+0x1c2>
 800e136:	bf00      	nop
 800e138:	0800f624 	.word	0x0800f624
 800e13c:	0800f62e 	.word	0x0800f62e
 800e140:	0800a43d 	.word	0x0800a43d
 800e144:	0800de95 	.word	0x0800de95
 800e148:	0800f62a 	.word	0x0800f62a

0800e14c <__sfputc_r>:
 800e14c:	6893      	ldr	r3, [r2, #8]
 800e14e:	3b01      	subs	r3, #1
 800e150:	2b00      	cmp	r3, #0
 800e152:	b410      	push	{r4}
 800e154:	6093      	str	r3, [r2, #8]
 800e156:	da08      	bge.n	800e16a <__sfputc_r+0x1e>
 800e158:	6994      	ldr	r4, [r2, #24]
 800e15a:	42a3      	cmp	r3, r4
 800e15c:	db01      	blt.n	800e162 <__sfputc_r+0x16>
 800e15e:	290a      	cmp	r1, #10
 800e160:	d103      	bne.n	800e16a <__sfputc_r+0x1e>
 800e162:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e166:	f7fd bc2d 	b.w	800b9c4 <__swbuf_r>
 800e16a:	6813      	ldr	r3, [r2, #0]
 800e16c:	1c58      	adds	r0, r3, #1
 800e16e:	6010      	str	r0, [r2, #0]
 800e170:	7019      	strb	r1, [r3, #0]
 800e172:	4608      	mov	r0, r1
 800e174:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e178:	4770      	bx	lr

0800e17a <__sfputs_r>:
 800e17a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e17c:	4606      	mov	r6, r0
 800e17e:	460f      	mov	r7, r1
 800e180:	4614      	mov	r4, r2
 800e182:	18d5      	adds	r5, r2, r3
 800e184:	42ac      	cmp	r4, r5
 800e186:	d101      	bne.n	800e18c <__sfputs_r+0x12>
 800e188:	2000      	movs	r0, #0
 800e18a:	e007      	b.n	800e19c <__sfputs_r+0x22>
 800e18c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e190:	463a      	mov	r2, r7
 800e192:	4630      	mov	r0, r6
 800e194:	f7ff ffda 	bl	800e14c <__sfputc_r>
 800e198:	1c43      	adds	r3, r0, #1
 800e19a:	d1f3      	bne.n	800e184 <__sfputs_r+0xa>
 800e19c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e1a0 <_vfiprintf_r>:
 800e1a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1a4:	460d      	mov	r5, r1
 800e1a6:	b09d      	sub	sp, #116	; 0x74
 800e1a8:	4614      	mov	r4, r2
 800e1aa:	4698      	mov	r8, r3
 800e1ac:	4606      	mov	r6, r0
 800e1ae:	b118      	cbz	r0, 800e1b8 <_vfiprintf_r+0x18>
 800e1b0:	6983      	ldr	r3, [r0, #24]
 800e1b2:	b90b      	cbnz	r3, 800e1b8 <_vfiprintf_r+0x18>
 800e1b4:	f7fe fc5a 	bl	800ca6c <__sinit>
 800e1b8:	4b89      	ldr	r3, [pc, #548]	; (800e3e0 <_vfiprintf_r+0x240>)
 800e1ba:	429d      	cmp	r5, r3
 800e1bc:	d11b      	bne.n	800e1f6 <_vfiprintf_r+0x56>
 800e1be:	6875      	ldr	r5, [r6, #4]
 800e1c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e1c2:	07d9      	lsls	r1, r3, #31
 800e1c4:	d405      	bmi.n	800e1d2 <_vfiprintf_r+0x32>
 800e1c6:	89ab      	ldrh	r3, [r5, #12]
 800e1c8:	059a      	lsls	r2, r3, #22
 800e1ca:	d402      	bmi.n	800e1d2 <_vfiprintf_r+0x32>
 800e1cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e1ce:	f7ff f85e 	bl	800d28e <__retarget_lock_acquire_recursive>
 800e1d2:	89ab      	ldrh	r3, [r5, #12]
 800e1d4:	071b      	lsls	r3, r3, #28
 800e1d6:	d501      	bpl.n	800e1dc <_vfiprintf_r+0x3c>
 800e1d8:	692b      	ldr	r3, [r5, #16]
 800e1da:	b9eb      	cbnz	r3, 800e218 <_vfiprintf_r+0x78>
 800e1dc:	4629      	mov	r1, r5
 800e1de:	4630      	mov	r0, r6
 800e1e0:	f7fd fc42 	bl	800ba68 <__swsetup_r>
 800e1e4:	b1c0      	cbz	r0, 800e218 <_vfiprintf_r+0x78>
 800e1e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e1e8:	07dc      	lsls	r4, r3, #31
 800e1ea:	d50e      	bpl.n	800e20a <_vfiprintf_r+0x6a>
 800e1ec:	f04f 30ff 	mov.w	r0, #4294967295
 800e1f0:	b01d      	add	sp, #116	; 0x74
 800e1f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1f6:	4b7b      	ldr	r3, [pc, #492]	; (800e3e4 <_vfiprintf_r+0x244>)
 800e1f8:	429d      	cmp	r5, r3
 800e1fa:	d101      	bne.n	800e200 <_vfiprintf_r+0x60>
 800e1fc:	68b5      	ldr	r5, [r6, #8]
 800e1fe:	e7df      	b.n	800e1c0 <_vfiprintf_r+0x20>
 800e200:	4b79      	ldr	r3, [pc, #484]	; (800e3e8 <_vfiprintf_r+0x248>)
 800e202:	429d      	cmp	r5, r3
 800e204:	bf08      	it	eq
 800e206:	68f5      	ldreq	r5, [r6, #12]
 800e208:	e7da      	b.n	800e1c0 <_vfiprintf_r+0x20>
 800e20a:	89ab      	ldrh	r3, [r5, #12]
 800e20c:	0598      	lsls	r0, r3, #22
 800e20e:	d4ed      	bmi.n	800e1ec <_vfiprintf_r+0x4c>
 800e210:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e212:	f7ff f83d 	bl	800d290 <__retarget_lock_release_recursive>
 800e216:	e7e9      	b.n	800e1ec <_vfiprintf_r+0x4c>
 800e218:	2300      	movs	r3, #0
 800e21a:	9309      	str	r3, [sp, #36]	; 0x24
 800e21c:	2320      	movs	r3, #32
 800e21e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e222:	f8cd 800c 	str.w	r8, [sp, #12]
 800e226:	2330      	movs	r3, #48	; 0x30
 800e228:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e3ec <_vfiprintf_r+0x24c>
 800e22c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e230:	f04f 0901 	mov.w	r9, #1
 800e234:	4623      	mov	r3, r4
 800e236:	469a      	mov	sl, r3
 800e238:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e23c:	b10a      	cbz	r2, 800e242 <_vfiprintf_r+0xa2>
 800e23e:	2a25      	cmp	r2, #37	; 0x25
 800e240:	d1f9      	bne.n	800e236 <_vfiprintf_r+0x96>
 800e242:	ebba 0b04 	subs.w	fp, sl, r4
 800e246:	d00b      	beq.n	800e260 <_vfiprintf_r+0xc0>
 800e248:	465b      	mov	r3, fp
 800e24a:	4622      	mov	r2, r4
 800e24c:	4629      	mov	r1, r5
 800e24e:	4630      	mov	r0, r6
 800e250:	f7ff ff93 	bl	800e17a <__sfputs_r>
 800e254:	3001      	adds	r0, #1
 800e256:	f000 80aa 	beq.w	800e3ae <_vfiprintf_r+0x20e>
 800e25a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e25c:	445a      	add	r2, fp
 800e25e:	9209      	str	r2, [sp, #36]	; 0x24
 800e260:	f89a 3000 	ldrb.w	r3, [sl]
 800e264:	2b00      	cmp	r3, #0
 800e266:	f000 80a2 	beq.w	800e3ae <_vfiprintf_r+0x20e>
 800e26a:	2300      	movs	r3, #0
 800e26c:	f04f 32ff 	mov.w	r2, #4294967295
 800e270:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e274:	f10a 0a01 	add.w	sl, sl, #1
 800e278:	9304      	str	r3, [sp, #16]
 800e27a:	9307      	str	r3, [sp, #28]
 800e27c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e280:	931a      	str	r3, [sp, #104]	; 0x68
 800e282:	4654      	mov	r4, sl
 800e284:	2205      	movs	r2, #5
 800e286:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e28a:	4858      	ldr	r0, [pc, #352]	; (800e3ec <_vfiprintf_r+0x24c>)
 800e28c:	f7f1 ffb0 	bl	80001f0 <memchr>
 800e290:	9a04      	ldr	r2, [sp, #16]
 800e292:	b9d8      	cbnz	r0, 800e2cc <_vfiprintf_r+0x12c>
 800e294:	06d1      	lsls	r1, r2, #27
 800e296:	bf44      	itt	mi
 800e298:	2320      	movmi	r3, #32
 800e29a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e29e:	0713      	lsls	r3, r2, #28
 800e2a0:	bf44      	itt	mi
 800e2a2:	232b      	movmi	r3, #43	; 0x2b
 800e2a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e2a8:	f89a 3000 	ldrb.w	r3, [sl]
 800e2ac:	2b2a      	cmp	r3, #42	; 0x2a
 800e2ae:	d015      	beq.n	800e2dc <_vfiprintf_r+0x13c>
 800e2b0:	9a07      	ldr	r2, [sp, #28]
 800e2b2:	4654      	mov	r4, sl
 800e2b4:	2000      	movs	r0, #0
 800e2b6:	f04f 0c0a 	mov.w	ip, #10
 800e2ba:	4621      	mov	r1, r4
 800e2bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e2c0:	3b30      	subs	r3, #48	; 0x30
 800e2c2:	2b09      	cmp	r3, #9
 800e2c4:	d94e      	bls.n	800e364 <_vfiprintf_r+0x1c4>
 800e2c6:	b1b0      	cbz	r0, 800e2f6 <_vfiprintf_r+0x156>
 800e2c8:	9207      	str	r2, [sp, #28]
 800e2ca:	e014      	b.n	800e2f6 <_vfiprintf_r+0x156>
 800e2cc:	eba0 0308 	sub.w	r3, r0, r8
 800e2d0:	fa09 f303 	lsl.w	r3, r9, r3
 800e2d4:	4313      	orrs	r3, r2
 800e2d6:	9304      	str	r3, [sp, #16]
 800e2d8:	46a2      	mov	sl, r4
 800e2da:	e7d2      	b.n	800e282 <_vfiprintf_r+0xe2>
 800e2dc:	9b03      	ldr	r3, [sp, #12]
 800e2de:	1d19      	adds	r1, r3, #4
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	9103      	str	r1, [sp, #12]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	bfbb      	ittet	lt
 800e2e8:	425b      	neglt	r3, r3
 800e2ea:	f042 0202 	orrlt.w	r2, r2, #2
 800e2ee:	9307      	strge	r3, [sp, #28]
 800e2f0:	9307      	strlt	r3, [sp, #28]
 800e2f2:	bfb8      	it	lt
 800e2f4:	9204      	strlt	r2, [sp, #16]
 800e2f6:	7823      	ldrb	r3, [r4, #0]
 800e2f8:	2b2e      	cmp	r3, #46	; 0x2e
 800e2fa:	d10c      	bne.n	800e316 <_vfiprintf_r+0x176>
 800e2fc:	7863      	ldrb	r3, [r4, #1]
 800e2fe:	2b2a      	cmp	r3, #42	; 0x2a
 800e300:	d135      	bne.n	800e36e <_vfiprintf_r+0x1ce>
 800e302:	9b03      	ldr	r3, [sp, #12]
 800e304:	1d1a      	adds	r2, r3, #4
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	9203      	str	r2, [sp, #12]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	bfb8      	it	lt
 800e30e:	f04f 33ff 	movlt.w	r3, #4294967295
 800e312:	3402      	adds	r4, #2
 800e314:	9305      	str	r3, [sp, #20]
 800e316:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e3fc <_vfiprintf_r+0x25c>
 800e31a:	7821      	ldrb	r1, [r4, #0]
 800e31c:	2203      	movs	r2, #3
 800e31e:	4650      	mov	r0, sl
 800e320:	f7f1 ff66 	bl	80001f0 <memchr>
 800e324:	b140      	cbz	r0, 800e338 <_vfiprintf_r+0x198>
 800e326:	2340      	movs	r3, #64	; 0x40
 800e328:	eba0 000a 	sub.w	r0, r0, sl
 800e32c:	fa03 f000 	lsl.w	r0, r3, r0
 800e330:	9b04      	ldr	r3, [sp, #16]
 800e332:	4303      	orrs	r3, r0
 800e334:	3401      	adds	r4, #1
 800e336:	9304      	str	r3, [sp, #16]
 800e338:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e33c:	482c      	ldr	r0, [pc, #176]	; (800e3f0 <_vfiprintf_r+0x250>)
 800e33e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e342:	2206      	movs	r2, #6
 800e344:	f7f1 ff54 	bl	80001f0 <memchr>
 800e348:	2800      	cmp	r0, #0
 800e34a:	d03f      	beq.n	800e3cc <_vfiprintf_r+0x22c>
 800e34c:	4b29      	ldr	r3, [pc, #164]	; (800e3f4 <_vfiprintf_r+0x254>)
 800e34e:	bb1b      	cbnz	r3, 800e398 <_vfiprintf_r+0x1f8>
 800e350:	9b03      	ldr	r3, [sp, #12]
 800e352:	3307      	adds	r3, #7
 800e354:	f023 0307 	bic.w	r3, r3, #7
 800e358:	3308      	adds	r3, #8
 800e35a:	9303      	str	r3, [sp, #12]
 800e35c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e35e:	443b      	add	r3, r7
 800e360:	9309      	str	r3, [sp, #36]	; 0x24
 800e362:	e767      	b.n	800e234 <_vfiprintf_r+0x94>
 800e364:	fb0c 3202 	mla	r2, ip, r2, r3
 800e368:	460c      	mov	r4, r1
 800e36a:	2001      	movs	r0, #1
 800e36c:	e7a5      	b.n	800e2ba <_vfiprintf_r+0x11a>
 800e36e:	2300      	movs	r3, #0
 800e370:	3401      	adds	r4, #1
 800e372:	9305      	str	r3, [sp, #20]
 800e374:	4619      	mov	r1, r3
 800e376:	f04f 0c0a 	mov.w	ip, #10
 800e37a:	4620      	mov	r0, r4
 800e37c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e380:	3a30      	subs	r2, #48	; 0x30
 800e382:	2a09      	cmp	r2, #9
 800e384:	d903      	bls.n	800e38e <_vfiprintf_r+0x1ee>
 800e386:	2b00      	cmp	r3, #0
 800e388:	d0c5      	beq.n	800e316 <_vfiprintf_r+0x176>
 800e38a:	9105      	str	r1, [sp, #20]
 800e38c:	e7c3      	b.n	800e316 <_vfiprintf_r+0x176>
 800e38e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e392:	4604      	mov	r4, r0
 800e394:	2301      	movs	r3, #1
 800e396:	e7f0      	b.n	800e37a <_vfiprintf_r+0x1da>
 800e398:	ab03      	add	r3, sp, #12
 800e39a:	9300      	str	r3, [sp, #0]
 800e39c:	462a      	mov	r2, r5
 800e39e:	4b16      	ldr	r3, [pc, #88]	; (800e3f8 <_vfiprintf_r+0x258>)
 800e3a0:	a904      	add	r1, sp, #16
 800e3a2:	4630      	mov	r0, r6
 800e3a4:	f7fc f84a 	bl	800a43c <_printf_float>
 800e3a8:	4607      	mov	r7, r0
 800e3aa:	1c78      	adds	r0, r7, #1
 800e3ac:	d1d6      	bne.n	800e35c <_vfiprintf_r+0x1bc>
 800e3ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e3b0:	07d9      	lsls	r1, r3, #31
 800e3b2:	d405      	bmi.n	800e3c0 <_vfiprintf_r+0x220>
 800e3b4:	89ab      	ldrh	r3, [r5, #12]
 800e3b6:	059a      	lsls	r2, r3, #22
 800e3b8:	d402      	bmi.n	800e3c0 <_vfiprintf_r+0x220>
 800e3ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e3bc:	f7fe ff68 	bl	800d290 <__retarget_lock_release_recursive>
 800e3c0:	89ab      	ldrh	r3, [r5, #12]
 800e3c2:	065b      	lsls	r3, r3, #25
 800e3c4:	f53f af12 	bmi.w	800e1ec <_vfiprintf_r+0x4c>
 800e3c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e3ca:	e711      	b.n	800e1f0 <_vfiprintf_r+0x50>
 800e3cc:	ab03      	add	r3, sp, #12
 800e3ce:	9300      	str	r3, [sp, #0]
 800e3d0:	462a      	mov	r2, r5
 800e3d2:	4b09      	ldr	r3, [pc, #36]	; (800e3f8 <_vfiprintf_r+0x258>)
 800e3d4:	a904      	add	r1, sp, #16
 800e3d6:	4630      	mov	r0, r6
 800e3d8:	f7fc fad4 	bl	800a984 <_printf_i>
 800e3dc:	e7e4      	b.n	800e3a8 <_vfiprintf_r+0x208>
 800e3de:	bf00      	nop
 800e3e0:	0800f404 	.word	0x0800f404
 800e3e4:	0800f424 	.word	0x0800f424
 800e3e8:	0800f3e4 	.word	0x0800f3e4
 800e3ec:	0800f624 	.word	0x0800f624
 800e3f0:	0800f62e 	.word	0x0800f62e
 800e3f4:	0800a43d 	.word	0x0800a43d
 800e3f8:	0800e17b 	.word	0x0800e17b
 800e3fc:	0800f62a 	.word	0x0800f62a

0800e400 <nan>:
 800e400:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e408 <nan+0x8>
 800e404:	4770      	bx	lr
 800e406:	bf00      	nop
 800e408:	00000000 	.word	0x00000000
 800e40c:	7ff80000 	.word	0x7ff80000

0800e410 <_sbrk_r>:
 800e410:	b538      	push	{r3, r4, r5, lr}
 800e412:	4d06      	ldr	r5, [pc, #24]	; (800e42c <_sbrk_r+0x1c>)
 800e414:	2300      	movs	r3, #0
 800e416:	4604      	mov	r4, r0
 800e418:	4608      	mov	r0, r1
 800e41a:	602b      	str	r3, [r5, #0]
 800e41c:	f7f3 fefc 	bl	8002218 <_sbrk>
 800e420:	1c43      	adds	r3, r0, #1
 800e422:	d102      	bne.n	800e42a <_sbrk_r+0x1a>
 800e424:	682b      	ldr	r3, [r5, #0]
 800e426:	b103      	cbz	r3, 800e42a <_sbrk_r+0x1a>
 800e428:	6023      	str	r3, [r4, #0]
 800e42a:	bd38      	pop	{r3, r4, r5, pc}
 800e42c:	20000e18 	.word	0x20000e18

0800e430 <__sread>:
 800e430:	b510      	push	{r4, lr}
 800e432:	460c      	mov	r4, r1
 800e434:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e438:	f000 f92e 	bl	800e698 <_read_r>
 800e43c:	2800      	cmp	r0, #0
 800e43e:	bfab      	itete	ge
 800e440:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e442:	89a3      	ldrhlt	r3, [r4, #12]
 800e444:	181b      	addge	r3, r3, r0
 800e446:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e44a:	bfac      	ite	ge
 800e44c:	6563      	strge	r3, [r4, #84]	; 0x54
 800e44e:	81a3      	strhlt	r3, [r4, #12]
 800e450:	bd10      	pop	{r4, pc}

0800e452 <__swrite>:
 800e452:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e456:	461f      	mov	r7, r3
 800e458:	898b      	ldrh	r3, [r1, #12]
 800e45a:	05db      	lsls	r3, r3, #23
 800e45c:	4605      	mov	r5, r0
 800e45e:	460c      	mov	r4, r1
 800e460:	4616      	mov	r6, r2
 800e462:	d505      	bpl.n	800e470 <__swrite+0x1e>
 800e464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e468:	2302      	movs	r3, #2
 800e46a:	2200      	movs	r2, #0
 800e46c:	f000 f8b6 	bl	800e5dc <_lseek_r>
 800e470:	89a3      	ldrh	r3, [r4, #12]
 800e472:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e476:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e47a:	81a3      	strh	r3, [r4, #12]
 800e47c:	4632      	mov	r2, r6
 800e47e:	463b      	mov	r3, r7
 800e480:	4628      	mov	r0, r5
 800e482:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e486:	f000 b835 	b.w	800e4f4 <_write_r>

0800e48a <__sseek>:
 800e48a:	b510      	push	{r4, lr}
 800e48c:	460c      	mov	r4, r1
 800e48e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e492:	f000 f8a3 	bl	800e5dc <_lseek_r>
 800e496:	1c43      	adds	r3, r0, #1
 800e498:	89a3      	ldrh	r3, [r4, #12]
 800e49a:	bf15      	itete	ne
 800e49c:	6560      	strne	r0, [r4, #84]	; 0x54
 800e49e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e4a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e4a6:	81a3      	strheq	r3, [r4, #12]
 800e4a8:	bf18      	it	ne
 800e4aa:	81a3      	strhne	r3, [r4, #12]
 800e4ac:	bd10      	pop	{r4, pc}

0800e4ae <__sclose>:
 800e4ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e4b2:	f000 b84f 	b.w	800e554 <_close_r>

0800e4b6 <strncmp>:
 800e4b6:	b510      	push	{r4, lr}
 800e4b8:	b16a      	cbz	r2, 800e4d6 <strncmp+0x20>
 800e4ba:	3901      	subs	r1, #1
 800e4bc:	1884      	adds	r4, r0, r2
 800e4be:	f810 3b01 	ldrb.w	r3, [r0], #1
 800e4c2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e4c6:	4293      	cmp	r3, r2
 800e4c8:	d103      	bne.n	800e4d2 <strncmp+0x1c>
 800e4ca:	42a0      	cmp	r0, r4
 800e4cc:	d001      	beq.n	800e4d2 <strncmp+0x1c>
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d1f5      	bne.n	800e4be <strncmp+0x8>
 800e4d2:	1a98      	subs	r0, r3, r2
 800e4d4:	bd10      	pop	{r4, pc}
 800e4d6:	4610      	mov	r0, r2
 800e4d8:	e7fc      	b.n	800e4d4 <strncmp+0x1e>

0800e4da <__ascii_wctomb>:
 800e4da:	b149      	cbz	r1, 800e4f0 <__ascii_wctomb+0x16>
 800e4dc:	2aff      	cmp	r2, #255	; 0xff
 800e4de:	bf85      	ittet	hi
 800e4e0:	238a      	movhi	r3, #138	; 0x8a
 800e4e2:	6003      	strhi	r3, [r0, #0]
 800e4e4:	700a      	strbls	r2, [r1, #0]
 800e4e6:	f04f 30ff 	movhi.w	r0, #4294967295
 800e4ea:	bf98      	it	ls
 800e4ec:	2001      	movls	r0, #1
 800e4ee:	4770      	bx	lr
 800e4f0:	4608      	mov	r0, r1
 800e4f2:	4770      	bx	lr

0800e4f4 <_write_r>:
 800e4f4:	b538      	push	{r3, r4, r5, lr}
 800e4f6:	4d07      	ldr	r5, [pc, #28]	; (800e514 <_write_r+0x20>)
 800e4f8:	4604      	mov	r4, r0
 800e4fa:	4608      	mov	r0, r1
 800e4fc:	4611      	mov	r1, r2
 800e4fe:	2200      	movs	r2, #0
 800e500:	602a      	str	r2, [r5, #0]
 800e502:	461a      	mov	r2, r3
 800e504:	f7f3 fe37 	bl	8002176 <_write>
 800e508:	1c43      	adds	r3, r0, #1
 800e50a:	d102      	bne.n	800e512 <_write_r+0x1e>
 800e50c:	682b      	ldr	r3, [r5, #0]
 800e50e:	b103      	cbz	r3, 800e512 <_write_r+0x1e>
 800e510:	6023      	str	r3, [r4, #0]
 800e512:	bd38      	pop	{r3, r4, r5, pc}
 800e514:	20000e18 	.word	0x20000e18

0800e518 <__assert_func>:
 800e518:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e51a:	4614      	mov	r4, r2
 800e51c:	461a      	mov	r2, r3
 800e51e:	4b09      	ldr	r3, [pc, #36]	; (800e544 <__assert_func+0x2c>)
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	4605      	mov	r5, r0
 800e524:	68d8      	ldr	r0, [r3, #12]
 800e526:	b14c      	cbz	r4, 800e53c <__assert_func+0x24>
 800e528:	4b07      	ldr	r3, [pc, #28]	; (800e548 <__assert_func+0x30>)
 800e52a:	9100      	str	r1, [sp, #0]
 800e52c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e530:	4906      	ldr	r1, [pc, #24]	; (800e54c <__assert_func+0x34>)
 800e532:	462b      	mov	r3, r5
 800e534:	f000 f81e 	bl	800e574 <fiprintf>
 800e538:	f000 f8c0 	bl	800e6bc <abort>
 800e53c:	4b04      	ldr	r3, [pc, #16]	; (800e550 <__assert_func+0x38>)
 800e53e:	461c      	mov	r4, r3
 800e540:	e7f3      	b.n	800e52a <__assert_func+0x12>
 800e542:	bf00      	nop
 800e544:	20000014 	.word	0x20000014
 800e548:	0800f635 	.word	0x0800f635
 800e54c:	0800f642 	.word	0x0800f642
 800e550:	0800f670 	.word	0x0800f670

0800e554 <_close_r>:
 800e554:	b538      	push	{r3, r4, r5, lr}
 800e556:	4d06      	ldr	r5, [pc, #24]	; (800e570 <_close_r+0x1c>)
 800e558:	2300      	movs	r3, #0
 800e55a:	4604      	mov	r4, r0
 800e55c:	4608      	mov	r0, r1
 800e55e:	602b      	str	r3, [r5, #0]
 800e560:	f7f3 fe25 	bl	80021ae <_close>
 800e564:	1c43      	adds	r3, r0, #1
 800e566:	d102      	bne.n	800e56e <_close_r+0x1a>
 800e568:	682b      	ldr	r3, [r5, #0]
 800e56a:	b103      	cbz	r3, 800e56e <_close_r+0x1a>
 800e56c:	6023      	str	r3, [r4, #0]
 800e56e:	bd38      	pop	{r3, r4, r5, pc}
 800e570:	20000e18 	.word	0x20000e18

0800e574 <fiprintf>:
 800e574:	b40e      	push	{r1, r2, r3}
 800e576:	b503      	push	{r0, r1, lr}
 800e578:	4601      	mov	r1, r0
 800e57a:	ab03      	add	r3, sp, #12
 800e57c:	4805      	ldr	r0, [pc, #20]	; (800e594 <fiprintf+0x20>)
 800e57e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e582:	6800      	ldr	r0, [r0, #0]
 800e584:	9301      	str	r3, [sp, #4]
 800e586:	f7ff fe0b 	bl	800e1a0 <_vfiprintf_r>
 800e58a:	b002      	add	sp, #8
 800e58c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e590:	b003      	add	sp, #12
 800e592:	4770      	bx	lr
 800e594:	20000014 	.word	0x20000014

0800e598 <_fstat_r>:
 800e598:	b538      	push	{r3, r4, r5, lr}
 800e59a:	4d07      	ldr	r5, [pc, #28]	; (800e5b8 <_fstat_r+0x20>)
 800e59c:	2300      	movs	r3, #0
 800e59e:	4604      	mov	r4, r0
 800e5a0:	4608      	mov	r0, r1
 800e5a2:	4611      	mov	r1, r2
 800e5a4:	602b      	str	r3, [r5, #0]
 800e5a6:	f7f3 fe0e 	bl	80021c6 <_fstat>
 800e5aa:	1c43      	adds	r3, r0, #1
 800e5ac:	d102      	bne.n	800e5b4 <_fstat_r+0x1c>
 800e5ae:	682b      	ldr	r3, [r5, #0]
 800e5b0:	b103      	cbz	r3, 800e5b4 <_fstat_r+0x1c>
 800e5b2:	6023      	str	r3, [r4, #0]
 800e5b4:	bd38      	pop	{r3, r4, r5, pc}
 800e5b6:	bf00      	nop
 800e5b8:	20000e18 	.word	0x20000e18

0800e5bc <_isatty_r>:
 800e5bc:	b538      	push	{r3, r4, r5, lr}
 800e5be:	4d06      	ldr	r5, [pc, #24]	; (800e5d8 <_isatty_r+0x1c>)
 800e5c0:	2300      	movs	r3, #0
 800e5c2:	4604      	mov	r4, r0
 800e5c4:	4608      	mov	r0, r1
 800e5c6:	602b      	str	r3, [r5, #0]
 800e5c8:	f7f3 fe0d 	bl	80021e6 <_isatty>
 800e5cc:	1c43      	adds	r3, r0, #1
 800e5ce:	d102      	bne.n	800e5d6 <_isatty_r+0x1a>
 800e5d0:	682b      	ldr	r3, [r5, #0]
 800e5d2:	b103      	cbz	r3, 800e5d6 <_isatty_r+0x1a>
 800e5d4:	6023      	str	r3, [r4, #0]
 800e5d6:	bd38      	pop	{r3, r4, r5, pc}
 800e5d8:	20000e18 	.word	0x20000e18

0800e5dc <_lseek_r>:
 800e5dc:	b538      	push	{r3, r4, r5, lr}
 800e5de:	4d07      	ldr	r5, [pc, #28]	; (800e5fc <_lseek_r+0x20>)
 800e5e0:	4604      	mov	r4, r0
 800e5e2:	4608      	mov	r0, r1
 800e5e4:	4611      	mov	r1, r2
 800e5e6:	2200      	movs	r2, #0
 800e5e8:	602a      	str	r2, [r5, #0]
 800e5ea:	461a      	mov	r2, r3
 800e5ec:	f7f3 fe06 	bl	80021fc <_lseek>
 800e5f0:	1c43      	adds	r3, r0, #1
 800e5f2:	d102      	bne.n	800e5fa <_lseek_r+0x1e>
 800e5f4:	682b      	ldr	r3, [r5, #0]
 800e5f6:	b103      	cbz	r3, 800e5fa <_lseek_r+0x1e>
 800e5f8:	6023      	str	r3, [r4, #0]
 800e5fa:	bd38      	pop	{r3, r4, r5, pc}
 800e5fc:	20000e18 	.word	0x20000e18

0800e600 <memmove>:
 800e600:	4288      	cmp	r0, r1
 800e602:	b510      	push	{r4, lr}
 800e604:	eb01 0402 	add.w	r4, r1, r2
 800e608:	d902      	bls.n	800e610 <memmove+0x10>
 800e60a:	4284      	cmp	r4, r0
 800e60c:	4623      	mov	r3, r4
 800e60e:	d807      	bhi.n	800e620 <memmove+0x20>
 800e610:	1e43      	subs	r3, r0, #1
 800e612:	42a1      	cmp	r1, r4
 800e614:	d008      	beq.n	800e628 <memmove+0x28>
 800e616:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e61a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e61e:	e7f8      	b.n	800e612 <memmove+0x12>
 800e620:	4402      	add	r2, r0
 800e622:	4601      	mov	r1, r0
 800e624:	428a      	cmp	r2, r1
 800e626:	d100      	bne.n	800e62a <memmove+0x2a>
 800e628:	bd10      	pop	{r4, pc}
 800e62a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e62e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e632:	e7f7      	b.n	800e624 <memmove+0x24>

0800e634 <__malloc_lock>:
 800e634:	4801      	ldr	r0, [pc, #4]	; (800e63c <__malloc_lock+0x8>)
 800e636:	f7fe be2a 	b.w	800d28e <__retarget_lock_acquire_recursive>
 800e63a:	bf00      	nop
 800e63c:	20000e10 	.word	0x20000e10

0800e640 <__malloc_unlock>:
 800e640:	4801      	ldr	r0, [pc, #4]	; (800e648 <__malloc_unlock+0x8>)
 800e642:	f7fe be25 	b.w	800d290 <__retarget_lock_release_recursive>
 800e646:	bf00      	nop
 800e648:	20000e10 	.word	0x20000e10

0800e64c <_realloc_r>:
 800e64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e64e:	4607      	mov	r7, r0
 800e650:	4614      	mov	r4, r2
 800e652:	460e      	mov	r6, r1
 800e654:	b921      	cbnz	r1, 800e660 <_realloc_r+0x14>
 800e656:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e65a:	4611      	mov	r1, r2
 800e65c:	f7ff bbc0 	b.w	800dde0 <_malloc_r>
 800e660:	b922      	cbnz	r2, 800e66c <_realloc_r+0x20>
 800e662:	f7ff fb6d 	bl	800dd40 <_free_r>
 800e666:	4625      	mov	r5, r4
 800e668:	4628      	mov	r0, r5
 800e66a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e66c:	f000 f82d 	bl	800e6ca <_malloc_usable_size_r>
 800e670:	42a0      	cmp	r0, r4
 800e672:	d20f      	bcs.n	800e694 <_realloc_r+0x48>
 800e674:	4621      	mov	r1, r4
 800e676:	4638      	mov	r0, r7
 800e678:	f7ff fbb2 	bl	800dde0 <_malloc_r>
 800e67c:	4605      	mov	r5, r0
 800e67e:	2800      	cmp	r0, #0
 800e680:	d0f2      	beq.n	800e668 <_realloc_r+0x1c>
 800e682:	4631      	mov	r1, r6
 800e684:	4622      	mov	r2, r4
 800e686:	f7fe fe83 	bl	800d390 <memcpy>
 800e68a:	4631      	mov	r1, r6
 800e68c:	4638      	mov	r0, r7
 800e68e:	f7ff fb57 	bl	800dd40 <_free_r>
 800e692:	e7e9      	b.n	800e668 <_realloc_r+0x1c>
 800e694:	4635      	mov	r5, r6
 800e696:	e7e7      	b.n	800e668 <_realloc_r+0x1c>

0800e698 <_read_r>:
 800e698:	b538      	push	{r3, r4, r5, lr}
 800e69a:	4d07      	ldr	r5, [pc, #28]	; (800e6b8 <_read_r+0x20>)
 800e69c:	4604      	mov	r4, r0
 800e69e:	4608      	mov	r0, r1
 800e6a0:	4611      	mov	r1, r2
 800e6a2:	2200      	movs	r2, #0
 800e6a4:	602a      	str	r2, [r5, #0]
 800e6a6:	461a      	mov	r2, r3
 800e6a8:	f7f3 fd48 	bl	800213c <_read>
 800e6ac:	1c43      	adds	r3, r0, #1
 800e6ae:	d102      	bne.n	800e6b6 <_read_r+0x1e>
 800e6b0:	682b      	ldr	r3, [r5, #0]
 800e6b2:	b103      	cbz	r3, 800e6b6 <_read_r+0x1e>
 800e6b4:	6023      	str	r3, [r4, #0]
 800e6b6:	bd38      	pop	{r3, r4, r5, pc}
 800e6b8:	20000e18 	.word	0x20000e18

0800e6bc <abort>:
 800e6bc:	b508      	push	{r3, lr}
 800e6be:	2006      	movs	r0, #6
 800e6c0:	f000 f834 	bl	800e72c <raise>
 800e6c4:	2001      	movs	r0, #1
 800e6c6:	f7f3 fd2f 	bl	8002128 <_exit>

0800e6ca <_malloc_usable_size_r>:
 800e6ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e6ce:	1f18      	subs	r0, r3, #4
 800e6d0:	2b00      	cmp	r3, #0
 800e6d2:	bfbc      	itt	lt
 800e6d4:	580b      	ldrlt	r3, [r1, r0]
 800e6d6:	18c0      	addlt	r0, r0, r3
 800e6d8:	4770      	bx	lr

0800e6da <_raise_r>:
 800e6da:	291f      	cmp	r1, #31
 800e6dc:	b538      	push	{r3, r4, r5, lr}
 800e6de:	4604      	mov	r4, r0
 800e6e0:	460d      	mov	r5, r1
 800e6e2:	d904      	bls.n	800e6ee <_raise_r+0x14>
 800e6e4:	2316      	movs	r3, #22
 800e6e6:	6003      	str	r3, [r0, #0]
 800e6e8:	f04f 30ff 	mov.w	r0, #4294967295
 800e6ec:	bd38      	pop	{r3, r4, r5, pc}
 800e6ee:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e6f0:	b112      	cbz	r2, 800e6f8 <_raise_r+0x1e>
 800e6f2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e6f6:	b94b      	cbnz	r3, 800e70c <_raise_r+0x32>
 800e6f8:	4620      	mov	r0, r4
 800e6fa:	f000 f831 	bl	800e760 <_getpid_r>
 800e6fe:	462a      	mov	r2, r5
 800e700:	4601      	mov	r1, r0
 800e702:	4620      	mov	r0, r4
 800e704:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e708:	f000 b818 	b.w	800e73c <_kill_r>
 800e70c:	2b01      	cmp	r3, #1
 800e70e:	d00a      	beq.n	800e726 <_raise_r+0x4c>
 800e710:	1c59      	adds	r1, r3, #1
 800e712:	d103      	bne.n	800e71c <_raise_r+0x42>
 800e714:	2316      	movs	r3, #22
 800e716:	6003      	str	r3, [r0, #0]
 800e718:	2001      	movs	r0, #1
 800e71a:	e7e7      	b.n	800e6ec <_raise_r+0x12>
 800e71c:	2400      	movs	r4, #0
 800e71e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e722:	4628      	mov	r0, r5
 800e724:	4798      	blx	r3
 800e726:	2000      	movs	r0, #0
 800e728:	e7e0      	b.n	800e6ec <_raise_r+0x12>
	...

0800e72c <raise>:
 800e72c:	4b02      	ldr	r3, [pc, #8]	; (800e738 <raise+0xc>)
 800e72e:	4601      	mov	r1, r0
 800e730:	6818      	ldr	r0, [r3, #0]
 800e732:	f7ff bfd2 	b.w	800e6da <_raise_r>
 800e736:	bf00      	nop
 800e738:	20000014 	.word	0x20000014

0800e73c <_kill_r>:
 800e73c:	b538      	push	{r3, r4, r5, lr}
 800e73e:	4d07      	ldr	r5, [pc, #28]	; (800e75c <_kill_r+0x20>)
 800e740:	2300      	movs	r3, #0
 800e742:	4604      	mov	r4, r0
 800e744:	4608      	mov	r0, r1
 800e746:	4611      	mov	r1, r2
 800e748:	602b      	str	r3, [r5, #0]
 800e74a:	f7f3 fcdd 	bl	8002108 <_kill>
 800e74e:	1c43      	adds	r3, r0, #1
 800e750:	d102      	bne.n	800e758 <_kill_r+0x1c>
 800e752:	682b      	ldr	r3, [r5, #0]
 800e754:	b103      	cbz	r3, 800e758 <_kill_r+0x1c>
 800e756:	6023      	str	r3, [r4, #0]
 800e758:	bd38      	pop	{r3, r4, r5, pc}
 800e75a:	bf00      	nop
 800e75c:	20000e18 	.word	0x20000e18

0800e760 <_getpid_r>:
 800e760:	f7f3 bcca 	b.w	80020f8 <_getpid>

0800e764 <_init>:
 800e764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e766:	bf00      	nop
 800e768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e76a:	bc08      	pop	{r3}
 800e76c:	469e      	mov	lr, r3
 800e76e:	4770      	bx	lr

0800e770 <_fini>:
 800e770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e772:	bf00      	nop
 800e774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e776:	bc08      	pop	{r3}
 800e778:	469e      	mov	lr, r3
 800e77a:	4770      	bx	lr
