#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jun  5 18:30:04 2024
# Process ID: 43784
# Current directory: E:/Vivado_Project/CPU2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent972 E:\Vivado_Project\CPU2\CPU2.xpr
# Log file: E:/Vivado_Project/CPU2/vivado.log
# Journal file: E:/Vivado_Project/CPU2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado_Project/CPU2/CPU2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 841.684 ; gain = 84.426
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU2
WARNING: [VRFC 10-1315] redeclaration of ansi port rd_s is not allowed [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:45]
WARNING: [VRFC 10-1315] redeclaration of ansi port PC_s is not allowed [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:46]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALU_A_s is not allowed [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:47]
WARNING: [VRFC 10-1315] redeclaration of ansi port ALU_B_s is not allowed [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sim_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 09866d38c02c4a9b8eb63a9ad562f7b9 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU1_behav xil_defaultlib.test_CPU1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rf [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:86]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port B [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:87]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module xil_defaultlib.CPU2
Compiling module xil_defaultlib.test_CPU1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU1_behav -key {Behavioral:sim_1:Functional:test_CPU1} -tclbatch {test_CPU1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU1.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 918.523 ; gain = 27.176
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 918.523 ; gain = 33.227
reset_target all [get_files  E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
export_ip_user_files -of_objects  [get_files  E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci] -sync -no_script -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target all [get_files E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstROM'...
export_ip_user_files -of_objects [get_files E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci] -directory E:/Vivado_Project/CPU2/CPU2.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_Project/CPU2/CPU2.ip_user_files -ipstatic_source_dir E:/Vivado_Project/CPU2/CPU2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/modelsim} {questa=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/questa} {riviera=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/riviera} {activehdl=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset InstROM
set_property top InstROM [get_fileset InstROM]
move_files -fileset [get_fileset InstROM] [get_files -of_objects [get_fileset sources_1] E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
launch_run InstROM_synth_1
[Wed Jun  5 19:21:19 2024] Launched InstROM_synth_1...
Run output will be captured here: E:/Vivado_Project/CPU2/CPU2.runs/InstROM_synth_1/runme.log
wait_on_run InstROM_synth_1

[Wed Jun  5 19:21:19 2024] Waiting for InstROM_synth_1 to finish...
[Wed Jun  5 19:21:24 2024] Waiting for InstROM_synth_1 to finish...
[Wed Jun  5 19:21:29 2024] Waiting for InstROM_synth_1 to finish...
[Wed Jun  5 19:21:34 2024] Waiting for InstROM_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Wed Jun  5 19:21:39 2024] Interrupt received

*** Running vivado
    with args -log InstROM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source InstROM.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source InstROM.tcl -notrace
Command: synth_design -top InstROM -part xc7a100tfgg484-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23632 
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 965.996 ; gain = 0.000
INFO: [Common 17-344] 'wait_on_run' was cancelled
reset_target all [get_files  E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
export_ip_user_files -of_objects  [get_files  E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset InstROM] E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
INFO: [Project 1-386] Moving file 'E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci' from fileset 'InstROM' to fileset 'sources_1'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Vivado_Project/CPU2/CPU2.srcs/sim_1/new/test_CPU2.v w ]
add_files -fileset sim_1 E:/Vivado_Project/CPU2/CPU2.srcs/sim_1/new/test_CPU2.v
update_compile_order -fileset sim_1
generate_target all [get_files E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'InstROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'InstROM'...
export_ip_user_files -of_objects [get_files E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci] -directory E:/Vivado_Project/CPU2/CPU2.ip_user_files/sim_scripts -ip_user_files_dir E:/Vivado_Project/CPU2/CPU2.ip_user_files -ipstatic_source_dir E:/Vivado_Project/CPU2/CPU2.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/modelsim} {questa=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/questa} {riviera=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/riviera} {activehdl=E:/Vivado_Project/CPU2/CPU2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset InstROM
set_property top InstROM [get_fileset InstROM]
move_files -fileset [get_fileset InstROM] [get_files -of_objects [get_fileset sources_1] E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/InstROM.xci]
launch_run InstROM_synth_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'launch_runs' was cancelled
set_property top test_CPU2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sim_1/new/test_CPU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 09866d38c02c4a9b8eb63a9ad562f7b9 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU2_behav xil_defaultlib.test_CPU2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rf [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port B [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:83]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module xil_defaultlib.CPU2
Compiling module xil_defaultlib.test_CPU2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU2_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/xsim.dir/test_CPU2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jun  5 19:27:46 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 965.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU2_behav -key {Behavioral:sim_1:Functional:test_CPU2} -tclbatch {test_CPU2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU2.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 965.996 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1094.730 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sim_1/new/test_CPU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 09866d38c02c4a9b8eb63a9ad562f7b9 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU2_behav xil_defaultlib.test_CPU2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port rF [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port B [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:83]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module xil_defaultlib.CPU2
Compiling module xil_defaultlib.test_CPU2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU2_behav -key {Behavioral:sim_1:Functional:test_CPU2} -tclbatch {test_CPU2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU2.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.738 ; gain = 0.008
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sim_1/new/test_CPU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 09866d38c02c4a9b8eb63a9ad562f7b9 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU2_behav xil_defaultlib.test_CPU2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port B [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:83]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module xil_defaultlib.CPU2
Compiling module xil_defaultlib.test_CPU2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU2_behav -key {Behavioral:sim_1:Functional:test_CPU2} -tclbatch {test_CPU2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU2.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1099.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sim_1/new/test_CPU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 09866d38c02c4a9b8eb63a9ad562f7b9 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU2_behav xil_defaultlib.test_CPU2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module xil_defaultlib.CPU2
Compiling module xil_defaultlib.test_CPU2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU2_behav -key {Behavioral:sim_1:Functional:test_CPU2} -tclbatch {test_CPU2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU2.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1099.695 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sim_1/new/test_CPU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU2
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 09866d38c02c4a9b8eb63a9ad562f7b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU2_behav xil_defaultlib.test_CPU2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <blk_mem_gen_v8_4_1> not found while processing module instance <inst> [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/sim/InstROM.v:70]
ERROR: [VRFC 10-2063] Module <Controller> not found while processing module instance <controller> [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:94]
ERROR: [VRFC 10-2063] Module <General_Purpose_RF> not found while processing module instance <RF> [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:115]
ERROR: [VRFC 10-2063] Module <ALU_shifter> not found while processing module instance <alu_shifter> [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v:161]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.949 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/ip/InstROM/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/CPU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/CPU2/CPU2.srcs/sim_1/new/test_CPU2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 09866d38c02c4a9b8eb63a9ad562f7b9 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU2_behav xil_defaultlib.test_CPU2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module xil_defaultlib.CPU2
Compiling module xil_defaultlib.test_CPU2
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU2_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/CPU2/CPU2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU2_behav -key {Behavioral:sim_1:Functional:test_CPU2} -tclbatch {test_CPU2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU2.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1102.359 ; gain = 1.410
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  5 20:12:05 2024...
