library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity CounterLoadUpDown4 is
	port(DataIn: in std_logic_vector(3 downto 0);
		  clk   : in std_logic;
		  reset : in std_logic;
		  load  : in std_logic;  --se estiver a 1 o contador fica como o DataIn
		  enable: in std_logic;  -- se estiver a 0 o contador mant√©m-se 
		  UpDown: in std_logic;  -- se estiver a 1, vai para cima
		  count : out std_logic_vector(3 downto 0));
end CounterLoadUpDown4;

architecture Behavioral of CounterLoadUpDown4 is
	signal s_count: unsigned (3 downto 0);
begin
	process(clk)
	begin
		if (rising_edge(clk)) then
			if (reset='1') then
				s_count<="0000";
			elsif (load='1') then
				s_count<=unsigned(DataIn);
			elsif (enable='1') then
				if (UpDown='1') then
					s_count<= s_count +1;
				else
					s_count<=s_count -1;
				end if;
			end if;
		end if;
	end process;
	count <= std_logic_vector(s_count);
end Behavioral;