{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480457563654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480457563666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 16:12:43 2016 " "Processing started: Tue Nov 29 16:12:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480457563666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457563666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xlr8_top -c xlr8_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off xlr8_top -c xlr8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457563666 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480457564629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_osc " "Found entity 1: int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457593454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457593454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457593462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457593462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16 " "Found entity 1: pll16" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457593470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457593470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2p16384x16 " "Found entity 1: ram2p16384x16" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457593476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457593476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_atmega328clone " "Found entity 1: xlr8_atmega328clone" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457594001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457594001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alorium_lfsr " "Found entity 1: alorium_lfsr" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457594009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457594009 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "xlr8_lfsr xlr8_lfsr.v(19) " "Verilog Module Declaration warning at xlr8_lfsr.v(19): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"xlr8_lfsr\"" {  } { { "../rtl/xlr8_lfsr.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 19 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457594016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_lfsr " "Found entity 1: xlr8_lfsr" {  } { { "../rtl/xlr8_lfsr.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457594017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457594017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xb_adr_pack.vh 0 0 " "Found 0 design units, including 0 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xb_adr_pack.vh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457594023 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "xlr8_top.v(290) " "Verilog HDL warning at xlr8_top.v(290): extended using \"x\" or \"z\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 290 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480457594038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_top " "Found entity 1: xlr8_top" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457594040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457594040 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xlr8_lfsr_slv_dbusout xlr8_top.v(600) " "Verilog HDL Implicit Net warning at xlr8_top.v(600): created implicit net for \"xlr8_lfsr_slv_dbusout\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 600 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457594041 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xlr8_lfsr_slv_out_en xlr8_top.v(601) " "Verilog HDL Implicit Net warning at xlr8_top.v(601): created implicit net for \"xlr8_lfsr_slv_out_en\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 601 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457594041 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xlr8_top " "Elaborating entity \"xlr8_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480457594487 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v 1 1 " "Using design file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_clocks " "Found entity 1: xlr8_clocks" {  } { { "xlr8_clocks.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457594534 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480457594534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_clocks xlr8_clocks:clocks_inst " "Elaborating entity \"xlr8_clocks\" for hierarchy \"xlr8_clocks:clocks_inst\"" {  } { { "../rtl/xlr8_top.v" "clocks_inst" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457594540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 xlr8_clocks.v(203) " "Verilog HDL assignment warning at xlr8_clocks.v(203): truncated value with size 32 to match size of target (4)" {  } { { "xlr8_clocks.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480457594547 "|xlr8_top|xlr8_clocks:clocks_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll16 xlr8_clocks:clocks_inst\|pll16:pll_inst " "Elaborating entity \"pll16\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\"" {  } { { "xlr8_clocks.v" "pll_inst" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457594566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "altpll_component" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457594850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457594857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 8 " "Parameter \"clk0_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 1953 " "Parameter \"clk2_phase_shift\" = \"1953\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 1953 " "Parameter \"clk4_phase_shift\" = \"1953\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 62500 " "Parameter \"inclk0_input_frequency\" = \"62500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll16 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457594858 ""}  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480457594858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll16_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll16_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16_altpll " "Found entity 1: pll16_altpll" {  } { { "db/pll16_altpll.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457594974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457594974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll16_altpll xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated " "Elaborating entity \"pll16_altpll\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457594976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_osc xlr8_clocks:clocks_inst\|int_osc:int_osc_inst " "Elaborating entity \"int_osc\" for hierarchy \"xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\"" {  } { { "xlr8_clocks.v" "int_osc_inst" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457594986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\"" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "int_osc_0" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457594994 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_xb_pinmux.v 1 1 " "Using design file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_xb_pinmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_xb_pinmux " "Found entity 1: xlr8_xb_pinmux" {  } { { "xlr8_xb_pinmux.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_xb_pinmux.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457595015 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480457595015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_xb_pinmux xlr8_xb_pinmux:xb_pinmux_inst " "Elaborating entity \"xlr8_xb_pinmux\" for hierarchy \"xlr8_xb_pinmux:xb_pinmux_inst\"" {  } { { "../rtl/xlr8_top.v" "xb_pinmux_inst" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595016 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v 1 1 " "Using design file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_iomux328 " "Found entity 1: xlr8_iomux328" {  } { { "xlr8_iomux328.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457595037 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480457595037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_iomux328 xlr8_iomux328:iomux328_inst " "Elaborating entity \"xlr8_iomux328\" for hierarchy \"xlr8_iomux328:iomux328_inst\"" {  } { { "../rtl/xlr8_top.v" "iomux328_inst" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595041 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_iomux328.v(370) " "Verilog HDL or VHDL warning at xlr8_iomux328.v(370): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_iomux328.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480457595047 "|xlr8_top|xlr8_iomux328:iomux328_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v 1 1 " "Using design file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_d_mem " "Found entity 1: xlr8_d_mem" {  } { { "xlr8_d_mem.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457595064 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480457595064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_d_mem xlr8_d_mem:d_mem_inst " "Elaborating entity \"xlr8_d_mem\" for hierarchy \"xlr8_d_mem:d_mem_inst\"" {  } { { "../rtl/xlr8_top.v" "d_mem_inst" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595065 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_d_mem.v(100) " "Verilog HDL or VHDL warning at xlr8_d_mem.v(100): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_d_mem.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480457595069 "|xlr8_top|xlr8_d_mem:d_mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Elaborating entity \"altsyncram\" for hierarchy \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\"" {  } { { "xlr8_d_mem.v" "altsyncram_inst" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595183 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Elaborated megafunction instantiation \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\"" {  } { { "xlr8_d_mem.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Instantiated megafunction \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595190 ""}  } { { "xlr8_d_mem.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480457595190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4h1 " "Found entity 1: altsyncram_s4h1" {  } { { "db/altsyncram_s4h1.tdf" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_s4h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457595291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457595291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4h1 xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\|altsyncram_s4h1:auto_generated " "Elaborating entity \"altsyncram_s4h1\" for hierarchy \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\|altsyncram_s4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595293 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v 1 1 " "Using design file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_p_mem " "Found entity 1: xlr8_p_mem" {  } { { "xlr8_p_mem.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457595319 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480457595319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_p_mem xlr8_p_mem:p_mem_inst " "Elaborating entity \"xlr8_p_mem\" for hierarchy \"xlr8_p_mem:p_mem_inst\"" {  } { { "../rtl/xlr8_top.v" "p_mem_inst" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595321 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_p_mem.v(52) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(52): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480457595325 "|xlr8_top|xlr8_p_mem:p_mem_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_rd_addr xlr8_p_mem.v(66) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(66): object \"core_rd_addr\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480457595325 "|xlr8_top|xlr8_p_mem:p_mem_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rw_addr xlr8_p_mem.v(67) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(67): object \"rw_addr\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480457595325 "|xlr8_top|xlr8_p_mem:p_mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2p16384x16 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst " "Elaborating entity \"ram2p16384x16\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\"" {  } { { "xlr8_p_mem.v" "ram16k.ram2p16384x16_inst" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "altsyncram_component" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480457595372 ""}  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480457595372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4hh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4hh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4hh2 " "Found entity 1: altsyncram_4hh2" {  } { { "db/altsyncram_4hh2.tdf" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457595496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457595496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4hh2 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated " "Elaborating entity \"altsyncram_4hh2\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457595607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457595607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_97a:decode2 " "Elaborating entity \"decode_97a\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_97a:decode2\"" {  } { { "db/altsyncram_4hh2.tdf" "decode2" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/decode_2j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457595737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457595737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_2j9:rden_decode_a " "Elaborating entity \"decode_2j9\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_2j9:rden_decode_a\"" {  } { { "db/altsyncram_4hh2.tdf" "rden_decode_a" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_83b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_83b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_83b " "Found entity 1: mux_83b" {  } { { "db/mux_83b.tdf" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/mux_83b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457595846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457595846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_83b xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|mux_83b:mux4 " "Elaborating entity \"mux_83b\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|mux_83b:mux4\"" {  } { { "db/altsyncram_4hh2.tdf" "mux4" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/altsyncram_4hh2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_atmega328clone xlr8_atmega328clone:uc_top_wrp_vlog_inst " "Elaborating entity \"xlr8_atmega328clone\" for hierarchy \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\"" {  } { { "../rtl/xlr8_top.v" "uc_top_wrp_vlog_inst" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457595861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_gpio.v 1 1 " "Using design file /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_gpio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_gpio " "Found entity 1: xlr8_gpio" {  } { { "xlr8_gpio.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_gpio.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480457596257 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480457596257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_gpio xlr8_gpio:gpio_inst " "Elaborating entity \"xlr8_gpio\" for hierarchy \"xlr8_gpio:gpio_inst\"" {  } { { "../rtl/xlr8_top.v" "gpio_inst" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457596260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_lfsr xlr8_lfsr:lfsr_inst " "Elaborating entity \"xlr8_lfsr\" for hierarchy \"xlr8_lfsr:lfsr_inst\"" {  } { { "../rtl/xlr8_top.v" "lfsr_inst" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457596267 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_we xlr8_lfsr.v(49) " "Verilog HDL or VHDL warning at xlr8_lfsr.v(49): object \"data_we\" assigned a value but never read" {  } { { "../rtl/xlr8_lfsr.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480457596272 "|xlr8_top|xlr8_lfsr:lfsr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alorium_lfsr xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst " "Elaborating entity \"alorium_lfsr\" for hierarchy \"xlr8_lfsr:lfsr_inst\|alorium_lfsr:lfsr_inst\"" {  } { { "../rtl/xlr8_lfsr.v" "lfsr_inst" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_lfsr.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457596274 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1480457597152 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1480457598310 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT9 " "Inserted always-enabled tri-state buffer between \"JT9\" and its non-tri-state driver." {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1480457598345 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT6 " "Inserted always-enabled tri-state buffer between \"JT6\" and its non-tri-state driver." {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 39 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1480457598345 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT5 " "Inserted always-enabled tri-state buffer between \"JT5\" and its non-tri-state driver." {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1480457598345 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT1 " "Inserted always-enabled tri-state buffer between \"JT1\" and its non-tri-state driver." {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 42 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1480457598345 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1480457598345 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/alorium_lfsr.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/alorium_lfsr.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1480457598351 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1480457598352 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "JT9~synth " "Node \"JT9~synth\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457598539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT7~synth " "Node \"JT7~synth\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457598539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT6~synth " "Node \"JT6~synth\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457598539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT5~synth " "Node \"JT5~synth\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457598539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT3~synth " "Node \"JT3~synth\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457598539 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT1~synth " "Node \"JT1~synth\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457598539 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480457598539 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457598798 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "PIN13LED D13 " "Output pin \"PIN13LED\" driven by bidirectional pin \"D13\" cannot be tri-stated" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 29 -1 0 } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1480457599014 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/output_files/xlr8_top.map.smsg " "Generated suppressed messages file /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/output_files/xlr8_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457600138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480457601219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480457601219 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll16_altpll.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/cad/tools/altera/15.1-lite/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 111 0 0 } } { "xlr8_clocks.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 186 0 0 } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 249 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1480457601998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6706 " "Implemented 6706 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480457603052 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480457603052 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1480457603052 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6567 " "Implemented 6567 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480457603052 ""} { "Info" "ICUT_CUT_TM_RAMS" "84 " "Implemented 84 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480457603052 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1480457603052 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1480457603052 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1480457603052 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480457603052 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1317 " "Peak virtual memory: 1317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480457603144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 16:13:23 2016 " "Processing ended: Tue Nov 29 16:13:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480457603144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480457603144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480457603144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480457603144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1480457617483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480457617490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 16:13:35 2016 " "Processing started: Tue Nov 29 16:13:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480457617490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480457617490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480457617490 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480457619193 ""}
{ "Info" "0" "" "Project  = xlr8_top" {  } {  } 0 0 "Project  = xlr8_top" 0 0 "Fitter" 0 0 1480457619196 ""}
{ "Info" "0" "" "Revision = xlr8_top" {  } {  } 0 0 "Revision = xlr8_top" 0 0 "Fitter" 0 0 1480457619197 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1480457619752 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "xlr8_top 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"xlr8_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480457619953 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480457620051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480457620051 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[0\] 1 8 0 0 " "Implementing clock multiplication of 1, clock division of 8, and phase shift of 0 degrees (0 ps) for xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll16_altpll.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 297 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1480457620347 ""}  } { { "db/pll16_altpll.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/db/pll16_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 297 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1480457620347 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480457620877 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1480457620900 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1480457621379 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480457621390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480457621390 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1480457621390 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1480457621390 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_JTAGEN~ E5 " "Pin ~ALTERA_JTAGEN~ is reserved at location E5" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_JTAGEN~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12882 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480457621432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12884 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480457621432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12886 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480457621432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12888 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480457621432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12890 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480457621432 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480457621432 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1480457621433 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1480457621433 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1480457621433 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1480457621433 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ D1 " "Pin ~ALTERA_ADC1IN1~ is reserved at location D1" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12892 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480457621436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ C2 " "Pin ~ALTERA_ADC1IN2~ is reserved at location C2" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12894 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480457621436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ E3 " "Pin ~ALTERA_ADC1IN3~ is reserved at location E3" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12896 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480457621436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ E4 " "Pin ~ALTERA_ADC1IN4~ is reserved at location E4" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12898 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480457621436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ C1 " "Pin ~ALTERA_ADC1IN5~ is reserved at location C1" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12900 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480457621436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ B1 " "Pin ~ALTERA_ADC1IN6~ is reserved at location B1" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12902 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480457621436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ F1 " "Pin ~ALTERA_ADC1IN7~ is reserved at location F1" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12904 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480457621436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ E1 " "Pin ~ALTERA_ADC1IN8~ is reserved at location E1" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12906 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1480457621436 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480457621436 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480457621450 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1480457622015 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_top " "Entity xlr8_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1480457626962 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1480457626962 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1480457626962 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1480457627050 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1480457627063 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1480457627287 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/xlr8_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1480457627293 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1480457627298 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1480457627298 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1480457627298 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1480457627298 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1480457627304 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1480457627317 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1480457627399 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1480457627399 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1480457627587 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1480457627588 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1480457627592 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480457627593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480457627593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500     clk_scki " "  62.500     clk_scki" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480457627593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500  clk_virtual " "  62.500  clk_virtual" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480457627593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  62.500        Clock " "  62.500        Clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480457627593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 500.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480457627593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.620  int_osc_clk " "   8.620  int_osc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480457627593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 181.818 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " " 181.818 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480457627593 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 125.000 undefined_altera_flash_read_state_clock " " 125.000 undefined_altera_flash_read_state_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1480457627593 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1480457627593 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node Clock~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480457631789 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JT1~output " "Destination node JT1~output" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 556 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631789 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2309 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631789 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_drclk_neg_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2308 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631789 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_port:pport_b_inst\|portx\[5\] " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_port:pport_b_inst\|portx\[5\]" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4229 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631789 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_port:pport_b_inst\|ddrx\[5\] " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_port:pport_b_inst\|ddrx\[5\]" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4223 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631789 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|scko " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|scko" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4147 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631789 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|spcr.spe " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|spcr.spe" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4127 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631789 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|spcr.mstr " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|spcr.mstr" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4129 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631789 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|enable_arclk_neg_pos_reg" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2313 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631789 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_arclk~0" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 7919 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631789 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1480457631789 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480457631789 ""}  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12874 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480457631789 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480457631791 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2055 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480457631791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|clk_scki_buffer  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|clk_scki_buffer " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480457631791 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 6002 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480457631791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\|wire_clkout  " "Automatically promoted node xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\|wire_clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480457631792 ""}  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 293 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480457631792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\|osc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480457631792 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 2060 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480457631792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|nrst_cp2  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|nrst_cp2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480457631792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|rst_ss_n " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_core:u_core\|rst_ss_n" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4118 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd_rst_gen:u_rst_gen\|rst_sckd_n~0 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_spi:spi_inst\|avr_spi_sckd_rst_gen:u_rst_gen\|rst_sckd_n~0" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10514 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "JT7~output " "Destination node JT7~output" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12861 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631792 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480457631792 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4677 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480457631792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|RstDelayB  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_rst_gen:rst_gen_inst\|RstDelayB " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480457631793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|next_state.STATE_SAME~2 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|next_state.STATE_SAME~2" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10989 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~30 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~30" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10990 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~31 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~31" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10991 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~33 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~33" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10993 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~34 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~34" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10994 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~35 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~35" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 10995 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|write_operation~1 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|write_operation~1" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 11013 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|comb~2 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|comb~2" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 11014 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~39 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~39" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 11720 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~40 " "Destination node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|dualconfig:u_dual_config\|altera_dual_boot:dual_boot_0\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|current_state~40" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 11726 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1480457631793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1480457631793 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1480457631793 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 4665 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480457631793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always4~0  " "Automatically promoted node xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|always4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1480457631795 ""}  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 11881 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480457631795 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1480457636123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480457636740 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480457636769 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480457636771 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480457636808 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480457636850 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480457636899 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480457638107 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 Embedded multiplier block " "Packed 18 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1480457638136 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480457638136 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480457639585 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1480457639628 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1480457643865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480457644488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480457654062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480457654237 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480457698707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:45 " "Fitter placement operations ending: elapsed time is 00:00:45" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480457698708 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1480457703098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480457703680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "19 " "Router estimated average interconnect usage is 19% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1480457722772 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480457722772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1480457737120 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1480457737120 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480457737120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:32 " "Fitter routing operations ending: elapsed time is 00:00:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480457737123 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.83 " "Total time spent on timing analysis during the Fitter is 14.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1480457737643 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480457738054 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480457772870 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480457773142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480457808141 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "Fitter" 0 0 1480457808927 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:01:17 " "Fitter post-fit operations ending: elapsed time is 00:01:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480457814612 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1480457815961 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "50 MAX 10 " "50 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SCL 3.3 V Schmitt Trigger M13 " "Pin SCL uses I/O standard 3.3 V Schmitt Trigger at M13" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SCL } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 49 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDA 3.3 V Schmitt Trigger M12 " "Pin SDA uses I/O standard 3.3 V Schmitt Trigger at M12" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SDA } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 50 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D13 3.3-V LVTTL M11 " "Pin D13 uses I/O standard 3.3-V LVTTL at M11" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { D13 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D13" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 51 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D12 3.3-V LVTTL L11 " "Pin D12 uses I/O standard 3.3-V LVTTL at L11" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { D12 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D12" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 52 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D11 3.3-V LVTTL N10 " "Pin D11 uses I/O standard 3.3-V LVTTL at N10" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { D11 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D11" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 53 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D10 3.3-V LVTTL N9 " "Pin D10 uses I/O standard 3.3-V LVTTL at N9" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { D10 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D10" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 54 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D9 3.3-V LVTTL M9 " "Pin D9 uses I/O standard 3.3-V LVTTL at M9" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { D9 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D9" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D8 3.3-V LVTTL M8 " "Pin D8 uses I/O standard 3.3-V LVTTL at M8" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { D8 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D8" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D7 3.3-V LVTTL N7 " "Pin D7 uses I/O standard 3.3-V LVTTL at N7" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { D7 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D7" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 57 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D6 3.3-V LVTTL N8 " "Pin D6 uses I/O standard 3.3-V LVTTL at N8" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { D6 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D6" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 58 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D5 3.3-V LVTTL M7 " "Pin D5 uses I/O standard 3.3-V LVTTL at M7" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { D5 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D5" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 59 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D4 3.3-V LVTTL N6 " "Pin D4 uses I/O standard 3.3-V LVTTL at N6" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { D4 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D4" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 60 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D3 3.3-V LVTTL N5 " "Pin D3 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { D3 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D3" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 61 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D2 3.3-V LVTTL N4 " "Pin D2 uses I/O standard 3.3-V LVTTL at N4" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { D2 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "D2" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 62 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TX 3.3-V LVTTL M5 " "Pin TX uses I/O standard 3.3-V LVTTL at M5" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { TX } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TX" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 63 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RX 3.3-V LVTTL M4 " "Pin RX uses I/O standard 3.3-V LVTTL at M4" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { RX } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RX" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 64 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A5 3.3-V LVTTL A4 " "Pin A5 uses I/O standard 3.3-V LVTTL at A4" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { A5 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A5" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 65 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A4 3.3-V LVTTL B3 " "Pin A4 uses I/O standard 3.3-V LVTTL at B3" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { A4 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A4" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 66 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A3 3.3-V LVTTL B6 " "Pin A3 uses I/O standard 3.3-V LVTTL at B6" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { A3 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A3" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 67 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A2 3.3-V LVTTL A7 " "Pin A2 uses I/O standard 3.3-V LVTTL at A7" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { A2 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A2" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 68 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A1 3.3-V LVTTL A8 " "Pin A1 uses I/O standard 3.3-V LVTTL at A8" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { A1 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A1" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 69 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A0 3.3-V LVTTL A10 " "Pin A0 uses I/O standard 3.3-V LVTTL at A10" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { A0 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "A0" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 70 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[0\] 3.3-V LVTTL A11 " "Pin DIG_IO_OE\[0\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[0] } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[0\]" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[1\] 3.3-V LVTTL A9 " "Pin DIG_IO_OE\[1\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[1] } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[1\]" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[2\] 3.3-V LVTTL A6 " "Pin DIG_IO_OE\[2\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[2] } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[2\]" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[3\] 3.3-V LVTTL B5 " "Pin DIG_IO_OE\[3\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[3] } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[3\]" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[4\] 3.3-V LVTTL B4 " "Pin DIG_IO_OE\[4\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[4\]" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DIG_IO_OE\[5\] 3.3-V LVTTL A3 " "Pin DIG_IO_OE\[5\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[5] } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[5\]" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT9 3.3 V Schmitt Trigger F5 " "Pin JT9 uses I/O standard 3.3 V Schmitt Trigger at F5" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { JT9 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT9" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT7 3.3 V Schmitt Trigger L5 " "Pin JT7 uses I/O standard 3.3 V Schmitt Trigger at L5" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { JT7 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT7" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT6 3.3 V Schmitt Trigger L4 " "Pin JT6 uses I/O standard 3.3 V Schmitt Trigger at L4" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { JT6 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT6" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT5 3.3 V Schmitt Trigger G1 " "Pin JT5 uses I/O standard 3.3 V Schmitt Trigger at G1" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { JT5 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT5" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT3 3.3 V Schmitt Trigger F6 " "Pin JT3 uses I/O standard 3.3 V Schmitt Trigger at F6" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { JT3 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT3" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "JT1 3.3 V Schmitt Trigger G2 " "Pin JT1 uses I/O standard 3.3 V Schmitt Trigger at G2" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { JT1 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT1" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 40 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC7 3.3 V Schmitt Trigger D11 " "Pin SOIC7 uses I/O standard 3.3 V Schmitt Trigger at D11" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SOIC7 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC7" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC6 3.3 V Schmitt Trigger D12 " "Pin SOIC6 uses I/O standard 3.3 V Schmitt Trigger at D12" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SOIC6 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC6" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC5 3.3 V Schmitt Trigger E13 " "Pin SOIC5 uses I/O standard 3.3 V Schmitt Trigger at E13" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SOIC5 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC5" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC3 3.3 V Schmitt Trigger C11 " "Pin SOIC3 uses I/O standard 3.3 V Schmitt Trigger at C11" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SOIC3 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC3" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 43 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC2 3.3 V Schmitt Trigger B13 " "Pin SOIC2 uses I/O standard 3.3 V Schmitt Trigger at B13" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SOIC2 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC2" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 42 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SOIC1 3.3 V Schmitt Trigger C12 " "Pin SOIC1 uses I/O standard 3.3 V Schmitt Trigger at C12" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SOIC1 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC1" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 41 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Clock 3.3-V LVTTL H6 " "Pin Clock uses I/O standard 3.3-V LVTTL at H6" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { Clock } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 47 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_N 3.3 V Schmitt Trigger B9 " "Pin RESET_N uses I/O standard 3.3 V Schmitt Trigger at B9" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { RESET_N } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 48 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN1~ 3.3-V LVTTL D1 " "Pin ~ALTERA_ADC1IN1~ uses I/O standard 3.3-V LVTTL at D1" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12892 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN2~ 3.3-V LVTTL C2 " "Pin ~ALTERA_ADC1IN2~ uses I/O standard 3.3-V LVTTL at C2" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12894 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN3~ 3.3-V LVTTL E3 " "Pin ~ALTERA_ADC1IN3~ uses I/O standard 3.3-V LVTTL at E3" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12896 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN4~ 3.3-V LVTTL E4 " "Pin ~ALTERA_ADC1IN4~ uses I/O standard 3.3-V LVTTL at E4" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12898 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN5~ 3.3-V LVTTL C1 " "Pin ~ALTERA_ADC1IN5~ uses I/O standard 3.3-V LVTTL at C1" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12900 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN6~ 3.3-V LVTTL B1 " "Pin ~ALTERA_ADC1IN6~ uses I/O standard 3.3-V LVTTL at B1" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12902 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN7~ 3.3-V LVTTL F1 " "Pin ~ALTERA_ADC1IN7~ uses I/O standard 3.3-V LVTTL at F1" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12904 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "~ALTERA_ADC1IN8~ 3.3-V LVTTL E1 " "Pin ~ALTERA_ADC1IN8~ uses I/O standard 3.3-V LVTTL at E1" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 12906 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1480457816184 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1480457816184 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "A5 3.3-V LVTTL A4 " "Pin A5 uses I/O standard 3.3-V LVTTL located at A4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816189 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "A4 3.3-V LVTTL B3 " "Pin A4 uses I/O standard 3.3-V LVTTL located at B3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816189 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "A3 3.3-V LVTTL B6 " "Pin A3 uses I/O standard 3.3-V LVTTL located at B6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816189 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "A2 3.3-V LVTTL A7 " "Pin A2 uses I/O standard 3.3-V LVTTL located at A7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "A1 3.3-V LVTTL A8 " "Pin A1 uses I/O standard 3.3-V LVTTL located at A8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "A0 3.3-V LVTTL A10 " "Pin A0 uses I/O standard 3.3-V LVTTL located at A10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "DIG_IO_OE\[0\] 3.3-V LVTTL A11 " "Pin DIG_IO_OE\[0\] uses I/O standard 3.3-V LVTTL located at A11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "DIG_IO_OE\[1\] 3.3-V LVTTL A9 " "Pin DIG_IO_OE\[1\] uses I/O standard 3.3-V LVTTL located at A9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "DIG_IO_OE\[2\] 3.3-V LVTTL A6 " "Pin DIG_IO_OE\[2\] uses I/O standard 3.3-V LVTTL located at A6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "DIG_IO_OE\[3\] 3.3-V LVTTL B5 " "Pin DIG_IO_OE\[3\] uses I/O standard 3.3-V LVTTL located at B5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "DIG_IO_OE\[4\] 3.3-V LVTTL B4 " "Pin DIG_IO_OE\[4\] uses I/O standard 3.3-V LVTTL located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "DIG_IO_OE\[5\] 3.3-V LVTTL A3 " "Pin DIG_IO_OE\[5\] uses I/O standard 3.3-V LVTTL located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "JT9 3.3 V Schmitt Trigger F5 " "Pin JT9 uses I/O standard 3.3 V Schmitt Trigger located at F5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "JT5 3.3 V Schmitt Trigger G1 " "Pin JT5 uses I/O standard 3.3 V Schmitt Trigger located at G1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "JT3 3.3 V Schmitt Trigger F6 " "Pin JT3 uses I/O standard 3.3 V Schmitt Trigger located at F6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "JT1 3.3 V Schmitt Trigger G2 " "Pin JT1 uses I/O standard 3.3 V Schmitt Trigger located at G2 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RESET_N 3.3 V Schmitt Trigger B9 " "Pin RESET_N uses I/O standard 3.3 V Schmitt Trigger located at B9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1480457816190 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "18 " "Following 18 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[0\] a permanently disabled " "Pin DIG_IO_OE\[0\] has a permanently disabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[0] } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[0\]" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[1\] a permanently disabled " "Pin DIG_IO_OE\[1\] has a permanently disabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[1] } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[1\]" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[2\] a permanently disabled " "Pin DIG_IO_OE\[2\] has a permanently disabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[2] } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[2\]" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[3\] a permanently disabled " "Pin DIG_IO_OE\[3\] has a permanently disabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[3] } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[3\]" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[4\] a permanently disabled " "Pin DIG_IO_OE\[4\] has a permanently disabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[4] } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[4\]" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DIG_IO_OE\[5\] a permanently disabled " "Pin DIG_IO_OE\[5\] has a permanently disabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { DIG_IO_OE[5] } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DIG_IO_OE\[5\]" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT9 a permanently enabled " "Pin JT9 has a permanently enabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { JT9 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT9" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT7 a permanently enabled " "Pin JT7 has a permanently enabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { JT7 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT7" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT6 a permanently enabled " "Pin JT6 has a permanently enabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { JT6 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT6" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT5 a permanently enabled " "Pin JT5 has a permanently enabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { JT5 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT5" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT3 a permanently enabled " "Pin JT3 has a permanently enabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { JT3 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT3" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "JT1 a permanently enabled " "Pin JT1 has a permanently enabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { JT1 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "JT1" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 40 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC7 a permanently disabled " "Pin SOIC7 has a permanently disabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SOIC7 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC7" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 46 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC6 a permanently disabled " "Pin SOIC6 has a permanently disabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SOIC6 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC6" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 45 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC5 a permanently disabled " "Pin SOIC5 has a permanently disabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SOIC5 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC5" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 44 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC3 a permanently disabled " "Pin SOIC3 has a permanently disabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SOIC3 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC3" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 43 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC2 a permanently disabled " "Pin SOIC2 has a permanently disabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SOIC2 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC2" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 42 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SOIC1 a permanently disabled " "Pin SOIC1 has a permanently disabled output enable" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/cad/tools/altera/15.1-lite/quartus/linux64/pin_planner.ppl" { SOIC1 } } } { "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" "" { Assignment "/cad/tools/altera/15.1-lite/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SOIC1" } } } } { "../rtl/xlr8_top.v" "" { Text "/home/crakerbr/Arduino/libraries/XLR8Build/extras/rtl/xlr8_top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/" { { 0 { 0 ""} 0 41 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1480457816191 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1480457816191 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/output_files/xlr8_top.fit.smsg " "Generated suppressed messages file /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/output_files/xlr8_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480457817725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1529 " "Peak virtual memory: 1529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480457822934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 16:17:02 2016 " "Processing ended: Tue Nov 29 16:17:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480457822934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:27 " "Elapsed time: 00:03:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480457822934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:21 " "Total CPU time (on all processors): 00:03:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480457822934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480457822934 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480457839625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480457839632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 16:17:19 2016 " "Processing started: Tue Nov 29 16:17:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480457839632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480457839632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480457839632 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1480457842429 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1480457842488 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "/home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc.sopcinfo " "The file, /home/crakerbr/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1480457842586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1125 " "Peak virtual memory: 1125 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480457843059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 16:17:23 2016 " "Processing ended: Tue Nov 29 16:17:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480457843059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480457843059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480457843059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480457843059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480457856343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480457856351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 16:17:35 2016 " "Processing started: Tue Nov 29 16:17:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480457856351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457856351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457856351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457857283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457857284 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_top " "Entity xlr8_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1480457860037 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1480457860037 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457860037 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457860151 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457860178 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457860427 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/xlr8_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457860435 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1480457860441 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1480457860441 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1480457860441 ""}  } {  } 0 332110 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457860441 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "PowerPlay Power Analyzer" 0 -1 1480457860447 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "PowerPlay Power Analyzer" 0 0 1480457860462 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1480457860545 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "PowerPlay Power Analyzer" 0 -1 1480457860545 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457860707 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457860708 ""}
{ "Warning" "WPUTIL_PUTIL_MULTIPLE_CLK_DOMAINS_FOUND_MAX_FREQ" "" "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" { { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_iomux328:iomux328_inst\|portb_dout\[0\]~7 " "Using fastest of multiple clock domains found for node \"xlr8_iomux328:iomux328_inst\|portb_dout\[0\]~7\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|WideOr8~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|WideOr8~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|read_state~18 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|read_state~18\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|read_state~19 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|read_state~19\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector98~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector98~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector97~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector97~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_seq_read_ardin\[1\]~3 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|flash_seq_read_ardin\[1\]~3\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector96~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector96~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector95~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector95~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector94~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector94~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector93~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector93~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector92~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector92~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector91~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector91~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector90~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector89~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector83~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector83~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector83~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector83~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector84~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector84~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector84~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector84~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector85~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector85~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector85~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector85~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector86~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector86~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector87~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector87~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector88~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector99~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector99~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector68~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector68~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector69~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector69~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector62~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_flashload:flashload_inst\|max10flash:flash_inst\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|Selector62~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_presync_trig~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_presync_trig~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|pc_int_fl_set~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|pc_int_fl_set~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0~0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0~0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|WideOr0\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_noise_canceled~1 " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_timer1:tcnt1_inst\|icr_noise_canceled~1\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "D8 " "Using fastest of multiple clock domains found for node \"D8\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_port:pport_b_inst\|synch:Tn_sync\[0\]\|din_flop~feeder " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_port:pport_b_inst\|synch:Tn_sync\[0\]\|din_flop~feeder\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""} { "Warning" "WPUTIL_PUTIL_MULTIPLE_OTERM_CLK_DOMAINS_FOUND_MAX_FREQ" "xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|synch:pcint_resync_inst\[0\]\|din_flop~feeder " "Using fastest of multiple clock domains found for node \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\|avr_ext_int:ext_int_inst\|synch:pcint_resync_inst\[0\]\|din_flop~feeder\"" {  } {  } 0 222015 "Using fastest of multiple clock domains found for node \"%1!s!\"" 0 0 "Design Software" 0 -1 1480457860964 ""}  } {  } 0 222014 "Relative toggle rates were calculated using fastest clock for nodes in multiple clock domains" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457860964 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457860966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457862283 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457898178 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "2.108 millions of transitions / sec " "Average toggle rate for this design is 2.108 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457931732 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "249.36 mW " "Total thermal power estimate for the design is 249.36 mW" {  } { { "/cad/tools/altera/15.1-lite/quartus/linux64/Report_Window_01.qrpt" "" { Report "/cad/tools/altera/15.1-lite/quartus/linux64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457932025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 39 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1263 " "Peak virtual memory: 1263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480457932791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 16:18:52 2016 " "Processing ended: Tue Nov 29 16:18:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480457932791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480457932791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480457932791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457932791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1480457946841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480457946846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 16:19:05 2016 " "Processing started: Tue Nov 29 16:19:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480457946846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457946846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta xlr8_top -c xlr8_top " "Command: quartus_sta xlr8_top -c xlr8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457946847 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1480457948600 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457949464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457949587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457949587 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_top " "Entity xlr8_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1480457951109 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1480457951109 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457951109 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457951217 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457951236 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457951508 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/xlr8_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457951530 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1480457951541 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1480457951541 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1480457951541 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457951541 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457951548 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "TimeQuest Timing Analyzer" 0 0 1480457951582 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1480457951824 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457951824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457951942 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457951942 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1480457951953 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480457952001 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1480457952182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.500 " "Worst-case setup slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk_scki  " "    0.500               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076               0.000 Clock  " "    1.076               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.466               0.000 clk_virtual  " "    1.466               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.141               0.000 int_osc_clk  " "    6.141               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.445               0.000 undefined_altera_flash_read_state_clock  " "   56.445               0.000 undefined_altera_flash_read_state_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457952294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 Clock  " "    0.235               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 clk_scki  " "    0.363               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 int_osc_clk  " "    0.474               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.801               0.000 undefined_altera_flash_read_state_clock  " "    3.801               0.000 undefined_altera_flash_read_state_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.745               0.000 clk_virtual  " "   56.745               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457952403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.354 " "Worst-case recovery slack is 7.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.354               0.000 clk_scki  " "    7.354               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.280               0.000 Clock  " "   26.280               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457952438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.163 " "Worst-case removal slack is 1.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.163               0.000 Clock  " "    1.163               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.162               0.000 clk_scki  " "    3.162               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457952478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.087 " "Worst-case minimum pulse width slack is 4.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.087               0.000 int_osc_clk  " "    4.087               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.076               0.000 Clock  " "   26.076               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.984               0.000 clk_scki  " "   30.984               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.334               0.000 undefined_altera_flash_read_state_clock  " "   57.334               0.000 undefined_altera_flash_read_state_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.686               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.686               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.780               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.780               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457952492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457952492 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 46 synchronizer chains. " "Report Metastability: Found 46 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457952572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457952572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 46 " "Number of Synchronizer Chains Found: 46" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457952572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457952572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.913 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.913" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457952572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 65.361 ns " "Worst Case Available Settling Time: 65.361 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457952572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457952572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457952572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457952572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457952572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457952572 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457952572 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480457952597 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457952730 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457988993 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1480457990206 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457990206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457990208 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457990209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.590 " "Worst-case setup slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 clk_scki  " "    0.590               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.748               0.000 Clock  " "    1.748               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.164               0.000 clk_virtual  " "    2.164               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.375               0.000 int_osc_clk  " "    6.375               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.771               0.000 undefined_altera_flash_read_state_clock  " "   56.771               0.000 undefined_altera_flash_read_state_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457990499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.197 " "Worst-case hold slack is 0.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 Clock  " "    0.197               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clk_scki  " "    0.325               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 int_osc_clk  " "    0.448               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.430               0.000 undefined_altera_flash_read_state_clock  " "    3.430               0.000 undefined_altera_flash_read_state_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990595 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.146               0.000 clk_virtual  " "   56.146               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990595 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457990595 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.442 " "Worst-case recovery slack is 7.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.442               0.000 clk_scki  " "    7.442               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.537               0.000 Clock  " "   26.537               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457990624 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.043 " "Worst-case removal slack is 1.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.043               0.000 Clock  " "    1.043               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.920               0.000 clk_scki  " "    2.920               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457990656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.073 " "Worst-case minimum pulse width slack is 4.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.073               0.000 int_osc_clk  " "    4.073               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.174               0.000 Clock  " "   26.174               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.950               0.000 clk_scki  " "   30.950               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.401               0.000 undefined_altera_flash_read_state_clock  " "   57.401               0.000 undefined_altera_flash_read_state_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.672               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.672               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.884               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.884               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457990672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457990672 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 46 synchronizer chains. " "Report Metastability: Found 46 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457990753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457990753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 46 " "Number of Synchronizer Chains Found: 46" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457990753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457990753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.913 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.913" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457990753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 66.010 ns " "Worst Case Available Settling Time: 66.010 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457990753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457990753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457990753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457990753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457990753 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457990753 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457990753 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480457990765 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1480457991849 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457991849 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457991852 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457991852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.460 " "Worst-case setup slack is 1.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457991983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457991983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.460               0.000 clk_scki  " "    1.460               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457991983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.267               0.000 Clock  " "    4.267               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457991983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.226               0.000 clk_virtual  " "    6.226               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457991983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.675               0.000 int_osc_clk  " "    7.675               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457991983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.372               0.000 undefined_altera_flash_read_state_clock  " "   59.372               0.000 undefined_altera_flash_read_state_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457991983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457991983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.065 " "Worst-case hold slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 Clock  " "    0.065               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clk_scki  " "    0.153               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 int_osc_clk  " "    0.170               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 undefined_altera_flash_read_state_clock  " "    0.816               0.000 undefined_altera_flash_read_state_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.172               0.000 clk_virtual  " "   53.172               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457992112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.609 " "Worst-case recovery slack is 9.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.609               0.000 clk_scki  " "    9.609               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.166               0.000 Clock  " "   29.166               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457992145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.472 " "Worst-case removal slack is 0.472" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 Clock  " "    0.472               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.954               0.000 clk_scki  " "    0.954               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457992178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.085 " "Worst-case minimum pulse width slack is 4.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.085               0.000 int_osc_clk  " "    4.085               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.818               0.000 Clock  " "   25.818               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.977               0.000 clk_scki  " "   30.977               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   57.448               0.000 undefined_altera_flash_read_state_clock  " "   57.448               0.000 undefined_altera_flash_read_state_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.684               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.684               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.903               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.903               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480457992192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457992192 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 46 synchronizer chains. " "Report Metastability: Found 46 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457992248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457992248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 46 " "Number of Synchronizer Chains Found: 46" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457992248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457992248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.913 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.913" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457992248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 69.816 ns " "Worst Case Available Settling Time: 69.816 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457992248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457992248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457992248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457992248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457992248 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1480457992248 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457992248 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457995021 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457995022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1208 " "Peak virtual memory: 1208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480457995270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 16:19:55 2016 " "Processing ended: Tue Nov 29 16:19:55 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480457995270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480457995270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480457995270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480457995270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480458010198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480458010208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 16:20:09 2016 " "Processing started: Tue Nov 29 16:20:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480458010208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480458010208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off xlr8_top -c xlr8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480458010208 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1480458012341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "xlr8_top.vo /home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/simulation/modelsim/ simulation " "Generated file xlr8_top.vo in folder \"/home/crakerbr/Arduino/libraries/XLR8Build/extras/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480458017590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1485 " "Peak virtual memory: 1485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480458017993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 16:20:17 2016 " "Processing ended: Tue Nov 29 16:20:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480458017993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480458017993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480458017993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480458017993 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 105 s " "Quartus Prime Full Compilation was successful. 0 errors, 105 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480458018817 ""}
