<!doctype html>
<html lang="en">
    <head>
        <meta charset="utf-8">
        <meta http-equiv="x-ua-compatible" content="ie=edge">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <title>My Hakyll Blog - Common-Cathode 7-segments display driver implementation in Verilog</title>
        <link rel="stylesheet" href="../css/default.css" />
        <script type="text/javascript" src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
    </head>
    <body>
        <header>
            <div class="logo">
                <a href="../">My Hakyll Blog</a>
            </div>
            <nav>
                <a href="../">Home</a>
                <a href="../about.html">About</a>
                <a href="../contact.html">Contact</a>
                <a href="../archive.html">Archive</a>
            </nav>
        </header>

        <main role="main">
            <h1>Common-Cathode 7-segments display driver implementation in Verilog</h1>
            <article>
    <section class="header">
        Posted on April  8, 2018
        
    </section>
    <div class="info">
        
        Tags: <a href="../tags/verilog.html">verilog</a>, <a href="../tags/7-segments%20driver.html">7-segments driver</a>
        
    </div>
    <section>
        <h3 id="description">Description</h3>
<p>7-segment LED type displays provide a convenient way to display data, like numbers, letters, and typically consist of seven individual LEDs within one single display package. In order to produce the required data ( HEX characters from 0 to 9 and A to F), on the display the correct combination of LED segments need to be illuminated. However, to display BCD information on 7-segments we need to use a BCD to 7 segments decoder like 74LS47 or HC4511.</p>
<p>A 7-segment LED display usually have 8 connections for each LED segment and one that acts as a GND or VCC. There are some displays that have an additional input pin used to display a decimal point. Anyway, in electronics there are 2 types of 7-segment displays:</p>
<ol style="list-style-type: decimal">
<li><strong>Common Cathode Display</strong> - all the cathode connections of the LED segments are joined together to <strong>Gnd</strong>. This means that a segment is illuminated by applying a logic ‘1’ signal to the <em>Anode</em> terminal. (Img 1a)</li>
<li><strong>Common Anode Display</strong> - all the anode connections of the LED segments are joined together to <strong>Vcc</strong> which means that to illuminate a segment a logic ‘0’ needs to be applied to the <em>Cathode</em> terminal. (Img 1b)</li>
</ol>
<p>{% include img.html img=“resources/common_cathode_anode_leds.png” title=“Img 1:LED display types” caption=“Img 1:LED display types” %}</p>
<p>{% include img.html img=“resources/led_scheme.png” title=“Img 2:7-segment display format” caption=“Img 2: 7-segment display format” %}</p>
<p>Considering Img 2 we can create the truth table below. Because we use a common cathode 7 segment display we will have 1 for each illuminated segment and 0 for not illuminated. Since we will design a BCD to 7-segments the values from 10 to 15 are invalid. For there values we will mark the corresponding segment with X, meaning don’t care.</p>
<table>
<thead>
<tr class="header">
<th align="center"><span class="math display">\[X_{3}\]</span></th>
<th align="center"><span class="math display">\[X_{2}\]</span></th>
<th align="center"><span class="math display">\[X_{1}\]</span></th>
<th align="center"><span class="math display">\[X_{0}\]</span></th>
<th align="center">a</th>
<th align="center">b</th>
<th align="center">c</th>
<th align="center">d</th>
<th align="center">e</th>
<th align="center">f</th>
<th align="center">g</th>
<th align="center">Display</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
</tr>
<tr class="even">
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
</tr>
<tr class="odd">
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">2</td>
</tr>
<tr class="even">
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">3</td>
</tr>
<tr class="odd">
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">4</td>
</tr>
<tr class="even">
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">5</td>
</tr>
<tr class="odd">
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">6</td>
</tr>
<tr class="even">
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">7</td>
</tr>
<tr class="odd">
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">8</td>
</tr>
<tr class="even">
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">9</td>
</tr>
<tr class="odd">
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">0</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">-</td>
</tr>
<tr class="even">
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">-</td>
</tr>
<tr class="odd">
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">x</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">0</td>
<td align="center">-</td>
</tr>
<tr class="even">
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">0</td>
<td align="center">x</td>
<td align="center">-</td>
</tr>
<tr class="odd">
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">0</td>
<td align="center">x</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">-</td>
</tr>
<tr class="even">
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">1</td>
<td align="center">x</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">0</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">x</td>
<td align="center">-</td>
</tr>
</tbody>
</table>
<p>Based on the above table we can express output as minterm expansions:</p>
<p><span class="math display">\[a = F_{1} (A, B, C, D) = \sum m(0, 2, 3, 5, 7, 8, 9)\]</span></p>
<p><span class="math display">\[b = F_{2} (A, B, C, D) = \sum m(0, 1, 2, 3, 4, 7, 8, 9)\]</span></p>
<p><span class="math display">\[c = F_{3} (A, B, C, D) = \sum m(0, 1, 3, 4, 5, 6, 7, 8, 9)\]</span></p>
<p><span class="math display">\[d = F_{4} (A, B, C, D) = \sum m(0, 2, 3, 5, 6, 8)\]</span></p>
<p><span class="math display">\[e = F_{5} (A, B, C, D) = \sum m(0, 2, 6, 8)\]</span></p>
<p><span class="math display">\[f = F_{6} (A, B, C, D) = \sum m(0, 4, 5, 6, 8, 9)\]</span></p>
<p><span class="math display">\[g = F_{7} (A, B, C, D) = \sum m(2, 3, 4, 5, 6, 8, 9)\]</span></p>
<p>Now we can construct the Karnaugh’s Map for each output term and then simplify it to obtain a logic combination of inputs for each output.</p>
<p><span class="math display">\[a=A\overline{B}\overline{C}+\overline{A}(C+\overline{B}\overline{D}+BD)\]</span></p>
<p><span class="math display">\[b=\overline{AC}\overline{B}+\overline{A}(CD+\overline{C}\overline{D})\]</span></p>
<p><span class="math display">\[c=\overline{B}\overline{C}+\overline{A}(B+D)\]</span></p>
<p><span class="math display">\[d=\overline{A}\overline{B}(C+\overline{D})+\overline{A}(C\overline{D}+BD\overline{C})+A\overline{B}\overline{C}\]</span></p>
<p><span class="math display">\[e=\overline{D}(\overline{B}\overline{C}+\overline{A}C)\]</span></p>
<p><span class="math display">\[f=\overline{A}(B\overline{CD}+\overline{C}\overline{D})+A\overline{B}\overline{C}\]</span></p>
<p><span class="math display">\[g=\overline{A}(C\overline{BD}+B\overline{C})+A\overline{B}\overline{C}\]</span></p>
<h3 id="implementation">Implementation</h3>
<p>{% include img.html img=“resources/hc4511_block_scheme.png” title=“Img 3:TI HC4511 block scheme” caption=“Img 3: TI HC4511 block scheme” %}</p>
<p>In Img 3 is the block scheme of the TI HC4511 BCD-to-7 segment latch/decoder/driver.</p>
<h4 id="decoder-implementation">Decoder Implementation</h4>
<p>The <strong>decoder</strong> will have 2 input ports ( <em>BL</em> signal, <em>D[0:3]</em>) and one output port, <em>D[0:7]</em>and will contain the implementation of the above equations. Moreover, the output of decoder will be blank ( 0 ) if <strong>BL</strong> signal is 0.</p>
<div class="sourceCode"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span class="kw">module</span> dec_7seg(
    datain,bl,dataout
    );

    <span class="dt">input</span>   [<span class="dv">3</span>:<span class="dv">0</span>]   datain; 
    <span class="dt">input</span>           bl;
    <span class="dt">output</span>  [<span class="dv">7</span>:<span class="dv">0</span>]   dataout;
    
    <span class="kw">assign</span> dataout[<span class="dv">7</span>]=(bl==<span class="bn">1'b0</span>)?<span class="bn">8'b00000000</span>:(datain[<span class="dv">3</span>]&amp;(~datain[<span class="dv">2</span>])&amp;(~datain[<span class="dv">1</span>]))|
                ((~datain[<span class="dv">3</span>])&amp;(datain[<span class="dv">1</span>]|(((~datain[<span class="dv">2</span>])&amp;(~datain[<span class="dv">0</span>]))|(datain[<span class="dv">2</span>]&amp;datain[<span class="dv">0</span>]))));

    <span class="kw">assign</span> dataout[<span class="dv">6</span>]=(bl==<span class="bn">1'b0</span>)?<span class="bn">8'b00000000</span>:((~(datain[<span class="dv">3</span>]&amp;datain[<span class="dv">1</span>]))&amp;(~datain[<span class="dv">2</span>]))|
                        ((~datain[<span class="dv">3</span>])&amp;((datain[<span class="dv">1</span>]&amp;datain[<span class="dv">0</span>])|((~datain[<span class="dv">1</span>])&amp;(~datain[<span class="dv">0</span>]))));

    <span class="kw">assign</span> dataout[<span class="dv">5</span>]=(bl==<span class="bn">1'b0</span>)?<span class="bn">8'b00000000</span>:((~datain[<span class="dv">2</span>])&amp;(~datain[<span class="dv">1</span>]))|
                        ((~datain[<span class="dv">3</span>])&amp;(datain[<span class="dv">2</span>]|datain[<span class="dv">0</span>]));

	<span class="kw">assign</span> dataout[<span class="dv">4</span>]=(bl==<span class="bn">1'b0</span>)?<span class="bn">8'b00000000</span>:
                ((~datain[<span class="dv">3</span>])&amp;(~datain[<span class="dv">2</span>])&amp;(datain[<span class="dv">1</span>]|(~datain[<span class="dv">0</span>])))|
                ((~datain[<span class="dv">3</span>])&amp;((datain[<span class="dv">1</span>]&amp;(~datain[<span class="dv">0</span>]))|(datain[<span class="dv">2</span>]&amp;datain[<span class="dv">0</span>]&amp;(~datain[<span class="dv">1</span>]))))|
                (datain[<span class="dv">3</span>]&amp;(~datain[<span class="dv">2</span>])&amp;(~datain[<span class="dv">1</span>]));

    <span class="kw">assign</span> dataout[<span class="dv">3</span>]=(bl==<span class="bn">1'b0</span>)?<span class="bn">8'b00000000</span>:
                (~datain[<span class="dv">0</span>])&amp;(((~datain[<span class="dv">2</span>])&amp;(~datain[<span class="dv">1</span>]))|((~datain[<span class="dv">3</span>])&amp;datain[<span class="dv">1</span>]));

    <span class="kw">assign</span> dataout[<span class="dv">2</span>]=(bl==<span class="bn">1'b0</span>)?<span class="bn">8'b00000000</span>:
        ((~datain[<span class="dv">3</span>])&amp;((datain[<span class="dv">2</span>]&amp;(~(datain[<span class="dv">1</span>]&amp;datain[<span class="dv">0</span>])))|((~datain[<span class="dv">1</span>])&amp;(~datain[<span class="dv">0</span>]))))|
        (datain[<span class="dv">3</span>]&amp;(~datain[<span class="dv">2</span>])&amp;(~datain[<span class="dv">1</span>]));

    <span class="kw">assign</span> dataout[<span class="dv">1</span>]=(bl==<span class="bn">1'b0</span>)?<span class="bn">8'b00000000</span>:
            ((~datain[<span class="dv">3</span>])&amp;((datain[<span class="dv">1</span>]&amp;(~(datain[<span class="dv">2</span>]&amp;datain[<span class="dv">0</span>])))|(datain[<span class="dv">2</span>]&amp;(~datain[<span class="dv">1</span>]))))|
            (datain[<span class="dv">3</span>]&amp;(~datain[<span class="dv">2</span>])&amp;(~datain[<span class="dv">1</span>]));

    <span class="kw">assign</span> dataout[<span class="dv">0</span>]=<span class="bn">1'b0</span>;<span class="co">//dot</span>
<span class="kw">endmodule</span> <span class="co">// decoder</span></code></pre></div>
<h4 id="latch-implementation">Latch Implementation</h4>
<p>We can easily implement a D-type latch using an <strong>always</strong> block. We will need 5 ports, 3 for input signals ( data in, enable, <span class="math inline">\(\overline{enable}\)</span> ) and 2 for output signals ( q and <span class="math inline">\(\overline{q}\)</span>).</p>
<div class="sourceCode"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span class="kw">module</span> dlatch(
    d,q,nq,ena,nena
    );
    
    <span class="dt">input</span>       d;
    <span class="dt">input</span>       ena;
    <span class="dt">input</span>       nena;
    <span class="dt">output</span>  <span class="dt">reg</span> q;
    <span class="dt">output</span>  <span class="dt">reg</span> nq;

    <span class="kw">always</span> @(d,ena,nena) <span class="kw">begin:</span><span class="dt"> d</span>_latch_procedure
        <span class="kw">if</span>(ena) <span class="kw">begin</span>
            q&lt;=d;
            nq&lt;=~d;
        <span class="kw">end</span> <span class="co">// if( le='1')</span>
        <span class="kw">else</span> <span class="kw">begin</span>
        <span class="kw">end</span>

    <span class="kw">end</span> <span class="co">// d_latch_procedure</span>

<span class="kw">endmodule</span> <span class="co">// dlatch</span></code></pre></div>
<h4 id="driver-implementation">Driver Implementation</h4>
<p>The driver will have to set output to 1 if <em>LT</em> (Lamp Test) signal is low, otherwise the output will be transparent to input. In other words, in can be implemented as a latch.</p>
<div class="sourceCode"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span class="kw">module</span> drv_7seg(
    lt,inbus,outbus
    );

    <span class="dt">input</span>               lt;
    <span class="dt">input</span>       [<span class="dv">7</span>:<span class="dv">0</span>]   inbus;
    <span class="dt">output</span>  <span class="dt">reg</span> [<span class="dv">7</span>:<span class="dv">0</span>]   outbus;

    <span class="kw">always</span> @(lt,inbus) <span class="kw">begin :</span><span class="dt"> d</span>rv_7seg
        <span class="kw">if</span>(lt) <span class="kw">begin</span>
            outbus&lt;=inbus;
        <span class="kw">end</span> <span class="kw">else</span> <span class="kw">begin</span>
            outbus&lt;=<span class="bn">8'b11111111</span>; 
        <span class="kw">end</span>
    <span class="kw">end</span>

<span class="kw">endmodule</span> <span class="co">// drv_7seg</span></code></pre></div>
<h4 id="modules-instantiation-and-testbench">Modules Instantiation and testbench</h4>
<p>Now that we have all the modules defined we can create a new module <strong>driver_7_segments</strong> and instantiate them.</p>
<div class="sourceCode"><pre class="sourceCode verilog"><code class="sourceCode verilog"><span class="kw">module</span> driver_7_segments(
    inbus,le,lt,bl,outbus,
    );
    
    <span class="dt">input</span>       [<span class="dv">3</span>:<span class="dv">0</span>]   inbus;      <span class="co">//input data</span>
    <span class="dt">input</span>               le;             <span class="co">//latch-enable</span>
    <span class="dt">input</span>               lt;             <span class="co">//lamp-test-&gt;displays 8</span>
    <span class="dt">input</span>               bl;             <span class="co">//blanking-&gt; blank</span>
    <span class="dt">output</span> <span class="dt">reg</span>  [<span class="dv">7</span>:<span class="dv">0</span>]   outbus;


    <span class="dt">wire</span> [<span class="dv">3</span>:<span class="dv">0</span>]  latch_output;
    <span class="dt">wire</span> [<span class="dv">7</span>:<span class="dv">0</span>]  decoder_output;

    dlatch latch0(.d  (inbus[<span class="dv">0</span>]),.ena (~le),.nena(le),.q  (latch_output[<span class="dv">0</span>]),.nq ());
    
    dlatch latch1(.d  (inbus[<span class="dv">1</span>]),.ena (~le),.nena(le),.q  (latch_output[<span class="dv">1</span>]),.nq ());
    
    dlatch latch2(.d  (inbus[<span class="dv">2</span>]),.ena (~le),.nena(le),.q  (latch_output[<span class="dv">2</span>]),.nq ());

    dlatch latch3(.d  (inbus[<span class="dv">3</span>]),.ena (~le),.nena(le),.q  (latch_output[<span class="dv">3</span>]),.nq ());
    
    dec_7seg decoder_7_segments(.datain (latch_output),.bl     (bl),.dataout(decoder_output));
    
    drv_7seg driver_7_segments(.inbus (decoder_output),.lt    (lt),.outbus(outbus));
   
<span class="kw">endmodule</span> <span class="co">// segments_driver</span></code></pre></div>
<div class="sourceCode"><pre class="sourceCode verilog"><code class="sourceCode verilog">
<span class="ot">`include </span><span class="fl">&quot;testbench/test_inc.v&quot;</span>
<span class="kw">module</span> driver_7_segments_tb;

	<span class="dt">reg</span>       [<span class="dv">3</span>:<span class="dv">0</span>]   inbus;      <span class="co">//input data</span>
    <span class="dt">reg</span>               le;             <span class="co">//latch-enable</span>
    <span class="dt">reg</span>               lt;             <span class="co">//lamp-test-&gt;displays 8</span>
    <span class="dt">reg</span>               bl;             <span class="co">//blanking-&gt; blank</span>
    <span class="dt">wire</span> <span class="dt">reg</span>  [<span class="dv">7</span>:<span class="dv">0</span>]   outbus;

    driver_7_segments driver(.inbus (inbus),.le (le),.lt (lt),.bl (bl),.outbus(outbus));

    <span class="kw">initial</span> <span class="kw">begin</span>
        <span class="dt">$dumpfile</span>(<span class="st">&quot;segments_driver_tb.vcd&quot;</span>);
        <span class="dt">$dumpvars</span>;

        <span class="co">//Lamp Test</span>
        le&lt;=<span class="bn">1'b0</span>;<span class="co">//latch is transparent</span>
        bl&lt;=<span class="bn">1'b1</span>;<span class="co">//blanking is disabled</span>
        inbus&lt;=<span class="bn">4'b0000</span>;<span class="co">//0 on inbus</span>
        lt&lt;=<span class="bn">1'b0</span>;<span class="co">//lamp test enabled</span>
        <span class="bn">#25</span> <span class="ot">`assert</span>(outbus,<span class="bn">8'b11111111</span>);

        <span class="bn">#50</span> 
        <span class="co">//Blanking Test</span>
        le&lt;=<span class="bn">1'b0</span>;<span class="co">//latch is transparent</span>
        bl&lt;=<span class="bn">1'b0</span>;<span class="co">//blanking is enabled</span>
		inbus&lt;=<span class="bn">4'b0000</span>;<span class="co">//0 on inbus</span>
        lt&lt;=<span class="bn">1'b1</span>;<span class="co">//lamp test disabled</span>
        <span class="bn">#25</span> <span class="ot">`assert</span>(outbus,<span class="bn">8'b00000000</span>);        

        <span class="bn">#50</span>
        <span class="co">//test all values</span>
        le&lt;=<span class="bn">1'b0</span>;<span class="co">//latch is transparent</span>
        bl&lt;=<span class="bn">1'b1</span>;<span class="co">//blanking is disabled</span>
        lt&lt;=<span class="bn">1'b1</span>; <span class="co">//lamp test is disabled</span>
        
        <span class="bn">#25</span> inbus&lt;=<span class="bn">4'b0000</span>;
        <span class="bn">#25</span> <span class="ot">`assert</span>(outbus,<span class="bn">8'b11111100</span>);
		
		<span class="bn">#25</span> inbus&lt;=<span class="bn">4'b0001</span>;
        <span class="bn">#25</span> <span class="ot">`assert</span>(outbus,<span class="bn">8'b01100000</span>);

		<span class="bn">#25</span> inbus&lt;=<span class="bn">4'b0010</span>;
        <span class="bn">#25</span> <span class="ot">`assert</span>(outbus,<span class="bn">8'b11011010</span>);

        <span class="bn">#25</span> inbus&lt;=<span class="bn">4'b0011</span>;
        <span class="bn">#25</span> <span class="ot">`assert</span>(outbus,<span class="bn">8'b11110010</span>);

        <span class="bn">#25</span> inbus&lt;=<span class="bn">4'b0100</span>;
        <span class="bn">#25</span> <span class="ot">`assert</span>(outbus,<span class="bn">8'b01100110</span>);

        <span class="bn">#25</span> inbus&lt;=<span class="bn">4'b0101</span>;
        <span class="bn">#25</span> <span class="ot">`assert</span>(outbus,<span class="bn">8'b10110110</span>);

        <span class="bn">#25</span> inbus&lt;=<span class="bn">4'b0110</span>;
        <span class="bn">#25</span> <span class="ot">`assert</span>(outbus,<span class="bn">8'b10111110</span>);

        <span class="bn">#25</span> inbus&lt;=<span class="bn">4'b0111</span>;
        <span class="bn">#25</span> <span class="ot">`assert</span>(outbus,<span class="bn">8'b11100000</span>);

        <span class="bn">#25</span> inbus&lt;=<span class="bn">4'b1000</span>;
        <span class="bn">#25</span> <span class="ot">`assert</span>(outbus,<span class="bn">8'b11111110</span>);

        <span class="bn">#25</span> inbus&lt;=<span class="bn">4'b1001</span>;
        <span class="bn">#25</span> <span class="ot">`assert</span>(outbus,<span class="bn">8'b11110110</span>);
    <span class="kw">end</span> <span class="co">// initial</span>

    <span class="kw">initial</span> <span class="kw">begin :</span><span class="dt">d</span>ump_proc
            <span class="dt">$display</span>(<span class="st">&quot;</span><span class="ch">\t\t</span><span class="st">Time</span><span class="ch">\t</span><span class="st">INBUS</span><span class="ch">\t</span><span class="st">/LE</span><span class="ch">\t</span><span class="st">/LT</span><span class="ch">\t</span><span class="st">/BL</span><span class="ch">\t</span><span class="st">OUTBUS&quot;</span>);
            <span class="dt">$monitor</span>(<span class="st">&quot;%d</span><span class="ch">\t</span><span class="st">%b</span><span class="ch">\t</span><span class="st">%b</span><span class="ch">\t</span><span class="st">%b</span><span class="ch">\t</span><span class="st">%b</span><span class="ch">\t</span><span class="st">%b&quot;</span>,<span class="dt">$time</span>,inbus,le,lt,bl,outbus);
    <span class="kw">end</span> <span class="co">// dump_proc</span>
<span class="kw">endmodule</span> <span class="co">// segments_driver_tb</span></code></pre></div>
<hr />
<h3 id="bibliography">Bibliography</h3>
<ol style="list-style-type: decimal">
<li><a href="http://www.ti.com/lit/ds/symlink/cd74hc4511.pdf">TI HC4511 Datasheet</a></li>
<li><a href="https://www.electronicshub.org/bcd-7-segment-led-display-decoder-circuit/">Electronics Hub</a></li>
<li><a href="https://www.electronics-tutorials.ws/combination/comb_6.html">Electronics Tutorials</a></li>
</ol>
    </section>
</article>
        </main>

        <footer>
            <link rel="stylesheet" href="../css/core.css" />





<a href="https://github.com/ardeleanasm"><i class="svg-icon github"></i></a>
<a href="https://www.linkedin.com/in/ardelean-sebastian-mihai"><i class="svg-icon linkedin"></i></a>
<a href="https://ardeleanasm.github.io/feed.xml"><i class="svg-icon rss"></i></a>
<a href="https://www.twitter.com/mihaiseba"><i class="svg-icon twitter"></i></a>
<a href="http://stackoverflow.com/users/1462225/23ars"><i class="svg-icon stackoverflow"></i></a>


            Site proudly generated by
            <a href="http://jaspervdj.be/hakyll">Hakyll</a>
        </footer>
    </body>
</html>
