<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001521A1-20030102-D00000.TIF SYSTEM "US20030001521A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001521A1-20030102-D00001.TIF SYSTEM "US20030001521A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001521A1-20030102-D00002.TIF SYSTEM "US20030001521A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001521A1-20030102-D00003.TIF SYSTEM "US20030001521A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001521A1-20030102-D00004.TIF SYSTEM "US20030001521A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001521A1-20030102-D00005.TIF SYSTEM "US20030001521A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001521A1-20030102-D00006.TIF SYSTEM "US20030001521A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001521A1-20030102-D00007.TIF SYSTEM "US20030001521A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001521A1-20030102-D00008.TIF SYSTEM "US20030001521A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001521A1-20030102-D00009.TIF SYSTEM "US20030001521A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030001521A1-20030102-D00010.TIF SYSTEM "US20030001521A1-20030102-D00010.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001521</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09897329</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010702</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H05B039/06</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>315</class>
<subclass>291000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>315</class>
<subclass>247000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>315</class>
<subclass>362000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>Programmable PWM module for controlling a ballast</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Wang</given-name>
<family-name>Sheoghong</family-name>
</name>
<residence>
<residence-us>
<city>Yorktown Heights</city>
<state>NY</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
</inventors>
<assignee>
<organization-name>Koninklijke Philips Electronics N.V.</organization-name>
<assignee-type>02</assignee-type>
</assignee>
<correspondence-address>
<name-1>Corporate Patent Counsel</name-1>
<name-2>U.S. Philips Corporation</name-2>
<address>
<address-1>580 White Plains Road</address-1>
<city>Tarrytown</city>
<state>NY</state>
<postalcode>10591</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A programmable Pulse Width Modulation (PWM) generator is disclosed wherein a single module provides four different signals utilized to control a ballast for a light device. By changing the value in a single register, various waveforms are achieved. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">TECHNICAL FIELD </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The present invention relates to the control of lighting systems, and more specifically, to an improved method and apparatus for controlling a ballast to drive a lighting device or similar such device. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> Pulse Width Modulation (PWM) generators are used in a variety of applications to control power delivered to an electronic device. In the control of a ballast for use in driving a electronic lighting or similar device, one of four different modes is typically utilized. More specifically, the control circuitry for the ballast usually generates one of four different sets of signals, and wherein the mode defines the particular relationship of two different sequences of pulses (i.e. wave forms) that emanate from the control circuitry and are utilized to drive the ballast. The two control waveforms are then input into the gates of different transistor switches, turning the switches off and on to generate the required pulse width modulated signal. The two waveforms are therefore referred to as G<highlight><bold>1</bold></highlight> and G<highlight><bold>2</bold></highlight>, since they are used as gating signals to two different switches. The switches are usually implemented as transistors. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> In the first mode, the waveforms shown as <highlight><bold>201</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> are generated. The control waveforms G<highlight><bold>1</bold></highlight> and G<highlight><bold>2</bold></highlight> utilized in additional modes are depicted as <highlight><bold>202</bold></highlight> through <highlight><bold>204</bold></highlight>, respectively in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. The four different modes all generate the two gating signals G<highlight><bold>1</bold></highlight> and G<highlight><bold>2</bold></highlight>, but these are differences between the modes. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, in the first mode the waveforms are opposites of one another, no offset or delay between the two. In a second mode <highlight><bold>202</bold></highlight>, the waveforms are separated by a delay of T<highlight><bold>3</bold></highlight> between the end of G<highlight><bold>1</bold></highlight> and the beginning of the pulse G<highlight><bold>2</bold></highlight>. In mode three, the wave forms are also separated by a delay T<highlight><bold>3</bold></highlight>, but the pulse width of the two waves is different between the two waveforms, and in mode four the waveforms are overlapping and of different widths. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> In practical systems, such as those utilized by the assignee of the present invention, the four sets of waveforms described herein are suitable to meet the command and control needs of most systems. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> Typically, the control waveforms are generated using either analog or hardwired digital circuitry. An analog implementation conventionally uses a voltage-controlled oscillator (VCO) and an analog comparator to control a pulse width based upon an analog feedback loop. A digital PWM control circuit is typically implemented using a digital counter and register. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The digital implementation is normally preferred due to its increased accuracy and the fact that it is not as susceptible to temperature changes, etc. However, to date, there does not exist a flexible PWM generator that can create any of the required four waveforms, and which also includes reliable protection circuitry. There exists a need for such a system, along with the ability to change modes for different types of operation. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> The above and other problems of the prior art are overcome in accordance with the present invention. More specifically, a multi-function PWM module is designed to generate any of several waveforms that may be utilized to drive a ballast. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> The inventive technique uses a programmable set of registers in combination with configurable logic circuitry in order to emulate different hardware arrangements that would otherwise generate a specific one of the four possible sets of waveforms. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> In the preferred embodiment, values are programmed into a control register, and such values are then used to configure the logic circuitry for a specified delay and offset with respect to two signals.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> depicts an exemplary hardware and functional diagram of an exemplary embodiment of the present invention; </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows a set of waveforms that may be used to drive an electronic ballast of the type that the present invention may be used in conjunction with; </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> depicts an exemplary arrangement that can be used to generate the signals required for a first mode of operation of the present invention; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> depicts a timing diagram of several signals utilized in said first mode; </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> depicts an exemplary arrangement that can be used to generate the signals required for a second mode of operation of the present invention; </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> depicts a timing diagram of several signals utilized in said second mode; </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> depicts an exemplary arrangement that can be used to generate the signals required for a third mode of operation of the present invention; </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5A</cross-reference> depicts a timing diagram of several signals utilized in said third mode; </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> depicts an exemplary arrangement that can be used to generate the signals required for a third mode of operation of the present invention; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6A</cross-reference> depicts a timing diagram of several signals utilized in said third mode;</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT </heading>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> depicts an exemplary block diagram of an arrangement in accordance with the present invention. The arrangement comprises basic logic circuitry <highlight><bold>1</bold></highlight> that may be implemented utilizing discrete components, and a programmable logic array, or other similar arrangement. The system of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> also includes a control register <highlight><bold>102</bold></highlight> for storing various values described below and loading those values for use by logic circuitry <highlight><bold>101</bold></highlight>. Counters <highlight><bold>103</bold></highlight> and <highlight><bold>104</bold></highlight> and registers <highlight><bold>105</bold></highlight> and <highlight><bold>106</bold></highlight> serve to apply the relevant signals for use in circuitry <highlight><bold>101</bold></highlight>. Counters <highlight><bold>110</bold></highlight> and <highlight><bold>112</bold></highlight> feed the output logic <highlight><bold>114</bold></highlight> as shown in order generate the signals G<highlight><bold>1</bold></highlight> and G<highlight><bold>2</bold></highlight>. These counters are loaded via registers <highlight><bold>16</bold></highlight> and <highlight><bold>118</bold></highlight> as shown. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> The storage locations <highlight><bold>0</bold></highlight> through <highlight><bold>7</bold></highlight> in control register <highlight><bold>102</bold></highlight> contain the information for operating the PWM module. SR position <highlight><bold>0</bold></highlight> is software reset with functions to reset all counters and registers, other than the control register, to 0. Locations <highlight><bold>1</bold></highlight> and <highlight><bold>2</bold></highlight> designated PM (<highlight><bold>1</bold></highlight>) and PM (<highlight><bold>2</bold></highlight>) represent two bits utilized to specify the particular one of the four possible modes that should be utilized to generate the signals G<highlight><bold>1</bold></highlight> and G<highlight><bold>2</bold></highlight>. Locations <highlight><bold>3</bold></highlight> and <highlight><bold>4</bold></highlight> represent synchronous stop bits for the signals G<highlight><bold>1</bold></highlight>, G<highlight><bold>2</bold></highlight> and the signals GE<highlight><bold>1</bold></highlight> and GE<highlight><bold>2</bold></highlight> (GE<highlight><bold>1</bold></highlight> and GE<highlight><bold>2</bold></highlight> used for electrode heating control). </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> Locations <highlight><bold>5</bold></highlight> through <highlight><bold>6</bold></highlight> of control register <highlight><bold>102</bold></highlight> represent protection control bits, which serve to set a maximum voltage to be delivered. This protects the circuitry in the event the PWM duty cycle becomes large enough to otherwise produce an overvoltage condition. Finally, location <highlight><bold>7</bold></highlight> is labeled T lock, and represents a timing parameter lock control bit. The T lock location is set when all other parameters for the PWM signal are valid. This prevents the PWM signal from starting until all parameters for the signal are correctly set. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> Registers <highlight><bold>105</bold></highlight>, <highlight><bold>106</bold></highlight>, <highlight><bold>116</bold></highlight>, <highlight><bold>118</bold></highlight> and <highlight><bold>120</bold></highlight> are utilized to set the various timing, frequency, and pulse width parameters for the generation of waveforms G<highlight><bold>1</bold></highlight> and G<highlight><bold>2</bold></highlight>. More specifically, in the exemplary embodiment, register <highlight><bold>105</bold></highlight> represents the frequency of the PWM signal to be generated. Register <highlight><bold>116</bold></highlight> is a parameter T<highlight><bold>1</bold></highlight>, which represents the pulse width of signal G<highlight><bold>1</bold></highlight>. Register <highlight><bold>118</bold></highlight> is a parameter denoted T<highlight><bold>2</bold></highlight>, which represents the pulse width of G<highlight><bold>2</bold></highlight>. Finally, register <highlight><bold>106</bold></highlight> is a parameter T<highlight><bold>3</bold></highlight>, which is set equal to the desired delay between G<highlight><bold>1</bold></highlight> and G<highlight><bold>2</bold></highlight> pulses in order to obtain the proper off-set. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> The register <highlight><bold>120</bold></highlight> is used to store a parameter TE, which is a desired pulse width of GE<highlight><bold>1</bold></highlight>/GE<highlight><bold>2</bold></highlight>. GE<highlight><bold>1</bold></highlight> and GE<highlight><bold>2</bold></highlight> are used for electrode heating control, rather than ballast control. Register <highlight><bold>122</bold></highlight> stores the value of the minimum pulse width in order to provide protection of the circuit in the case of an overvoltage condition. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> All counters shown as <highlight><bold>103</bold></highlight>, <highlight><bold>104</bold></highlight>, <highlight><bold>110</bold></highlight>, <highlight><bold>112</bold></highlight>, and <highlight><bold>128</bold></highlight> are binary programmable counters. The counters utilize numbers stored in their associated registers are shown and then count up to or down from those numbers in order to generate the required pulse width timers, delays, etc. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> The operation of the system in the four different desired modes will now be described with reference to <cross-reference target="DRAWINGS">FIG. 1</cross-reference> through <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> In mode one, it is desirable to generate the waveforms indicated as <highlight><bold>201</bold></highlight> in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. When control register <highlight><bold>102</bold></highlight> is set to implement mode 1, logic <highlight><bold>101</bold></highlight> is in the state shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. The remaining elements of <cross-reference target="DRAWINGS">FIG. 1</cross-reference> are not utilized in mode 1. The timing diagram of the system shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is shown in <cross-reference target="DRAWINGS">FIG. 3A</cross-reference>. The operation of the PWM module in mode 1 is as follows: During the time designated when G_FC&equals;1, A<highlight><bold>1</bold></highlight> remains high and A<highlight><bold>2</bold></highlight> is low. The counter <highlight><bold>110</bold></highlight> is enabled and counter <highlight><bold>112</bold></highlight> is disabled. Since register <highlight><bold>116</bold></highlight> represents the pulse width of G<highlight><bold>1</bold></highlight>, output Q<highlight><bold>1</bold></highlight> of counter <highlight><bold>110</bold></highlight> will remain high until counter <highlight><bold>110</bold></highlight> finishes counting. Counter <highlight><bold>110</bold></highlight> will then stop counting and set G<highlight><bold>1</bold></highlight> equal to 0. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> As indicated in the timing diagram, <cross-reference target="DRAWINGS">FIG. 3</cross-reference>A, the second counter <highlight><bold>112</bold></highlight> will then begin counting after pulling G<highlight><bold>2</bold></highlight> up to a logical high. When T<highlight><bold>2</bold></highlight>, the value in counter <highlight><bold>112</bold></highlight> is reached, the counter will stop counting and set G<highlight><bold>2</bold></highlight> back to 0 as shown in timing diagram of <cross-reference target="DRAWINGS">FIG. 3A</cross-reference>. The dashed lines in <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> show the possible length of each of signals G<highlight><bold>1</bold></highlight> and G<highlight><bold>2</bold></highlight>. It can be appreciated that the operation in mode one provides that G<highlight><bold>1</bold></highlight> and G<highlight><bold>2</bold></highlight> are separate non-overlapping pulse trains and that each is typically the inverse of the other. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> Mode two is depicted in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, with the corresponding timing diagram depicted below in <cross-reference target="DRAWINGS">FIG. 4A</cross-reference>. Note that unlike the previous mode of operation, the arrangement of mode two includes the signals generated by counter <highlight><bold>104</bold></highlight>, and thus causes the delay shown as T<highlight><bold>3</bold></highlight> in the timing diagram of <cross-reference target="DRAWINGS">FIG. 4A</cross-reference>. During the operation of the system in mode two, counters <highlight><bold>104</bold></highlight> and <highlight><bold>110</bold></highlight> are enabled and start counting. When the appropriate delay time T<highlight><bold>3</bold></highlight> is reached, counter <highlight><bold>104</bold></highlight> will stop counting and place a logical low on output Q<highlight><bold>3</bold></highlight>. This will cause signal G<highlight><bold>1</bold></highlight> to be placed high for a duration set by T<highlight><bold>1</bold></highlight>. When G<highlight><bold>1</bold></highlight> goes low, the circuitry of <cross-reference target="DRAWINGS">FIG. 4</cross-reference> causes an additional delay of T<highlight><bold>3</bold></highlight> before placing it high on signal G<highlight><bold>2</bold></highlight>. Thus, the two signals G<highlight><bold>1</bold></highlight> and G<highlight><bold>2</bold></highlight> represent square pulse trains separated by a delay T<highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The additional logic shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is not the same as that of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. Instead, the additional logic <highlight><bold>402</bold></highlight> implements the delay T<highlight><bold>3</bold></highlight> through a latch <highlight><bold>409</bold></highlight>, logic gates <highlight><bold>410</bold></highlight>, and a mutiplexer <highlight><bold>411</bold></highlight> as shown. The particular implementation of the appropriate logic is not material, and those of skill in the art will readily be able to implement the proper logic functions to generate a specified delay T<highlight><bold>3</bold></highlight> between signals. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> In a third mode shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, the equivalent circuit established by programming the appropriate state into locations <highlight><bold>1</bold></highlight> and <highlight><bold>2</bold></highlight> of register <highlight><bold>102</bold></highlight> is depicted. As can be seen from the timing diagram of <cross-reference target="DRAWINGS">FIG. 5</cross-reference>A, mode three is intended to generate pulse trains G<highlight><bold>1</bold></highlight> and G<highlight><bold>2</bold></highlight> separated by a delayed T<highlight><bold>3</bold></highlight> but wherein the pulse trains may overlap and thus be on at the same time. Additionally, the pulse trains may be different lengths. In operation, a small negative pulse A<highlight><bold>1</bold></highlight> is produced as shown in <cross-reference target="DRAWINGS">FIG. 5A</cross-reference>. This causes counter <highlight><bold>110</bold></highlight> to begin counting in an amount sufficient to designate T<highlight><bold>1</bold></highlight>, with a pulse G<highlight><bold>1</bold></highlight>. After Q<highlight><bold>3</bold></highlight> maintains the appropriate delay T<highlight><bold>3</bold></highlight> as defined by counter <highlight><bold>104</bold></highlight>, the counter <highlight><bold>112</bold></highlight> will count out the appropriate amount to T<highlight><bold>2</bold></highlight>, in order to set the width of the pulse G<highlight><bold>2</bold></highlight>. Thus, the system generates two pulse trains delayed from each other by a distance T<highlight><bold>3</bold></highlight>, and the width of each is independent of the other. Additionally, the duty cycle can be as much as needed, even if greater than 50% of the entire cycle of the PWM signal. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> Finally, mode four of the operation is depicted in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, with the corresponding timing diagram in <cross-reference target="DRAWINGS">FIG. 6A</cross-reference>. Mode 4 allows the width of G<highlight><bold>1</bold></highlight> and G<highlight><bold>2</bold></highlight> to be over 50% of the entire cycle of each of the signals, and also allows G<highlight><bold>1</bold></highlight> and G<highlight><bold>2</bold></highlight> to be overlapped by an amount set by T<highlight><bold>3</bold></highlight>. All four possible sets of signals needed for ballast control may be generated. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> It can be appreciated from the above that any of the four desired modes may be generated in a single logic circuit and from the same clock and signal sources. Thus, changing the mode of operation is a simple matter of software programming. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> The above describes the preferred embodiment of the invention, but various modifications will be apparent to those of skill in the art. Such modifications include utilizing different circuitry for generation of the signals. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. Apparatus for generating a set of signals to control an electronic ballast, said apparatus comprising a control register for accepting plural states, each of which represents a mode in which said signals should be generated, wherein the different modes are determinative of whether two signals in said set of signals may (1) overlap each other in time or (2) are delayed with respect to each other. </claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. Apparatus of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein said control register is connected to a set of logic gates, and wherein the state in said control register is utilized to configure the logic gates to implement one or more of (1) a delay between signals and (2) an overlap of the signals in time. </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. Apparatus of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference> wherein said delay is of an amount of time programmed into a register, and said register is connected to a counter to load a value from said register into a counter and thereby determine said amount of time of said delay. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. Apparatus of <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference> wherein said signals are pulse width modulated (PWM) signals. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. Apparatus of <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference> further comprising a second register that stores a value indicative of a frequency at which said PWM signal should be generated. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. Apparatus of <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference> further comprising a third register, that stores a value indicative of a width of a pulse in said pulse width modulated signal. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A method of driving an electronic ballast with PWM signals, the method comprising generating two different PWM signals, and programming a computer to determine whether said two signals should be (1) delayed by an offset with respect to each other or (2) overlapping in time with respect to each other. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference> wherein said programming comprises facilitating the storage of plural values in plural registers, said values representing a delay between signals, a length of a pulse, and a frequency at which to generate pulses. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference> further comprising utilizing a logic module that reads values from a control register, and in response to said reading, configures one or more logic gates included therein to implement a delay, if any, and an offset, if any, in response to information stored in said control register. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference> further comprising the step of programming an additional register with an amount equal to a minimum pulse width of a PWM signal in the event of a fault. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. Apparatus for controlling two PWM signals used to operate a digital ballast, the apparatus comprising a means for generating two PWM signals and a configurable logic gate for positioning the signals with respect to each other in time in response to values programmed into a computer. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. Apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 11</dependent-claim-reference> further comprising a configurable module for setting a length and frequency of a PWM module in response to values programmed into a computer. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. Apparatus of <dependent-claim-reference depends_on="CLM-00011">claim 12</dependent-claim-reference> wherein said length and frequency is utilized to control power delivered to a lighting device.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001521A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001521A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001521A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001521A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001521A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001521A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001521A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001521A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001521A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001521A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030001521A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
