#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb 26 00:44:45 2025
# Process ID: 88668
# Current directory: D:/Security/nthu_sys_lcm_only
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25232 D:\Security\nthu_sys_lcm_only\nthu_sys_lcm_only.xpr
# Log file: D:/Security/nthu_sys_lcm_only/vivado.log
# Journal file: D:/Security/nthu_sys_lcm_only\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Security/nthu_fpga_system/axi_ip'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/Security/nthu_ip_location'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Security/nthu_fpga_system/axi_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Security/HW4'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Security/nthu_ip_location'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:41 . Memory (MB): peak = 772.824 ; gain = 131.039
open_bd_design {D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/urbana.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:user:aes:1.0 - aes_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <urbana> from BD file <D:/Security/nthu_sys_lcm_only/nthu_sys_lcm_only.srcs/sources_1/bd/urbana/urbana.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 860.012 ; gain = 71.078
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 00:46:53 2025...
