
# Yosys Eval

This repository is an example of how to use eval to test Yosys and Synling SystemVerilog support.

[chipsalliance/sv-tests#5082](https://github.com/chipsalliance/sv-tests/issues/5082)

```bash
make all
```
