Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 17 01:18:26 2019
| Host         : niklas-desktop running 64-bit Ubuntu 18.10
| Command      : report_methodology -file fourier_bram_wrapper_methodology_drc_routed.rpt -pb fourier_bram_wrapper_methodology_drc_routed.pb -rpx fourier_bram_wrapper_methodology_drc_routed.rpx
| Design       : fourier_bram_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 60
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 6          |
| TIMING-18 | Warning  | Missing input or output delay | 54         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_q_reg/PRE, fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_user_reg/PRE, fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_q_reg/PRE, fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_user_reg/PRE, fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_q_reg/PRE, fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_user_reg/PRE, fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_q_reg/PRE, fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_user_reg/PRE, fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell fourier_bram_i/Freq2BRAMRight/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fourier_bram_i/Freq2BRAMRight/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_q_reg/PRE, fourier_bram_i/Freq2BRAMRight/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_user_reg/PRE, fourier_bram_i/Freq2BRAMRight/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_q_reg/PRE, fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gsfl.empty_user_reg/PRE, fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[10] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[11] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[12] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[13] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[14] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[15] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[16] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[17] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[18] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[19] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[20] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[21] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[22] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[23] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[24] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[4] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[5] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[6] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[7] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[8] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on i_dataNewLeft[9] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[0] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[10] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[11] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[12] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[13] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[14] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[15] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[16] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[17] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[18] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[19] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[1] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[20] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[21] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[22] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[23] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[24] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[2] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[3] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[4] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[5] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[6] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[7] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[8] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on i_dataNewRight[9] relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on i_dataValidLeft relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on i_dataValidRight relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on o_readyLeft relative to clock(s) clk_fpga_1
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on o_readyRight relative to clock(s) clk_fpga_1
Related violations: <none>


