{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 45,
   "metadata": {},
   "outputs": [],
   "source": [
    "input = r\"\"\"x00: 1\n",
    "x01: 0\n",
    "x02: 1\n",
    "x03: 1\n",
    "x04: 0\n",
    "y00: 1\n",
    "y01: 1\n",
    "y02: 1\n",
    "y03: 1\n",
    "y04: 1\n",
    "\n",
    "ntg XOR fgs -> mjb\n",
    "y02 OR x01 -> tnw\n",
    "kwq OR kpj -> z05\n",
    "x00 OR x03 -> fst\n",
    "tgd XOR rvg -> z01\n",
    "vdt OR tnw -> bfw\n",
    "bfw AND frj -> z10\n",
    "ffh OR nrd -> bqk\n",
    "y00 AND y03 -> djm\n",
    "y03 OR y00 -> psh\n",
    "bqk OR frj -> z08\n",
    "tnw OR fst -> frj\n",
    "gnj AND tgd -> z11\n",
    "bfw XOR mjb -> z00\n",
    "x03 OR x00 -> vdt\n",
    "gnj AND wpb -> z02\n",
    "x04 AND y00 -> kjc\n",
    "djm OR pbm -> qhw\n",
    "nrd AND vdt -> hwm\n",
    "kjc AND fst -> rvg\n",
    "y04 OR y02 -> fgs\n",
    "y01 AND x02 -> pbm\n",
    "ntg OR kjc -> kwq\n",
    "psh XOR fgs -> tgd\n",
    "qhw XOR tgd -> z09\n",
    "pbm OR djm -> kpj\n",
    "x03 XOR y03 -> ffh\n",
    "x00 XOR y04 -> ntg\n",
    "bfw OR bqk -> z06\n",
    "nrd XOR fgs -> wpb\n",
    "frj XOR qhw -> z04\n",
    "bqk OR frj -> z07\n",
    "y03 OR x01 -> nrd\n",
    "hwm AND bqk -> z03\n",
    "tgd XOR rvg -> z12\n",
    "tnw OR pbm -> gnj\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "10 36\n",
      "2024\n"
     ]
    }
   ],
   "source": [
    "# part 1\n",
    "\n",
    "import re\n",
    "from enum import StrEnum\n",
    "\n",
    "class Operator(StrEnum):\n",
    "    AND = 'AND'\n",
    "    OR = 'OR'\n",
    "    XOR = 'XOR'\n",
    "\n",
    "from typing import NamedTuple\n",
    "Rule = NamedTuple('Rule', [('operator', Operator), ('input1', str), ('input2', str), ('output', str)])\n",
    "\n",
    "regex = r\"(don't\\(\\)|do\\(\\)|mul\\(\\d+,\\d+\\))\"\n",
    "\n",
    "assignRegex = r\"(\\w+): (\\d)\"\n",
    "ruleRegex = r\"(\\w+) (AND|OR|XOR) (\\w+) -> (\\w+)\"\n",
    "\n",
    "registers: dict[str, int] = {}\n",
    "rules: list[Rule] = []\n",
    "for line in input.splitlines():\n",
    "    if (line == \"\"):\n",
    "        continue\n",
    "    result = re.search(assignRegex, line) \n",
    "    if (result != None):\n",
    "        registers[result.group(1)] = int(result.group(2))\n",
    "        continue\n",
    "    result = re.search(ruleRegex, line) \n",
    "    if (result != None):\n",
    "        rules.append(Rule(input1 = result.group(1), operator = result.group(2), input2 = result.group(3), output = result.group(4)))\n",
    "        continue\n",
    "    print (f\"Not matched: {line}\")\n",
    "    raise NotImplementedError\n",
    "\n",
    "print (len(registers), len(rules))\n",
    "\n",
    "while True:\n",
    "    numAssigned = 0\n",
    "    for rule in rules:\n",
    "        if (rule.output in registers): continue\n",
    "        if (rule.input1 not in registers): continue\n",
    "        if (rule.input2 not in registers): continue\n",
    "\n",
    "        numAssigned += 1\n",
    "        if (rule.operator == Operator.AND):\n",
    "            registers[rule.output] = registers[rule.input1] & registers[rule.input2]\n",
    "        elif (rule.operator == Operator.OR):\n",
    "            registers[rule.output] = registers[rule.input1] | registers[rule.input2]\n",
    "        elif (rule.operator == Operator.XOR):\n",
    "            registers[rule.output] = registers[rule.input1] ^ registers[rule.input2]\n",
    "        else:\n",
    "            print (rule.operator)\n",
    "            raise NotImplementedError\n",
    "    if (numAssigned == 0):\n",
    "        break\n",
    "\n",
    "z = 0\n",
    "for registername, binaryvalue in registers.items():\n",
    "    if (registername[0] != 'z'): continue\n",
    "    registernum = int(registername[1:])\n",
    "    z = z | (binaryvalue << registernum)\n",
    "\n",
    "print (z)\n",
    "\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "frn,gmq,vtj,wnf,wtt,z05,z21,z39\n",
      "36\n",
      "{}\n",
      "Not found at currentBit: 1, '(x01 XOR y01 -> a01)\n"
     ]
    },
    {
     "ename": "NotImplementedError",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mNotImplementedError\u001b[0m                       Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[47], line 174\u001b[0m\n\u001b[1;32m    172\u001b[0m currentBit \u001b[38;5;241m+\u001b[39m\u001b[38;5;241m=\u001b[39m \u001b[38;5;241m1\u001b[39m\n\u001b[1;32m    173\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m (instruction \u001b[38;5;241m==\u001b[39m \u001b[38;5;241m0\u001b[39m):\n\u001b[0;32m--> 174\u001b[0m     \u001b[43mfindNextInstruction\u001b[49m\u001b[43m(\u001b[49m\u001b[43mrule\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mcurrentBit\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mXOR\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43mx\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43my\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[38;5;124;43ma\u001b[39;49m\u001b[38;5;124;43m'\u001b[39;49m\u001b[43m)\u001b[49m\n\u001b[1;32m    175\u001b[0m     instruction \u001b[38;5;241m+\u001b[39m\u001b[38;5;241m=\u001b[39m \u001b[38;5;241m1\u001b[39m\n\u001b[1;32m    176\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m (instruction \u001b[38;5;241m==\u001b[39m \u001b[38;5;241m1\u001b[39m):\n",
      "Cell \u001b[0;32mIn[47], line 157\u001b[0m, in \u001b[0;36mfindNextInstruction\u001b[0;34m(rule, currentBit, operator, prefix1, prefix2, outputprefix)\u001b[0m\n\u001b[1;32m    155\u001b[0m         \u001b[38;5;28;01mif\u001b[39;00m (oneInputIs(rule, \u001b[38;5;28minput\u001b[39m) \u001b[38;5;129;01mand\u001b[39;00m rule\u001b[38;5;241m.\u001b[39moperator \u001b[38;5;241m==\u001b[39m operator):\n\u001b[1;32m    156\u001b[0m             \u001b[38;5;28mprint\u001b[39m (\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mCandidate rule containing \u001b[39m\u001b[38;5;132;01m{\u001b[39;00m\u001b[38;5;28minput\u001b[39m\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m (\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mregNameMap\u001b[38;5;241m.\u001b[39mget(\u001b[38;5;28minput\u001b[39m)\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m): \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mrule\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m\"\u001b[39m)\n\u001b[0;32m--> 157\u001b[0m \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mNotImplementedError\u001b[39;00m\n",
      "\u001b[0;31mNotImplementedError\u001b[0m: "
     ]
    }
   ],
   "source": [
    "# part 2\n",
    "\n",
    "# Old, inefficient 6-gate approach\n",
    "# x01 XOR y01 -> a01\n",
    "# a01 XOR carry01 -> z01\n",
    "# x01 OR y01 -> b01\n",
    "# b01 AND carry01 -> d01\n",
    "# x01 AND y01 -> e01\n",
    "# d01 OR e01 -> carry02\n",
    "\n",
    "\n",
    "# 46 z outputs, 45 x/y inputs\n",
    "\n",
    "# 222 rules -> 2 for initial half-adder, + 44 * 5 per adder\n",
    "\n",
    "\n",
    "# 0, 0, 0 -> a01 = 0, z01 = 0, carry02 = 0\n",
    "# 0, 0, 1 -> a01 = 0, z01 = 1, carry02 = 0\n",
    "# 1, 0, 0 -> a01 = 1, z01 = 1, carry02 = 0\n",
    "# 1, 0, 1 -> a01 = 1, z01 = 0, carry02 = 1\n",
    "# 1, 1, 1 -> a01 = 0, z01 = 1, carry02 = 1\n",
    "\n",
    "# 2-bit adder\n",
    "# x00 AND y00 -> carry01\n",
    "# x00 XOR y00 -> z00\n",
    "\n",
    "# Full adder: two XOR, two AND, one OR\n",
    "\n",
    "# x01 XOR y01 -> a01\n",
    "# a01 XOR carry01 -> z01\n",
    "# a01 AND carry01 -> b01\n",
    "# x01 AND y01 -> d01\n",
    "# b01 OR d01 -> carry02\n",
    "\n",
    "## z02 = carry02\n",
    "\n",
    "import re\n",
    "from enum import StrEnum\n",
    "\n",
    "class Operator(StrEnum):\n",
    "    AND = 'AND'\n",
    "    OR = 'OR'\n",
    "    XOR = 'XOR'\n",
    "\n",
    "from typing import NamedTuple\n",
    "Rule = NamedTuple('Rule', [('operator', Operator), ('input1', str), ('input2', str), ('output', str)])\n",
    "\n",
    "regex = r\"(don't\\(\\)|do\\(\\)|mul\\(\\d+,\\d+\\))\"\n",
    "\n",
    "assignRegex = r\"(\\w+): (\\d)\"\n",
    "ruleRegex = r\"(\\w+) (AND|OR|XOR) (\\w+) -> (\\w+)\"\n",
    "\n",
    "swaps = [('frn', 'z05'),\n",
    "         ('wnf', 'vtj'),\n",
    "         ('gmq', 'z21'),\n",
    "         ('wtt', 'z39')]\n",
    "\n",
    "sortedswaps = []\n",
    "for swap in swaps:\n",
    "    sortedswaps.append(swap[0])\n",
    "    sortedswaps.append(swap[1])\n",
    "sortedswaps = sorted(sortedswaps)\n",
    "print (*sortedswaps, sep=\",\")\n",
    "\n",
    "def applySwaps(str):\n",
    "    for swap in swaps:\n",
    "        if (str == swap[0]): return swap[1]\n",
    "        if (str == swap[1]): return swap[0]\n",
    "    return str\n",
    "\n",
    "registers: dict[str, int] = {}\n",
    "rules: list[Rule] = []\n",
    "for line in input.splitlines():\n",
    "    if (line == \"\"):\n",
    "        continue\n",
    "    result = re.search(assignRegex, line) \n",
    "    if (result != None):\n",
    "        registers[result.group(1)] = int(result.group(2))\n",
    "        continue\n",
    "    result = re.search(ruleRegex, line) \n",
    "    if (result != None):\n",
    "        rules.append(Rule(\n",
    "            input1 = result.group(1),\n",
    "            operator = result.group(2),\n",
    "            input2 = result.group(3),\n",
    "            output = applySwaps(result.group(4))))\n",
    "        continue\n",
    "    print (f\"Not matched: {line}\")\n",
    "    raise NotImplementedError\n",
    "\n",
    "\n",
    "adderRules: list[Rule] = []\n",
    "ruleSequence = []\n",
    "regNameMap = {}\n",
    "\n",
    "def inputsAre(rule: Rule, input1, input2):\n",
    "    mappedInput1 = input1\n",
    "    mappedInput2 = input2\n",
    "    if (input1[0] != 'x' and input1[0] != 'y'):\n",
    "        mappedInput1 = regNameMap[input1]\n",
    "    if (input2[0] != 'x' and input2[0] != 'y'):\n",
    "        mappedInput2 = regNameMap[input2]\n",
    "    if (rule.input1 == mappedInput1 and rule.input2 == mappedInput2): return True\n",
    "    if (rule.input1 == mappedInput2 and rule.input2 == mappedInput1): return True\n",
    "    return False\n",
    "\n",
    "def oneInputIs(rule: Rule, input):\n",
    "    mappedInput = input\n",
    "    if (input[0] != 'x' and input[0] != 'y'):\n",
    "        mappedInput = regNameMap[input]\n",
    "    if (rule.input1 == mappedInput or rule.input2 == mappedInput): return True\n",
    "    return False\n",
    "\n",
    "# find first half-adder\n",
    "for rule in rules:\n",
    "    if (inputsAre(rule, 'x00', 'y00')):\n",
    "        if (rule.operator == 'AND'):\n",
    "            regNameMap['carry01'] = rule.output\n",
    "            ruleSequence.append((rule, 'carry01'))\n",
    "            rules.remove(rule)\n",
    "        elif (rule.operator == 'XOR'):\n",
    "            if (rule.output != \"z00\"): raise NotImplementedError\n",
    "            regNameMap['z00'] = rule.output\n",
    "            ruleSequence.append((rule, 'z00'))\n",
    "            rules.remove(rule)\n",
    "        else: raise NotImplementedError\n",
    "\n",
    "print (len(rules))\n",
    "\n",
    "def findNextInstruction(rule, currentBit, operator, prefix1, prefix2, outputprefix):\n",
    "    bitStr = str(currentBit).zfill(2)\n",
    "    found = False\n",
    "    input1 = f'{prefix1}{bitStr}'\n",
    "    input2 = f'{prefix2}{bitStr}'\n",
    "    outputName = f'{outputprefix}{bitStr}'\n",
    "    if (outputprefix == 'carry'):\n",
    "        outputName = f'carry{str(currentBit+1).zfill(2)}'\n",
    "    for rule in rules:\n",
    "        if (inputsAre(rule, input1, input2) and rule.operator == operator):\n",
    "            regNameMap[outputName] = rule.output\n",
    "            ruleSequence.append((rule, outputName))\n",
    "            rules.remove(rule)\n",
    "            found = True\n",
    "            break\n",
    "    if (not found):\n",
    "        print (regNameMap)\n",
    "        print (f\"Not found at currentBit: {currentBit}, '({input1} {operator} {input2} -> {outputName})\")\n",
    "        for rule in rules:\n",
    "            for input in [input1, input2]:\n",
    "                if (oneInputIs(rule, input) and rule.operator == operator):\n",
    "                    print (f\"Candidate rule containing {input} ({regNameMap.get(input)}): {rule}\")\n",
    "        raise NotImplementedError\n",
    "\n",
    "\n",
    "targetBit = 44\n",
    "currentBit = 0\n",
    "instruction = 0\n",
    "while currentBit != targetBit:\n",
    "    # 0: x01 XOR y01 -> a01\n",
    "    # 1: x01 AND y01 -> d01\n",
    "    # 2: a01 XOR carry01 -> z01\n",
    "    # 3: a01 AND carry01 -> b01\n",
    "    # 4: b01 OR d01 -> carry02\n",
    "\n",
    "    ## z02 = carry02\n",
    "\n",
    "    currentBit += 1\n",
    "    if (instruction == 0):\n",
    "        findNextInstruction(rule, currentBit, 'XOR', 'x', 'y', 'a')\n",
    "        instruction += 1\n",
    "    if (instruction == 1):\n",
    "        findNextInstruction(rule, currentBit, 'AND', 'x', 'y', 'd')\n",
    "        instruction += 1\n",
    "    if (instruction == 2):\n",
    "        findNextInstruction(rule, currentBit, 'XOR', 'a', 'carry', 'z')\n",
    "        instruction += 1\n",
    "    if (instruction == 3):\n",
    "        findNextInstruction(rule, currentBit, 'AND', 'a', 'carry', 'b')\n",
    "        instruction += 1\n",
    "    if (instruction == 4):\n",
    "        findNextInstruction(rule, currentBit, 'OR', 'b', 'd', 'carry')\n",
    "        instruction = 0"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
