{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729194746794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729194746799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 15:52:26 2024 " "Processing started: Thu Oct 17 15:52:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729194746799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194746799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RP2C02G -c RP2C02G " "Command: quartus_map --read_settings_files=on --write_settings_files=off RP2C02G -c RP2C02G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194746799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729194747313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729194747313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "VRAM.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/VRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rp2c02.v 15 15 " "Found 15 design units, including 15 entities, in source file rp2c02.v" { { "Info" "ISGN_ENTITY_NAME" "1 RP2C02 " "Found entity 1: RP2C02" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "2 REGISTER_SELECT " "Found entity 2: REGISTER_SELECT" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "3 REG2000_2001 " "Found entity 3: REG2000_2001" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "4 READBUSMUX " "Found entity 4: READBUSMUX" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "5 TIMING_COUNTER " "Found entity 5: TIMING_COUNTER" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "6 ADDRESS_BUS_CONTROL " "Found entity 6: ADDRESS_BUS_CONTROL" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "7 BG_COLOR " "Found entity 7: BG_COLOR" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 898 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "8 PAR_GEN " "Found entity 8: PAR_GEN" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 1009 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "9 OBJ_EVAL " "Found entity 9: OBJ_EVAL" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 1182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "10 OAM " "Found entity 10: OAM" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 1243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "11 OBJ_FIFO " "Found entity 11: OBJ_FIFO" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 1354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "12 FIFO_HPOSCNT " "Found entity 12: FIFO_HPOSCNT" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 1482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "13 SHIFTREG " "Found entity 13: SHIFTREG" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 1519 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "14 VID_MUX " "Found entity 14: VID_MUX" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 1545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""} { "Info" "ISGN_ENTITY_NAME" "15 PALETTE " "Found entity 15: PALETTE" {  } { { "RP2C02.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 1596 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_rgb_table.v 1 1 " "Found 1 design units, including 1 entities, in source file palette_rgb_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 PALETTE_RGB_TABLE " "Found entity 1: PALETTE_RGB_TABLE" {  } { { "PALETTE_RGB_TABLE.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/PALETTE_RGB_TABLE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file palette_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 PALETTE_RAM " "Found entity 1: PALETTE_RAM" {  } { { "PALETTE_RAM.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/PALETTE_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oam2_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file oam2_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 OAM2_RAM " "Found entity 1: OAM2_RAM" {  } { { "OAM2_RAM.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/OAM2_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oam_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file oam_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 OAM_RAM " "Found entity 1: OAM_RAM" {  } { { "OAM_RAM.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/OAM_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 V1 " "Found entity 1: V1" {  } { { "V1.bdf" "" { Schematic "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/V1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file v2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 V2 " "Found entity 1: V2" {  } { { "V2.bdf" "" { Schematic "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/V2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file v3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 V3 " "Found entity 1: V3" {  } { { "V3.bdf" "" { Schematic "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/V3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_5.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_5 " "Found entity 1: Pll_5" {  } { { "Pll_5.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/Pll_5.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_5/pll_5_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_5/pll_5_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll_5_0002 " "Found entity 1: Pll_5_0002" {  } { { "Pll_5/Pll_5_0002.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/Pll_5/Pll_5_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "V1 " "Elaborating entity \"V1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729194755564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RP2C02 RP2C02:inst " "Elaborating entity \"RP2C02\" for hierarchy \"RP2C02:inst\"" {  } { { "V1.bdf" "inst" { Schematic "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/V1.bdf" { { 296 584 768 536 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_SELECT RP2C02:inst\|REGISTER_SELECT:MOD_REGISTER_SELECT " "Elaborating entity \"REGISTER_SELECT\" for hierarchy \"RP2C02:inst\|REGISTER_SELECT:MOD_REGISTER_SELECT\"" {  } { { "RP2C02.v" "MOD_REGISTER_SELECT" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG2000_2001 RP2C02:inst\|REG2000_2001:MOD_REG2000_2001 " "Elaborating entity \"REG2000_2001\" for hierarchy \"RP2C02:inst\|REG2000_2001:MOD_REG2000_2001\"" {  } { { "RP2C02.v" "MOD_REG2000_2001" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "READBUSMUX RP2C02:inst\|READBUSMUX:MOD_READBUSMUX " "Elaborating entity \"READBUSMUX\" for hierarchy \"RP2C02:inst\|READBUSMUX:MOD_READBUSMUX\"" {  } { { "RP2C02.v" "MOD_READBUSMUX" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMING_COUNTER RP2C02:inst\|TIMING_COUNTER:MOD_TIMING_COUNTER " "Elaborating entity \"TIMING_COUNTER\" for hierarchy \"RP2C02:inst\|TIMING_COUNTER:MOD_TIMING_COUNTER\"" {  } { { "RP2C02.v" "MOD_TIMING_COUNTER" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRESS_BUS_CONTROL RP2C02:inst\|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL " "Elaborating entity \"ADDRESS_BUS_CONTROL\" for hierarchy \"RP2C02:inst\|ADDRESS_BUS_CONTROL:MOD_ADDRESS_BUS_CONTROL\"" {  } { { "RP2C02.v" "MOD_ADDRESS_BUS_CONTROL" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BG_COLOR RP2C02:inst\|BG_COLOR:MOD_BG_COLOR " "Elaborating entity \"BG_COLOR\" for hierarchy \"RP2C02:inst\|BG_COLOR:MOD_BG_COLOR\"" {  } { { "RP2C02.v" "MOD_BG_COLOR" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTREG RP2C02:inst\|BG_COLOR:MOD_BG_COLOR\|SHIFTREG:SREG_TA " "Elaborating entity \"SHIFTREG\" for hierarchy \"RP2C02:inst\|BG_COLOR:MOD_BG_COLOR\|SHIFTREG:SREG_TA\"" {  } { { "RP2C02.v" "SREG_TA" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PAR_GEN RP2C02:inst\|PAR_GEN:MOD_PAR_GEN " "Elaborating entity \"PAR_GEN\" for hierarchy \"RP2C02:inst\|PAR_GEN:MOD_PAR_GEN\"" {  } { { "RP2C02.v" "MOD_PAR_GEN" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OBJ_EVAL RP2C02:inst\|OBJ_EVAL:MOD_OBJ_EVAL " "Elaborating entity \"OBJ_EVAL\" for hierarchy \"RP2C02:inst\|OBJ_EVAL:MOD_OBJ_EVAL\"" {  } { { "RP2C02.v" "MOD_OBJ_EVAL" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OAM RP2C02:inst\|OAM:MOD_OAM " "Elaborating entity \"OAM\" for hierarchy \"RP2C02:inst\|OAM:MOD_OAM\"" {  } { { "RP2C02.v" "MOD_OAM" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OAM_RAM RP2C02:inst\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM " "Elaborating entity \"OAM_RAM\" for hierarchy \"RP2C02:inst\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\"" {  } { { "RP2C02.v" "MOD_OAM_RAM" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 1310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2C02:inst\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2C02:inst\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\"" {  } { { "OAM_RAM.v" "altsyncram_component" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/OAM_RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2C02:inst\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2C02:inst\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\"" {  } { { "OAM_RAM.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/OAM_RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2C02:inst\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2C02:inst\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755673 ""}  } { { "OAM_RAM.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/OAM_RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729194755673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i6h1 " "Found entity 1: altsyncram_i6h1" {  } { { "db/altsyncram_i6h1.tdf" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/db/altsyncram_i6h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i6h1 RP2C02:inst\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated " "Elaborating entity \"altsyncram_i6h1\" for hierarchy \"RP2C02:inst\|OAM:MOD_OAM\|OAM_RAM:MOD_OAM_RAM\|altsyncram:altsyncram_component\|altsyncram_i6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OAM2_RAM RP2C02:inst\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM " "Elaborating entity \"OAM2_RAM\" for hierarchy \"RP2C02:inst\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\"" {  } { { "RP2C02.v" "MOD_OAM2_RAM" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 1311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2C02:inst\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2C02:inst\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\"" {  } { { "OAM2_RAM.v" "altsyncram_component" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/OAM2_RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2C02:inst\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2C02:inst\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\"" {  } { { "OAM2_RAM.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/OAM2_RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2C02:inst\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2C02:inst\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755734 ""}  } { { "OAM2_RAM.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/OAM2_RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729194755734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4h1 " "Found entity 1: altsyncram_n4h1" {  } { { "db/altsyncram_n4h1.tdf" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/db/altsyncram_n4h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n4h1 RP2C02:inst\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated " "Elaborating entity \"altsyncram_n4h1\" for hierarchy \"RP2C02:inst\|OAM:MOD_OAM\|OAM2_RAM:MOD_OAM2_RAM\|altsyncram:altsyncram_component\|altsyncram_n4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OBJ_FIFO RP2C02:inst\|OBJ_FIFO:MOD_OBJ_FIFO " "Elaborating entity \"OBJ_FIFO\" for hierarchy \"RP2C02:inst\|OBJ_FIFO:MOD_OBJ_FIFO\"" {  } { { "RP2C02.v" "MOD_OBJ_FIFO" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_HPOSCNT RP2C02:inst\|OBJ_FIFO:MOD_OBJ_FIFO\|FIFO_HPOSCNT:HPOSCNT0 " "Elaborating entity \"FIFO_HPOSCNT\" for hierarchy \"RP2C02:inst\|OBJ_FIFO:MOD_OBJ_FIFO\|FIFO_HPOSCNT:HPOSCNT0\"" {  } { { "RP2C02.v" "HPOSCNT0" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VID_MUX RP2C02:inst\|VID_MUX:MOD_VID_MUX " "Elaborating entity \"VID_MUX\" for hierarchy \"RP2C02:inst\|VID_MUX:MOD_VID_MUX\"" {  } { { "RP2C02.v" "MOD_VID_MUX" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PALETTE RP2C02:inst\|PALETTE:MOD_PALETTE " "Elaborating entity \"PALETTE\" for hierarchy \"RP2C02:inst\|PALETTE:MOD_PALETTE\"" {  } { { "RP2C02.v" "MOD_PALETTE" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PALETTE_RAM RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM " "Elaborating entity \"PALETTE_RAM\" for hierarchy \"RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\"" {  } { { "RP2C02.v" "MOD_PALETTE_RAM" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\"" {  } { { "PALETTE_RAM.v" "altsyncram_component" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/PALETTE_RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\"" {  } { { "PALETTE_RAM.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/PALETTE_RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755795 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 6 " "Parameter \"width_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755795 ""}  } { { "PALETTE_RAM.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/PALETTE_RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729194755795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0eg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0eg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0eg1 " "Found entity 1: altsyncram_0eg1" {  } { { "db/altsyncram_0eg1.tdf" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/db/altsyncram_0eg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0eg1 RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated " "Elaborating entity \"altsyncram_0eg1\" for hierarchy \"RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RAM:MOD_PALETTE_RAM\|altsyncram:altsyncram_component\|altsyncram_0eg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PALETTE_RGB_TABLE RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE " "Elaborating entity \"PALETTE_RGB_TABLE\" for hierarchy \"RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\"" {  } { { "RP2C02.v" "MOD_RGB_TABLE" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02.v" 1628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\"" {  } { { "PALETTE_RGB_TABLE.v" "altsyncram_component" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/PALETTE_RGB_TABLE.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\"" {  } { { "PALETTE_RGB_TABLE.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/PALETTE_RGB_TABLE.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component " "Instantiated megafunction \"RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PALETTE_RGB_TABLE_NTSC.mif " "Parameter \"init_file\" = \"PALETTE_RGB_TABLE_NTSC.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755845 ""}  } { { "PALETTE_RGB_TABLE.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/PALETTE_RGB_TABLE.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729194755845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2f1 " "Found entity 1: altsyncram_o2f1" {  } { { "db/altsyncram_o2f1.tdf" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/db/altsyncram_o2f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o2f1 RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated " "Elaborating entity \"altsyncram_o2f1\" for hierarchy \"RP2C02:inst\|PALETTE:MOD_PALETTE\|PALETTE_RGB_TABLE:MOD_RGB_TABLE\|altsyncram:altsyncram_component\|altsyncram_o2f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_5 Pll_5:inst1 " "Elaborating entity \"Pll_5\" for hierarchy \"Pll_5:inst1\"" {  } { { "V1.bdf" "inst1" { Schematic "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/V1.bdf" { { 128 232 392 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pll_5_0002 Pll_5:inst1\|Pll_5_0002:pll_5_inst " "Elaborating entity \"Pll_5_0002\" for hierarchy \"Pll_5:inst1\|Pll_5_0002:pll_5_inst\"" {  } { { "Pll_5.v" "pll_5_inst" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/Pll_5.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll_5/Pll_5_0002.v" "altera_pll_i" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/Pll_5/Pll_5_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755916 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1729194755918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\"" {  } { { "Pll_5/Pll_5_0002.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/Pll_5/Pll_5_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755918 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 43.200000 MHz " "Parameter \"output_clock_frequency0\" = \"43.200000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 27.000000 MHz " "Parameter \"output_clock_frequency1\" = \"27.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755919 ""}  } { { "Pll_5/Pll_5_0002.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/Pll_5/Pll_5_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729194755919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM VRAM:inst17 " "Elaborating entity \"VRAM\" for hierarchy \"VRAM:inst17\"" {  } { { "V1.bdf" "inst17" { Schematic "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/V1.bdf" { { 680 -56 160 808 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VRAM:inst17\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VRAM:inst17\|altsyncram:altsyncram_component\"" {  } { { "VRAM.v" "altsyncram_component" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/VRAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VRAM:inst17\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VRAM:inst17\|altsyncram:altsyncram_component\"" {  } { { "VRAM.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/VRAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VRAM:inst17\|altsyncram:altsyncram_component " "Instantiated megafunction \"VRAM:inst17\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729194755933 ""}  } { { "VRAM.v" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/VRAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729194755933 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_55j1.tdf" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/db/altsyncram_55j1.tdf" 230 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55j1 " "Found entity 1: altsyncram_55j1" {  } { { "db/altsyncram_55j1.tdf" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/db/altsyncram_55j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729194755972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194755972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55j1 VRAM:inst17\|altsyncram:altsyncram_component\|altsyncram_55j1:auto_generated " "Elaborating entity \"altsyncram_55j1\" for hierarchy \"VRAM:inst17\|altsyncram:altsyncram_component\|altsyncram_55j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194755972 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729194757350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "6 0 2 0 0 " "Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729194758177 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729194758177 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1729194758259 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1729194758259 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1729194758268 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1729194758268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1441 " "Implemented 1441 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729194758379 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729194758379 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1729194758379 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1314 " "Implemented 1314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729194758379 ""} { "Info" "ICUT_CUT_TM_RAMS" "54 " "Implemented 54 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1729194758379 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1729194758379 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729194758379 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729194758415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 15:52:38 2024 " "Processing ended: Thu Oct 17 15:52:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729194758415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729194758415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729194758415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729194758415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1729194759781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729194759785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 15:52:39 2024 " "Processing started: Thu Oct 17 15:52:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729194759785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729194759785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RP2C02G -c RP2C02G " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RP2C02G -c RP2C02G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729194759785 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1729194759898 ""}
{ "Info" "0" "" "Project  = RP2C02G" {  } {  } 0 0 "Project  = RP2C02G" 0 0 "Fitter" 0 0 1729194759898 ""}
{ "Info" "0" "" "Revision = RP2C02G" {  } {  } 0 0 "Revision = RP2C02G" 0 0 "Fitter" 0 0 1729194759898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729194760059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729194760059 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RP2C02G 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"RP2C02G\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729194760073 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729194760110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729194760110 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1729194760196 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1729194760196 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1729194760208 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729194760520 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1729194760535 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729194760682 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1729194760707 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "No exact pin location assignment(s) for 71 pins of 71 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1729194760944 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1729194767362 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1079 global CLKCTRL_G11 " "Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1079 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1729194767830 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 6 global CLKCTRL_G13 " "Pll_5:inst1\|Pll_5_0002:pll_5_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1729194767830 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1729194767830 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729194767831 ""}
{ "Info" "ISTA_SDC_FOUND" "RP2C02G.sdc " "Reading SDC File: 'RP2C02G.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1729194768880 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1729194768880 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 5 -multiply_by 54 -duty_cycle 50.00 -name \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1729194768884 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1729194768884 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1729194768884 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1729194768884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RP2C02G.sdc 45 MCLKPAL port " "Ignored filter at RP2C02G.sdc(45): MCLKPAL could not be matched with a port" {  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729194768884 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RP2C02G.sdc 45 Argument <targets> is an empty collection " "Ignored create_clock at RP2C02G.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{MCLKPAL\} -period 56.388 -waveform \{ 0.000 5.000 \} \[get_ports \{MCLKPAL\}\] " "create_clock -name \{MCLKPAL\} -period 56.388 -waveform \{ 0.000 5.000 \} \[get_ports \{MCLKPAL\}\]" {  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729194768884 ""}  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729194768884 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RP2C02G.sdc 81 inst2\|altpll_component\|pll\|clk\[0\]~1 clock " "Ignored filter at RP2C02G.sdc(81): inst2\|altpll_component\|pll\|clk\[0\]~1 could not be matched with a clock" {  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729194768885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RP2C02G.sdc 81 inst2\|altpll_component\|pll\|clk\[0\] clock " "Ignored filter at RP2C02G.sdc(81): inst2\|altpll_component\|pll\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1729194768885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups RP2C02G.sdc 81 Argument -group with value inst2\|altpll_component\|pll\|clk\[0\]~1 could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at RP2C02G.sdc(81): Argument -group with value inst2\|altpll_component\|pll\|clk\[0\]~1 could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \{inst2\|altpll_component\|pll\|clk\[0\]~1\} -group \{inst2\|altpll_component\|pll\|clk\[0\]\} " "set_clock_groups -exclusive -group \{inst2\|altpll_component\|pll\|clk\[0\]~1\} -group \{inst2\|altpll_component\|pll\|clk\[0\]\}" {  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729194768885 ""}  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729194768885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups RP2C02G.sdc 81 Argument -group with value inst2\|altpll_component\|pll\|clk\[0\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at RP2C02G.sdc(81): Argument -group with value inst2\|altpll_component\|pll\|clk\[0\] could not match any element of the following types: ( clk )" {  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1729194768885 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194768893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194768893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194768893 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194768893 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1729194768893 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1729194768908 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 69.842 found on PLL node: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000 " "Clock: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 69.842 found on PLL node: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1729194768908 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1729194768908 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1729194768908 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729194768909 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729194768909 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.466 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   6.466 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729194768909 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 161.671 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 161.671 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729194768909 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 258.674 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 258.674 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729194768909 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  69.842         MCLK " "  69.842         MCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1729194768909 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1729194768909 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729194768943 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729194768946 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729194768951 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1729194768957 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1729194768957 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729194768960 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729194769130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1729194769132 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729194769132 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729194769218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729194774053 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1729194774531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729194783761 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729194790197 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729194794621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729194794621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729194796409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1729194802817 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729194802817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1729194805142 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729194805142 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729194805148 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.77 " "Total time spent on timing analysis during the Fitter is 3.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1729194807868 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729194807934 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729194808786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729194808787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729194810515 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729194814724 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/output_files/RP2C02G.fit.smsg " "Generated suppressed messages file C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/output_files/RP2C02G.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729194815135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6766 " "Peak virtual memory: 6766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729194815985 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 15:53:35 2024 " "Processing ended: Thu Oct 17 15:53:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729194815985 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729194815985 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729194815985 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729194815985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1729194817301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729194817307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 15:53:37 2024 " "Processing started: Thu Oct 17 15:53:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729194817307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1729194817307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RP2C02G -c RP2C02G " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RP2C02G -c RP2C02G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1729194817307 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1729194818099 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1729194823512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729194825679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 15:53:45 2024 " "Processing ended: Thu Oct 17 15:53:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729194825679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729194825679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729194825679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1729194825679 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1729194826341 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1729194827015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729194827019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 15:53:46 2024 " "Processing started: Thu Oct 17 15:53:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729194827019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729194827019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RP2C02G -c RP2C02G " "Command: quartus_sta RP2C02G -c RP2C02G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729194827019 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729194827146 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729194827831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729194827831 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194827867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194827867 ""}
{ "Info" "ISTA_SDC_FOUND" "RP2C02G.sdc " "Reading SDC File: 'RP2C02G.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1729194828424 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1729194828425 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 108 -duty_cycle 50.00 -name \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 10 -multiply_by 108 -duty_cycle 50.00 -name \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1729194828429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1729194828429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1729194828429 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729194828429 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RP2C02G.sdc 45 MCLKPAL port " "Ignored filter at RP2C02G.sdc(45): MCLKPAL could not be matched with a port" {  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729194828429 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock RP2C02G.sdc 45 Argument <targets> is an empty collection " "Ignored create_clock at RP2C02G.sdc(45): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{MCLKPAL\} -period 56.388 -waveform \{ 0.000 5.000 \} \[get_ports \{MCLKPAL\}\] " "create_clock -name \{MCLKPAL\} -period 56.388 -waveform \{ 0.000 5.000 \} \[get_ports \{MCLKPAL\}\]" {  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729194828430 ""}  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729194828430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RP2C02G.sdc 81 inst2\|altpll_component\|pll\|clk\[0\]~1 clock " "Ignored filter at RP2C02G.sdc(81): inst2\|altpll_component\|pll\|clk\[0\]~1 could not be matched with a clock" {  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729194828430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "RP2C02G.sdc 81 inst2\|altpll_component\|pll\|clk\[0\] clock " "Ignored filter at RP2C02G.sdc(81): inst2\|altpll_component\|pll\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1729194828430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups RP2C02G.sdc 81 Argument -group with value inst2\|altpll_component\|pll\|clk\[0\]~1 could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at RP2C02G.sdc(81): Argument -group with value inst2\|altpll_component\|pll\|clk\[0\]~1 could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -exclusive -group \{inst2\|altpll_component\|pll\|clk\[0\]~1\} -group \{inst2\|altpll_component\|pll\|clk\[0\]\} " "set_clock_groups -exclusive -group \{inst2\|altpll_component\|pll\|clk\[0\]~1\} -group \{inst2\|altpll_component\|pll\|clk\[0\]\}" {  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1729194828430 ""}  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729194828430 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups RP2C02G.sdc 81 Argument -group with value inst2\|altpll_component\|pll\|clk\[0\] could not match any element of the following types: ( clk ) " "Ignored set_clock_groups at RP2C02G.sdc(81): Argument -group with value inst2\|altpll_component\|pll\|clk\[0\] could not match any element of the following types: ( clk )" {  } { { "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" "" { Text "C:/Users/eribe/Downloads/RP2C02-7--main (1)/RP2C02-7--main/Quartus/RP2C02G.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1729194828430 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194828440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194828440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194828440 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194828440 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729194828440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729194828443 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 69.842 found on PLL node: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000 " "Clock: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 69.842 found on PLL node: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1729194828443 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729194828443 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729194828444 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729194828452 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729194828519 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729194828519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.882 " "Worst-case setup slack is -4.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.882           -3973.082 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.882           -3973.082 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  127.809               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  127.809               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194828524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.288               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.409               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194828534 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729194828540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729194828544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.233 " "Worst-case minimum pulse width slack is 3.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.233               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    3.233               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.965               0.000 MCLK  " "    4.965               0.000 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.233               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   79.233               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  128.261               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  128.261               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194828548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194828548 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729194828578 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729194828613 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729194831222 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194831478 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194831478 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194831478 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194831478 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729194831478 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729194831479 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 69.842 found on PLL node: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000 " "Clock: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 69.842 found on PLL node: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1729194831479 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729194831479 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729194831498 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729194831498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.710 " "Worst-case setup slack is -4.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.710           -3789.397 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.710           -3789.397 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  127.841               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  127.841               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194831500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.280 " "Worst-case hold slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.280               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.541               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194831511 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729194831515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729194831521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.233 " "Worst-case minimum pulse width slack is 3.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.233               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    3.233               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.933               0.000 MCLK  " "    4.933               0.000 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.205               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   79.205               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  128.447               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  128.447               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194831524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194831524 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729194831555 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729194831847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729194833330 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194833492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194833492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194833492 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194833492 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729194833492 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729194833492 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 69.842 found on PLL node: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000 " "Clock: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 69.842 found on PLL node: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1729194833493 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729194833493 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729194833499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729194833499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.201 " "Worst-case setup slack is -2.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.201           -1662.135 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.201           -1662.135 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  128.605               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  128.605               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194833539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.134 " "Worst-case hold slack is 0.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.134               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.226               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194833548 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729194833552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729194833557 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.233 " "Worst-case minimum pulse width slack is 3.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.233               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    3.233               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 MCLK  " "    5.000               0.000 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.733               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   79.733               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  128.876               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  128.876               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194833560 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729194833586 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194833767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194833767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194833767 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729194833767 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729194833767 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729194833767 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 69.842 found on PLL node: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000 " "Clock: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 69.842 found on PLL node: inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1729194833767 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729194833767 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729194833775 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729194833775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.992 " "Worst-case setup slack is -1.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.992           -1518.013 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.992           -1518.013 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  128.675               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  128.675               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194833777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.121 " "Worst-case hold slack is 0.121" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.121               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.234               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194833787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729194833793 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1729194833798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.233 " "Worst-case minimum pulse width slack is 3.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.233               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    3.233               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 MCLK  " "    5.000               0.000 MCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   79.735               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   79.735               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  128.884               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  128.884               0.000 inst1\|pll_5_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729194833801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729194833801 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729194835447 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729194835449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5312 " "Peak virtual memory: 5312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729194835535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 15:53:55 2024 " "Processing ended: Thu Oct 17 15:53:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729194835535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729194835535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729194835535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729194835535 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729194836299 ""}
