Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec 13 21:04:04 2020
| Host         : jht running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file datapath_1_timing_summary_routed.rpt -pb datapath_1_timing_summary_routed.pb -rpx datapath_1_timing_summary_routed.rpx -warn_on_violation
| Design       : datapath_1
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[27] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[28] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[29] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[30] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[31] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.563        0.000                      0                   96        0.262        0.000                      0                   96        3.000        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
u_cpu_clk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpu_clk      {0.000 25.000}     50.000          20.000          
  clkfbout_cpu_clk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
u_cpu_clk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpu_clk           34.563        0.000                      0                   96        0.262        0.000                      0                   96       23.750        0.000                       0                   130  
  clkfbout_cpu_clk                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  u_cpu_clk/inst/clk_in1
  To Clock:  u_cpu_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_cpu_clk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpu_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_clk
  To Clock:  clk_out1_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack       34.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.563ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.400ns  (logic 3.495ns (22.695%)  route 11.905ns (77.305%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 47.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.630    -2.399    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -1.063 f  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.123     0.059    u_reg_files_1/A0[4]
    SLICE_X12Y110        LUT2 (Prop_lut2_I1_O)        0.357     0.416 r  u_reg_files_1/u_data_ram_i_237/O
                         net (fo=1, routed)           0.469     0.885    u_reg_files_1/u_data_ram_i_237_n_1
    SLICE_X12Y110        LUT6 (Prop_lut6_I5_O)        0.328     1.213 f  u_reg_files_1/u_data_ram_i_193/O
                         net (fo=117, routed)         2.753     3.967    u_reg_files_1/u_data_ram_i_193_n_1
    SLICE_X7Y122         LUT5 (Prop_lut5_I4_O)        0.152     4.119 f  u_reg_files_1/u_data_ram_i_150/O
                         net (fo=5, routed)           1.070     5.188    u_reg_files_1/u_data_ram_i_150_n_1
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.326     5.514 f  u_reg_files_1/u_data_ram_i_147/O
                         net (fo=1, routed)           1.191     6.705    u_reg_files_1/u_data_ram_i_147_n_1
    SLICE_X12Y120        LUT3 (Prop_lut3_I2_O)        0.152     6.857 f  u_reg_files_1/u_data_ram_i_94/O
                         net (fo=2, routed)           0.677     7.534    u_reg_files_1/u_data_ram_i_94_n_1
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.348     7.882 r  u_reg_files_1/result_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           1.017     8.898    u_reg_files_1/result_OBUF[12]_inst_i_6_n_1
    SLICE_X14Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  u_reg_files_1/result_OBUF[12]_inst_i_3/O
                         net (fo=2, routed)           0.973     9.996    u_reg_files_1/result_OBUF[12]_inst_i_6_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  u_reg_files_1/pc[31]_i_11/O
                         net (fo=2, routed)           0.822    10.941    u_reg_files_1/pc[31]_i_11_n_1
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.065 r  u_reg_files_1/pc[31]_i_4/O
                         net (fo=26, routed)          1.811    12.877    u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.124    13.001 r  u_reg_files_1/pc[31]_i_1/O
                         net (fo=1, routed)           0.000    13.001    u_pc_1/D[31]
    SLICE_X0Y114         FDRE                                         r  u_pc_1/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.587    47.147    u_pc_1/clk_out1
    SLICE_X0Y114         FDRE                                         r  u_pc_1/pc_reg[31]/C
                         clock pessimism              0.488    47.636    
                         clock uncertainty           -0.103    47.533    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.031    47.564    u_pc_1/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         47.564    
                         arrival time                         -13.001    
  -------------------------------------------------------------------
                         slack                                 34.563    

Slack (MET) :             34.676ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.287ns  (logic 3.495ns (22.862%)  route 11.792ns (77.138%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.851ns = ( 47.149 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.630    -2.399    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -1.063 f  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.123     0.059    u_reg_files_1/A0[4]
    SLICE_X12Y110        LUT2 (Prop_lut2_I1_O)        0.357     0.416 r  u_reg_files_1/u_data_ram_i_237/O
                         net (fo=1, routed)           0.469     0.885    u_reg_files_1/u_data_ram_i_237_n_1
    SLICE_X12Y110        LUT6 (Prop_lut6_I5_O)        0.328     1.213 f  u_reg_files_1/u_data_ram_i_193/O
                         net (fo=117, routed)         2.753     3.967    u_reg_files_1/u_data_ram_i_193_n_1
    SLICE_X7Y122         LUT5 (Prop_lut5_I4_O)        0.152     4.119 f  u_reg_files_1/u_data_ram_i_150/O
                         net (fo=5, routed)           1.070     5.188    u_reg_files_1/u_data_ram_i_150_n_1
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.326     5.514 f  u_reg_files_1/u_data_ram_i_147/O
                         net (fo=1, routed)           1.191     6.705    u_reg_files_1/u_data_ram_i_147_n_1
    SLICE_X12Y120        LUT3 (Prop_lut3_I2_O)        0.152     6.857 f  u_reg_files_1/u_data_ram_i_94/O
                         net (fo=2, routed)           0.677     7.534    u_reg_files_1/u_data_ram_i_94_n_1
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.348     7.882 r  u_reg_files_1/result_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           1.017     8.898    u_reg_files_1/result_OBUF[12]_inst_i_6_n_1
    SLICE_X14Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  u_reg_files_1/result_OBUF[12]_inst_i_3/O
                         net (fo=2, routed)           0.973     9.996    u_reg_files_1/result_OBUF[12]_inst_i_6_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  u_reg_files_1/pc[31]_i_11/O
                         net (fo=2, routed)           0.822    10.941    u_reg_files_1/pc[31]_i_11_n_1
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.065 r  u_reg_files_1/pc[31]_i_4/O
                         net (fo=26, routed)          1.698    12.764    u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X5Y107         LUT6 (Prop_lut6_I2_O)        0.124    12.888 r  u_reg_files_1/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    12.888    u_pc_1/D[2]
    SLICE_X5Y107         FDRE                                         r  u_pc_1/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.589    47.149    u_pc_1/clk_out1
    SLICE_X5Y107         FDRE                                         r  u_pc_1/pc_reg[2]/C
                         clock pessimism              0.488    47.638    
                         clock uncertainty           -0.103    47.535    
    SLICE_X5Y107         FDRE (Setup_fdre_C_D)        0.029    47.564    u_pc_1/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         47.564    
                         arrival time                         -12.888    
  -------------------------------------------------------------------
                         slack                                 34.676    

Slack (MET) :             34.676ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.289ns  (logic 3.495ns (22.859%)  route 11.794ns (77.141%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.851ns = ( 47.149 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.630    -2.399    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -1.063 f  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.123     0.059    u_reg_files_1/A0[4]
    SLICE_X12Y110        LUT2 (Prop_lut2_I1_O)        0.357     0.416 r  u_reg_files_1/u_data_ram_i_237/O
                         net (fo=1, routed)           0.469     0.885    u_reg_files_1/u_data_ram_i_237_n_1
    SLICE_X12Y110        LUT6 (Prop_lut6_I5_O)        0.328     1.213 f  u_reg_files_1/u_data_ram_i_193/O
                         net (fo=117, routed)         2.753     3.967    u_reg_files_1/u_data_ram_i_193_n_1
    SLICE_X7Y122         LUT5 (Prop_lut5_I4_O)        0.152     4.119 f  u_reg_files_1/u_data_ram_i_150/O
                         net (fo=5, routed)           1.070     5.188    u_reg_files_1/u_data_ram_i_150_n_1
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.326     5.514 f  u_reg_files_1/u_data_ram_i_147/O
                         net (fo=1, routed)           1.191     6.705    u_reg_files_1/u_data_ram_i_147_n_1
    SLICE_X12Y120        LUT3 (Prop_lut3_I2_O)        0.152     6.857 f  u_reg_files_1/u_data_ram_i_94/O
                         net (fo=2, routed)           0.677     7.534    u_reg_files_1/u_data_ram_i_94_n_1
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.348     7.882 r  u_reg_files_1/result_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           1.017     8.898    u_reg_files_1/result_OBUF[12]_inst_i_6_n_1
    SLICE_X14Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  u_reg_files_1/result_OBUF[12]_inst_i_3/O
                         net (fo=2, routed)           0.973     9.996    u_reg_files_1/result_OBUF[12]_inst_i_6_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  u_reg_files_1/pc[31]_i_11/O
                         net (fo=2, routed)           0.822    10.941    u_reg_files_1/pc[31]_i_11_n_1
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.065 r  u_reg_files_1/pc[31]_i_4/O
                         net (fo=26, routed)          1.700    12.766    u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X4Y107         LUT6 (Prop_lut6_I4_O)        0.124    12.890 r  u_reg_files_1/pc[3]_i_1/O
                         net (fo=1, routed)           0.000    12.890    u_pc_1/D[3]
    SLICE_X4Y107         FDRE                                         r  u_pc_1/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.589    47.149    u_pc_1/clk_out1
    SLICE_X4Y107         FDRE                                         r  u_pc_1/pc_reg[3]/C
                         clock pessimism              0.488    47.638    
                         clock uncertainty           -0.103    47.535    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)        0.031    47.566    u_pc_1/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         47.566    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 34.676    

Slack (MET) :             34.720ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.245ns  (logic 3.495ns (22.925%)  route 11.750ns (77.075%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.852ns = ( 47.148 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.630    -2.399    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -1.063 f  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.123     0.059    u_reg_files_1/A0[4]
    SLICE_X12Y110        LUT2 (Prop_lut2_I1_O)        0.357     0.416 r  u_reg_files_1/u_data_ram_i_237/O
                         net (fo=1, routed)           0.469     0.885    u_reg_files_1/u_data_ram_i_237_n_1
    SLICE_X12Y110        LUT6 (Prop_lut6_I5_O)        0.328     1.213 f  u_reg_files_1/u_data_ram_i_193/O
                         net (fo=117, routed)         2.753     3.967    u_reg_files_1/u_data_ram_i_193_n_1
    SLICE_X7Y122         LUT5 (Prop_lut5_I4_O)        0.152     4.119 f  u_reg_files_1/u_data_ram_i_150/O
                         net (fo=5, routed)           1.070     5.188    u_reg_files_1/u_data_ram_i_150_n_1
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.326     5.514 f  u_reg_files_1/u_data_ram_i_147/O
                         net (fo=1, routed)           1.191     6.705    u_reg_files_1/u_data_ram_i_147_n_1
    SLICE_X12Y120        LUT3 (Prop_lut3_I2_O)        0.152     6.857 f  u_reg_files_1/u_data_ram_i_94/O
                         net (fo=2, routed)           0.677     7.534    u_reg_files_1/u_data_ram_i_94_n_1
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.348     7.882 r  u_reg_files_1/result_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           1.017     8.898    u_reg_files_1/result_OBUF[12]_inst_i_6_n_1
    SLICE_X14Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  u_reg_files_1/result_OBUF[12]_inst_i_3/O
                         net (fo=2, routed)           0.973     9.996    u_reg_files_1/result_OBUF[12]_inst_i_6_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  u_reg_files_1/pc[31]_i_11/O
                         net (fo=2, routed)           0.822    10.941    u_reg_files_1/pc[31]_i_11_n_1
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.065 r  u_reg_files_1/pc[31]_i_4/O
                         net (fo=26, routed)          1.656    12.722    u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X4Y109         LUT6 (Prop_lut6_I4_O)        0.124    12.846 r  u_reg_files_1/pc[14]_i_1/O
                         net (fo=1, routed)           0.000    12.846    u_pc_1/D[14]
    SLICE_X4Y109         FDRE                                         r  u_pc_1/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.588    47.148    u_pc_1/clk_out1
    SLICE_X4Y109         FDRE                                         r  u_pc_1/pc_reg[14]/C
                         clock pessimism              0.488    47.637    
                         clock uncertainty           -0.103    47.534    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)        0.032    47.566    u_pc_1/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         47.566    
                         arrival time                         -12.846    
  -------------------------------------------------------------------
                         slack                                 34.720    

Slack (MET) :             34.735ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.228ns  (logic 3.495ns (22.950%)  route 11.733ns (77.049%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 47.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.630    -2.399    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -1.063 f  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.123     0.059    u_reg_files_1/A0[4]
    SLICE_X12Y110        LUT2 (Prop_lut2_I1_O)        0.357     0.416 r  u_reg_files_1/u_data_ram_i_237/O
                         net (fo=1, routed)           0.469     0.885    u_reg_files_1/u_data_ram_i_237_n_1
    SLICE_X12Y110        LUT6 (Prop_lut6_I5_O)        0.328     1.213 f  u_reg_files_1/u_data_ram_i_193/O
                         net (fo=117, routed)         2.753     3.967    u_reg_files_1/u_data_ram_i_193_n_1
    SLICE_X7Y122         LUT5 (Prop_lut5_I4_O)        0.152     4.119 f  u_reg_files_1/u_data_ram_i_150/O
                         net (fo=5, routed)           1.070     5.188    u_reg_files_1/u_data_ram_i_150_n_1
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.326     5.514 f  u_reg_files_1/u_data_ram_i_147/O
                         net (fo=1, routed)           1.191     6.705    u_reg_files_1/u_data_ram_i_147_n_1
    SLICE_X12Y120        LUT3 (Prop_lut3_I2_O)        0.152     6.857 f  u_reg_files_1/u_data_ram_i_94/O
                         net (fo=2, routed)           0.677     7.534    u_reg_files_1/u_data_ram_i_94_n_1
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.348     7.882 r  u_reg_files_1/result_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           1.017     8.898    u_reg_files_1/result_OBUF[12]_inst_i_6_n_1
    SLICE_X14Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  u_reg_files_1/result_OBUF[12]_inst_i_3/O
                         net (fo=2, routed)           0.973     9.996    u_reg_files_1/result_OBUF[12]_inst_i_6_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  u_reg_files_1/pc[31]_i_11/O
                         net (fo=2, routed)           0.822    10.941    u_reg_files_1/pc[31]_i_11_n_1
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.065 r  u_reg_files_1/pc[31]_i_4/O
                         net (fo=26, routed)          1.640    12.705    u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X0Y114         LUT6 (Prop_lut6_I4_O)        0.124    12.829 r  u_reg_files_1/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    12.829    u_pc_1/D[30]
    SLICE_X0Y114         FDRE                                         r  u_pc_1/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.587    47.147    u_pc_1/clk_out1
    SLICE_X0Y114         FDRE                                         r  u_pc_1/pc_reg[30]/C
                         clock pessimism              0.488    47.636    
                         clock uncertainty           -0.103    47.533    
    SLICE_X0Y114         FDRE (Setup_fdre_C_D)        0.031    47.564    u_pc_1/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         47.564    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                 34.735    

Slack (MET) :             34.767ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.195ns  (logic 3.495ns (23.001%)  route 11.700ns (76.999%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 47.146 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.630    -2.399    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -1.063 f  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.123     0.059    u_reg_files_1/A0[4]
    SLICE_X12Y110        LUT2 (Prop_lut2_I1_O)        0.357     0.416 r  u_reg_files_1/u_data_ram_i_237/O
                         net (fo=1, routed)           0.469     0.885    u_reg_files_1/u_data_ram_i_237_n_1
    SLICE_X12Y110        LUT6 (Prop_lut6_I5_O)        0.328     1.213 f  u_reg_files_1/u_data_ram_i_193/O
                         net (fo=117, routed)         2.753     3.967    u_reg_files_1/u_data_ram_i_193_n_1
    SLICE_X7Y122         LUT5 (Prop_lut5_I4_O)        0.152     4.119 f  u_reg_files_1/u_data_ram_i_150/O
                         net (fo=5, routed)           1.070     5.188    u_reg_files_1/u_data_ram_i_150_n_1
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.326     5.514 f  u_reg_files_1/u_data_ram_i_147/O
                         net (fo=1, routed)           1.191     6.705    u_reg_files_1/u_data_ram_i_147_n_1
    SLICE_X12Y120        LUT3 (Prop_lut3_I2_O)        0.152     6.857 f  u_reg_files_1/u_data_ram_i_94/O
                         net (fo=2, routed)           0.677     7.534    u_reg_files_1/u_data_ram_i_94_n_1
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.348     7.882 r  u_reg_files_1/result_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           1.017     8.898    u_reg_files_1/result_OBUF[12]_inst_i_6_n_1
    SLICE_X14Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  u_reg_files_1/result_OBUF[12]_inst_i_3/O
                         net (fo=2, routed)           0.973     9.996    u_reg_files_1/result_OBUF[12]_inst_i_6_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  u_reg_files_1/pc[31]_i_11/O
                         net (fo=2, routed)           0.822    10.941    u_reg_files_1/pc[31]_i_11_n_1
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.065 r  u_reg_files_1/pc[31]_i_4/O
                         net (fo=26, routed)          1.606    12.671    u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X4Y112         LUT6 (Prop_lut6_I4_O)        0.124    12.795 r  u_reg_files_1/pc[22]_i_1/O
                         net (fo=1, routed)           0.000    12.795    u_pc_1/D[22]
    SLICE_X4Y112         FDRE                                         r  u_pc_1/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.586    47.146    u_pc_1/clk_out1
    SLICE_X4Y112         FDRE                                         r  u_pc_1/pc_reg[22]/C
                         clock pessimism              0.488    47.635    
                         clock uncertainty           -0.103    47.532    
    SLICE_X4Y112         FDRE (Setup_fdre_C_D)        0.031    47.563    u_pc_1/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         47.563    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                 34.767    

Slack (MET) :             34.841ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.124ns  (logic 3.495ns (23.109%)  route 11.629ns (76.891%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.851ns = ( 47.149 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.630    -2.399    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -1.063 f  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.123     0.059    u_reg_files_1/A0[4]
    SLICE_X12Y110        LUT2 (Prop_lut2_I1_O)        0.357     0.416 r  u_reg_files_1/u_data_ram_i_237/O
                         net (fo=1, routed)           0.469     0.885    u_reg_files_1/u_data_ram_i_237_n_1
    SLICE_X12Y110        LUT6 (Prop_lut6_I5_O)        0.328     1.213 f  u_reg_files_1/u_data_ram_i_193/O
                         net (fo=117, routed)         2.753     3.967    u_reg_files_1/u_data_ram_i_193_n_1
    SLICE_X7Y122         LUT5 (Prop_lut5_I4_O)        0.152     4.119 f  u_reg_files_1/u_data_ram_i_150/O
                         net (fo=5, routed)           1.070     5.188    u_reg_files_1/u_data_ram_i_150_n_1
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.326     5.514 f  u_reg_files_1/u_data_ram_i_147/O
                         net (fo=1, routed)           1.191     6.705    u_reg_files_1/u_data_ram_i_147_n_1
    SLICE_X12Y120        LUT3 (Prop_lut3_I2_O)        0.152     6.857 f  u_reg_files_1/u_data_ram_i_94/O
                         net (fo=2, routed)           0.677     7.534    u_reg_files_1/u_data_ram_i_94_n_1
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.348     7.882 r  u_reg_files_1/result_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           1.017     8.898    u_reg_files_1/result_OBUF[12]_inst_i_6_n_1
    SLICE_X14Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  u_reg_files_1/result_OBUF[12]_inst_i_3/O
                         net (fo=2, routed)           0.973     9.996    u_reg_files_1/result_OBUF[12]_inst_i_6_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  u_reg_files_1/pc[31]_i_11/O
                         net (fo=2, routed)           0.822    10.941    u_reg_files_1/pc[31]_i_11_n_1
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.065 r  u_reg_files_1/pc[31]_i_4/O
                         net (fo=26, routed)          1.535    12.601    u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X4Y107         LUT6 (Prop_lut6_I4_O)        0.124    12.725 r  u_reg_files_1/pc[4]_i_1/O
                         net (fo=1, routed)           0.000    12.725    u_pc_1/D[4]
    SLICE_X4Y107         FDRE                                         r  u_pc_1/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.589    47.149    u_pc_1/clk_out1
    SLICE_X4Y107         FDRE                                         r  u_pc_1/pc_reg[4]/C
                         clock pessimism              0.488    47.638    
                         clock uncertainty           -0.103    47.535    
    SLICE_X4Y107         FDRE (Setup_fdre_C_D)        0.031    47.566    u_pc_1/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         47.566    
                         arrival time                         -12.725    
  -------------------------------------------------------------------
                         slack                                 34.841    

Slack (MET) :             34.918ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.047ns  (logic 3.249ns (21.592%)  route 11.798ns (78.408%))
  Logic Levels:           10  (LUT2=2 LUT4=1 LUT6=7)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.851ns = ( 47.149 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.630    -2.399    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -1.063 r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.123     0.059    u_reg_files_1/A0[4]
    SLICE_X12Y110        LUT2 (Prop_lut2_I1_O)        0.357     0.416 f  u_reg_files_1/u_data_ram_i_237/O
                         net (fo=1, routed)           0.469     0.885    u_reg_files_1/u_data_ram_i_237_n_1
    SLICE_X12Y110        LUT6 (Prop_lut6_I5_O)        0.328     1.213 r  u_reg_files_1/u_data_ram_i_193/O
                         net (fo=117, routed)         3.358     4.572    u_reg_files_1/u_data_ram_i_193_n_1
    SLICE_X6Y125         LUT6 (Prop_lut6_I3_O)        0.124     4.696 f  u_reg_files_1/result_OBUF[23]_inst_i_30/O
                         net (fo=4, routed)           0.891     5.587    u_reg_files_1/result_OBUF[23]_inst_i_30_n_1
    SLICE_X5Y124         LUT6 (Prop_lut6_I3_O)        0.124     5.711 f  u_reg_files_1/result_OBUF[23]_inst_i_15/O
                         net (fo=2, routed)           1.175     6.886    u_reg_files_1/result_OBUF[23]_inst_i_15_n_1
    SLICE_X3Y121         LUT4 (Prop_lut4_I0_O)        0.152     7.038 r  u_reg_files_1/result_OBUF[23]_inst_i_8/O
                         net (fo=1, routed)           0.812     7.850    u_reg_files_1/result_OBUF[23]_inst_i_8_n_1
    SLICE_X3Y120         LUT6 (Prop_lut6_I2_O)        0.332     8.182 r  u_reg_files_1/result_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           1.088     9.270    u_reg_files_1/result_OBUF[23]_inst_i_10
    SLICE_X8Y118         LUT2 (Prop_lut2_I0_O)        0.124     9.394 r  u_reg_files_1/pc[31]_i_21/O
                         net (fo=1, routed)           0.579     9.973    u_reg_files_1/pc[31]_i_21_n_1
    SLICE_X10Y117        LUT6 (Prop_lut6_I2_O)        0.124    10.097 r  u_reg_files_1/pc[31]_i_12/O
                         net (fo=2, routed)           0.909    11.006    u_reg_files_1/pc[31]_i_12_n_1
    SLICE_X12Y114        LUT6 (Prop_lut6_I4_O)        0.124    11.130 r  u_reg_files_1/pc[28]_i_4/O
                         net (fo=4, routed)           1.394    12.524    u_reg_files_1/pc[28]_i_4_n_1
    SLICE_X1Y111         LUT6 (Prop_lut6_I3_O)        0.124    12.648 r  u_reg_files_1/pc[20]_i_1/O
                         net (fo=1, routed)           0.000    12.648    u_pc_1/D[20]
    SLICE_X1Y111         FDRE                                         r  u_pc_1/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.589    47.149    u_pc_1/clk_out1
    SLICE_X1Y111         FDRE                                         r  u_pc_1/pc_reg[20]/C
                         clock pessimism              0.488    47.638    
                         clock uncertainty           -0.103    47.535    
    SLICE_X1Y111         FDRE (Setup_fdre_C_D)        0.031    47.566    u_pc_1/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         47.566    
                         arrival time                         -12.648    
  -------------------------------------------------------------------
                         slack                                 34.918    

Slack (MET) :             34.929ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        15.036ns  (logic 3.495ns (23.244%)  route 11.541ns (76.756%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.851ns = ( 47.149 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.630    -2.399    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -1.063 f  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.123     0.059    u_reg_files_1/A0[4]
    SLICE_X12Y110        LUT2 (Prop_lut2_I1_O)        0.357     0.416 r  u_reg_files_1/u_data_ram_i_237/O
                         net (fo=1, routed)           0.469     0.885    u_reg_files_1/u_data_ram_i_237_n_1
    SLICE_X12Y110        LUT6 (Prop_lut6_I5_O)        0.328     1.213 f  u_reg_files_1/u_data_ram_i_193/O
                         net (fo=117, routed)         2.753     3.967    u_reg_files_1/u_data_ram_i_193_n_1
    SLICE_X7Y122         LUT5 (Prop_lut5_I4_O)        0.152     4.119 f  u_reg_files_1/u_data_ram_i_150/O
                         net (fo=5, routed)           1.070     5.188    u_reg_files_1/u_data_ram_i_150_n_1
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.326     5.514 f  u_reg_files_1/u_data_ram_i_147/O
                         net (fo=1, routed)           1.191     6.705    u_reg_files_1/u_data_ram_i_147_n_1
    SLICE_X12Y120        LUT3 (Prop_lut3_I2_O)        0.152     6.857 f  u_reg_files_1/u_data_ram_i_94/O
                         net (fo=2, routed)           0.677     7.534    u_reg_files_1/u_data_ram_i_94_n_1
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.348     7.882 r  u_reg_files_1/result_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           1.017     8.898    u_reg_files_1/result_OBUF[12]_inst_i_6_n_1
    SLICE_X14Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  u_reg_files_1/result_OBUF[12]_inst_i_3/O
                         net (fo=2, routed)           0.973     9.996    u_reg_files_1/result_OBUF[12]_inst_i_6_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  u_reg_files_1/pc[31]_i_11/O
                         net (fo=2, routed)           0.822    10.941    u_reg_files_1/pc[31]_i_11_n_1
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.065 r  u_reg_files_1/pc[31]_i_4/O
                         net (fo=26, routed)          1.447    12.513    u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.124    12.637 r  u_reg_files_1/pc[5]_i_1/O
                         net (fo=1, routed)           0.000    12.637    u_pc_1/D[5]
    SLICE_X5Y108         FDRE                                         r  u_pc_1/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.589    47.149    u_pc_1/clk_out1
    SLICE_X5Y108         FDRE                                         r  u_pc_1/pc_reg[5]/C
                         clock pessimism              0.488    47.638    
                         clock uncertainty           -0.103    47.535    
    SLICE_X5Y108         FDRE (Setup_fdre_C_D)        0.031    47.566    u_pc_1/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         47.566    
                         arrival time                         -12.637    
  -------------------------------------------------------------------
                         slack                                 34.929    

Slack (MET) :             34.973ns  (required time - arrival time)
  Source:                 u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_cpu_clk rise@50.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        14.991ns  (logic 3.495ns (23.313%)  route 11.496ns (76.687%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.853ns = ( 47.147 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -5.836 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -4.125    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.029 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.630    -2.399    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y111        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336    -1.063 f  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           1.123     0.059    u_reg_files_1/A0[4]
    SLICE_X12Y110        LUT2 (Prop_lut2_I1_O)        0.357     0.416 r  u_reg_files_1/u_data_ram_i_237/O
                         net (fo=1, routed)           0.469     0.885    u_reg_files_1/u_data_ram_i_237_n_1
    SLICE_X12Y110        LUT6 (Prop_lut6_I5_O)        0.328     1.213 f  u_reg_files_1/u_data_ram_i_193/O
                         net (fo=117, routed)         2.753     3.967    u_reg_files_1/u_data_ram_i_193_n_1
    SLICE_X7Y122         LUT5 (Prop_lut5_I4_O)        0.152     4.119 f  u_reg_files_1/u_data_ram_i_150/O
                         net (fo=5, routed)           1.070     5.188    u_reg_files_1/u_data_ram_i_150_n_1
    SLICE_X9Y122         LUT6 (Prop_lut6_I0_O)        0.326     5.514 f  u_reg_files_1/u_data_ram_i_147/O
                         net (fo=1, routed)           1.191     6.705    u_reg_files_1/u_data_ram_i_147_n_1
    SLICE_X12Y120        LUT3 (Prop_lut3_I2_O)        0.152     6.857 f  u_reg_files_1/u_data_ram_i_94/O
                         net (fo=2, routed)           0.677     7.534    u_reg_files_1/u_data_ram_i_94_n_1
    SLICE_X12Y121        LUT6 (Prop_lut6_I1_O)        0.348     7.882 r  u_reg_files_1/result_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           1.017     8.898    u_reg_files_1/result_OBUF[12]_inst_i_6_n_1
    SLICE_X14Y115        LUT6 (Prop_lut6_I5_O)        0.124     9.022 r  u_reg_files_1/result_OBUF[12]_inst_i_3/O
                         net (fo=2, routed)           0.973     9.996    u_reg_files_1/result_OBUF[12]_inst_i_6_0
    SLICE_X12Y113        LUT6 (Prop_lut6_I5_O)        0.124    10.120 r  u_reg_files_1/pc[31]_i_11/O
                         net (fo=2, routed)           0.822    10.941    u_reg_files_1/pc[31]_i_11_n_1
    SLICE_X12Y114        LUT6 (Prop_lut6_I3_O)        0.124    11.065 r  u_reg_files_1/pc[31]_i_4/O
                         net (fo=26, routed)          1.403    12.468    u_reg_files_1/pc[31]_i_4_n_1
    SLICE_X1Y113         LUT6 (Prop_lut6_I4_O)        0.124    12.592 r  u_reg_files_1/pc[29]_i_1/O
                         net (fo=1, routed)           0.000    12.592    u_pc_1/D[29]
    SLICE_X1Y113         FDRE                                         r  u_pc_1/pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                     50.000    50.000 r  
    Y18                  IBUF                         0.000    50.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    51.162    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    43.839 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    45.470    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    45.561 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         1.587    47.147    u_pc_1/clk_out1
    SLICE_X1Y113         FDRE                                         r  u_pc_1/pc_reg[29]/C
                         clock pessimism              0.488    47.636    
                         clock uncertainty           -0.103    47.533    
    SLICE_X1Y113         FDRE (Setup_fdre_C_D)        0.032    47.565    u_pc_1/pc_reg[29]
  -------------------------------------------------------------------
                         required time                         47.565    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                 34.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.569    -0.846    u_pc_1/clk_out1
    SLICE_X11Y110        FDRE                                         r  u_pc_1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  u_pc_1/pc_reg[0]/Q
                         net (fo=2, routed)           0.167    -0.538    u_reg_files_1/Q[0]
    SLICE_X11Y110        LUT5 (Prop_lut5_I3_O)        0.045    -0.493 r  u_reg_files_1/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    u_pc_1/D[0]
    SLICE_X11Y110        FDRE                                         r  u_pc_1/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.840    -1.273    u_pc_1/clk_out1
    SLICE_X11Y110        FDRE                                         r  u_pc_1/pc_reg[0]/C
                         clock pessimism              0.427    -0.846    
    SLICE_X11Y110        FDRE (Hold_fdre_C_D)         0.091    -0.755    u_pc_1/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.755    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.829%)  route 0.333ns (64.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.569    -0.846    u_pc_1/clk_out1
    SLICE_X11Y110        FDRE                                         r  u_pc_1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  u_pc_1/pc_reg[0]/Q
                         net (fo=2, routed)           0.120    -0.584    u_pc_1/Q[0]
    SLICE_X11Y110        LUT5 (Prop_lut5_I1_O)        0.045    -0.539 r  u_pc_1/result_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.213    -0.327    u_reg_files_1/register_reg_r1_0_31_0_5/DIA0
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.840    -1.273    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.443    -0.830    
    SLICE_X10Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.683    u_reg_files_1/register_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.683    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reg_files_1/register_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.186ns (32.404%)  route 0.388ns (67.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.569    -0.846    u_pc_1/clk_out1
    SLICE_X11Y110        FDRE                                         r  u_pc_1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  u_pc_1/pc_reg[0]/Q
                         net (fo=2, routed)           0.120    -0.584    u_pc_1/Q[0]
    SLICE_X11Y110        LUT5 (Prop_lut5_I1_O)        0.045    -0.539 r  u_pc_1/result_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.268    -0.272    u_reg_files_1/register_reg_r2_0_31_0_5/DIA0
    SLICE_X10Y112        RAMD32                                       r  u_reg_files_1/register_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.838    -1.275    u_reg_files_1/register_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y112        RAMD32                                       r  u_reg_files_1/register_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.443    -0.832    
    SLICE_X10Y112        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.685    u_reg_files_1/register_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.078%)  route 0.535ns (71.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.598    -0.817    u_pc_1/clk_out1
    SLICE_X6Y109         FDRE                                         r  u_pc_1/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y109         FDRE (Prop_fdre_C_Q)         0.164    -0.653 r  u_pc_1/pc_reg[1]/Q
                         net (fo=3, routed)           0.535    -0.117    u_reg_files_1/Q[1]
    SLICE_X6Y109         LUT5 (Prop_lut5_I3_O)        0.045    -0.072 r  u_reg_files_1/pc[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    u_pc_1/D[1]
    SLICE_X6Y109         FDRE                                         r  u_pc_1/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.868    -1.244    u_pc_1/clk_out1
    SLICE_X6Y109         FDRE                                         r  u_pc_1/pc_reg[1]/C
                         clock pessimism              0.427    -0.817    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.120    -0.697    u_pc_1/pc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reg_files_1/register_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.361ns (41.424%)  route 0.510ns (58.576%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.598    -0.817    u_pc_1/clk_out1
    SLICE_X5Y108         FDRE                                         r  u_pc_1/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  u_pc_1/pc_reg[5]/Q
                         net (fo=3, routed)           0.267    -0.408    u_pc_1/Q[5]
    SLICE_X8Y108         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.293 r  u_pc_1/result_OBUF[8]_inst_i_2/O[0]
                         net (fo=1, routed)           0.115    -0.178    u_pc_1/ALUorMemData0[5]
    SLICE_X10Y109        LUT5 (Prop_lut5_I1_O)        0.105    -0.073 r  u_pc_1/result_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.128     0.055    u_reg_files_1/register_reg_r1_0_31_0_5/DIC1
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.840    -1.273    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.464    -0.809    
    SLICE_X10Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.695    u_reg_files_1/register_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.695    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.361ns (38.660%)  route 0.573ns (61.340%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.598    -0.817    u_pc_1/clk_out1
    SLICE_X4Y107         FDRE                                         r  u_pc_1/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  u_pc_1/pc_reg[4]/Q
                         net (fo=3, routed)           0.265    -0.411    u_pc_1/Q[4]
    SLICE_X8Y107         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.302 r  u_pc_1/result_OBUF[4]_inst_i_2/O[3]
                         net (fo=1, routed)           0.109    -0.193    u_pc_1/ALUorMemData0[4]
    SLICE_X9Y108         LUT5 (Prop_lut5_I1_O)        0.111    -0.082 r  u_pc_1/result_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.199     0.117    u_reg_files_1/register_reg_r1_0_31_0_5/DIC0
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.840    -1.273    u_reg_files_1/register_reg_r1_0_31_0_5/WCLK
    SLICE_X10Y111        RAMD32                                       r  u_reg_files_1/register_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.464    -0.809    
    SLICE_X10Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.665    u_reg_files_1/register_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.360ns (40.824%)  route 0.522ns (59.176%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.598    -0.817    u_pc_1/clk_out1
    SLICE_X5Y107         FDRE                                         r  u_pc_1/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.676 f  u_pc_1/pc_reg[2]/Q
                         net (fo=5, routed)           0.305    -0.371    u_pc_1/Q[2]
    SLICE_X2Y107         LUT1 (Prop_lut1_I0_O)        0.045    -0.326 r  u_pc_1/pcSelect0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.326    u_pc_1/pcSelect0_carry_i_7_n_1
    SLICE_X2Y107         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.260 r  u_pc_1/pcSelect0_carry_i_2/O[1]
                         net (fo=3, routed)           0.217    -0.043    u_reg_files_1/O[0]
    SLICE_X5Y107         LUT6 (Prop_lut6_I5_O)        0.108     0.065 r  u_reg_files_1/pc[2]_i_1/O
                         net (fo=1, routed)           0.000     0.065    u_pc_1/D[2]
    SLICE_X5Y107         FDRE                                         r  u_pc_1/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.868    -1.244    u_pc_1/clk_out1
    SLICE_X5Y107         FDRE                                         r  u_pc_1/pc_reg[2]/C
                         clock pessimism              0.427    -0.817    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.091    -0.726    u_pc_1/pc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.404ns (45.739%)  route 0.479ns (54.261%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.598    -0.817    u_pc_1/clk_out1
    SLICE_X1Y111         FDRE                                         r  u_pc_1/pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  u_pc_1/pc_reg[19]/Q
                         net (fo=2, routed)           0.164    -0.512    u_pc_1/pcOld[19]
    SLICE_X2Y111         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.402 r  u_pc_1/pcSelect0_carry__2_i_1/O[2]
                         net (fo=3, routed)           0.233    -0.169    u_pc_1/pcSelect0_carry__2_i_1_n_6
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.108    -0.061 r  u_pc_1/pc[19]_i_3/O
                         net (fo=1, routed)           0.082     0.022    u_reg_files_1/pc_reg[19]
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.045     0.067 r  u_reg_files_1/pc[19]_i_1/O
                         net (fo=1, routed)           0.000     0.067    u_pc_1/D[19]
    SLICE_X1Y111         FDRE                                         r  u_pc_1/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.871    -1.242    u_pc_1/clk_out1
    SLICE_X1Y111         FDRE                                         r  u_pc_1/pc_reg[19]/C
                         clock pessimism              0.425    -0.817    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.092    -0.725    u_pc_1/pc_reg[19]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.404ns (45.067%)  route 0.492ns (54.933%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.596    -0.819    u_pc_1/clk_out1
    SLICE_X4Y112         FDRE                                         r  u_pc_1/pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.678 r  u_pc_1/pc_reg[23]/Q
                         net (fo=2, routed)           0.189    -0.489    u_pc_1/pcOld[23]
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.379 r  u_pc_1/pcSelect0_carry__3_i_1/O[2]
                         net (fo=3, routed)           0.244    -0.135    u_pc_1/pcSelect0_carry__3_i_1_n_6
    SLICE_X4Y112         LUT3 (Prop_lut3_I2_O)        0.108    -0.027 r  u_pc_1/pc[23]_i_3/O
                         net (fo=1, routed)           0.059     0.033    u_reg_files_1/pc_reg[23]
    SLICE_X4Y112         LUT6 (Prop_lut6_I2_O)        0.045     0.078 r  u_reg_files_1/pc[23]_i_1/O
                         net (fo=1, routed)           0.000     0.078    u_pc_1/D[23]
    SLICE_X4Y112         FDRE                                         r  u_pc_1/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.865    -1.247    u_pc_1/clk_out1
    SLICE_X4Y112         FDRE                                         r  u_pc_1/pc_reg[23]/C
                         clock pessimism              0.428    -0.819    
    SLICE_X4Y112         FDRE (Hold_fdre_C_D)         0.092    -0.727    u_pc_1/pc_reg[23]
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 u_pc_1/pc_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pc_1/pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.477ns (53.065%)  route 0.422ns (46.935%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.244ns
    Source Clock Delay      (SCD):    -0.817ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.935 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.440    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.414 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.598    -0.817    u_pc_1/clk_out1
    SLICE_X4Y109         FDRE                                         r  u_pc_1/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.676 r  u_pc_1/pc_reg[12]/Q
                         net (fo=2, routed)           0.127    -0.549    u_pc_1/pcOld[12]
    SLICE_X2Y109         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.440 r  u_pc_1/pcSelect0_carry__0_i_1/O[3]
                         net (fo=3, routed)           0.189    -0.252    u_pc_1/pcSelect0_carry__0_i_1_n_5
    SLICE_X4Y109         LUT3 (Prop_lut3_I2_O)        0.115    -0.137 r  u_pc_1/pc[12]_i_3/O
                         net (fo=1, routed)           0.107    -0.030    u_reg_files_1/pc_reg[12]
    SLICE_X4Y109         LUT6 (Prop_lut6_I5_O)        0.112     0.082 r  u_reg_files_1/pc[12]_i_1/O
                         net (fo=1, routed)           0.000     0.082    u_pc_1/D[12]
    SLICE_X4Y109         FDRE                                         r  u_pc_1/pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    u_cpu_clk/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.681 r  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -2.142    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.113 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=128, routed)         0.868    -1.244    u_pc_1/clk_out1
    SLICE_X4Y109         FDRE                                         r  u_pc_1/pc_reg[12]/C
                         clock pessimism              0.427    -0.817    
    SLICE_X4Y109         FDRE (Hold_fdre_C_D)         0.092    -0.725    u_pc_1/pc_reg[12]
  -------------------------------------------------------------------
                         required time                          0.725    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.807    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0    u_cpu_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X11Y110    u_pc_1/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X5Y109     u_pc_1/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X5Y109     u_pc_1/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X4Y109     u_pc_1/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X5Y109     u_pc_1/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X4Y109     u_pc_1/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X4Y110     u_pc_1/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X4Y110     u_pc_1/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y112     u_reg_files_1/register_reg_r2_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y112     u_reg_files_1/register_reg_r2_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y111     u_reg_files_1/register_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y111     u_reg_files_1/register_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y111     u_reg_files_1/register_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         25.000      23.750     SLICE_X6Y111     u_reg_files_1/register_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X10Y112    u_reg_files_1/register_reg_r2_0_31_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_cpu_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  u_cpu_clk/inst/mmcm_adv_inst/CLKFBOUT



