INFO-FLOW: Workspace D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1 opened at Fri Aug 20 09:06:36 +0800 2021
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.137 sec.
Command     ap_source done; 0.137 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data single -quiet 
Command       ap_part_info done; 1.046 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sfvc784:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sfvc784-1-e 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.231 sec.
Execute     ap_part_info -data single -name xczu3eg-sfvc784-1-e 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.484 sec.
Execute   set_part xczu3eg-sfvc784-1-e 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data single -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sfvc784:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu3eg-sfvc784-1-e 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data resources 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.176 sec.
Execute   create_clock -period 4 -name default 
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling top.cpp as C++
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       is_encrypted top.cpp 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Programs/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp" 
INFO-FLOW: exec D:/Programs/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Programs/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp
Command       clang done; 5.051 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Programs/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.68 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "D:/Programs/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp"  -o "D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Programs/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Programs/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/useless.bc
Command       clang done; 4.31 sec.
INFO-FLOW: Done: GCC PP time: 12 seconds per iteration
Execute       source D:/Programs/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Programs/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.135 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 -directive=D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Programs/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/all.directive.json -quiet -fix-errors D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.097 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Programs/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.diag.yml D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.out.log 2> D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/xilinx-dataflow-lawyer.top.pp.0.cpp.err.log 
Command       ap_eval done; 2.021 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr D:/Programs/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.out.log 2> D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/tidy-3.1.top.pp.0.cpp.err.log 
Command         ap_eval done; 1.328 sec.
Execute         source D:/Programs/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr D:/Programs/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.out.log 2> D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/xilinx-legacy-rewriter.top.pp.0.cpp.err.log 
Command         ap_eval done; 1.705 sec.
Command       tidy_31 done; 3.103 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 6.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Programs/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.043 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Programs/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.bc" 
INFO-FLOW: exec D:/Programs/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Programs/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot -I D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.bc
Command       clang done; 4.511 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/top.g.bc -hls-opt -except-internalize hls_rect -LD:/Programs/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 9.133 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 197.930 ; gain = 107.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 197.930 ; gain = 107.992
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.pp.bc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.136 sec.
Execute         llvm-ld D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Programs/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.914 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hls_rect -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.g.0.bc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::init' into 'hls::Mat<720, 1280, 6144>::Mat.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::write' into 'hls::Mat<720, 1280, 6144>::operator<<' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char6' (top.cpp:260).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char5' (top.cpp:230).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char4' (top.cpp:200).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char3' (top.cpp:170).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char2' (top.cpp:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Char1' (top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'Add_Rectangle' (top.cpp:80).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator<<' into 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::read' into 'hls::Mat<720, 1280, 6144>::operator>>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char6' (top.cpp:248).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char5' (top.cpp:218).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char4' (top.cpp:188).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char3' (top.cpp:158).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char2' (top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Char1' (top.cpp:98).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<720, 1280, 6144>::operator>>' into 'Add_Rectangle' (top.cpp:73).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 0.569 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 197.930 ; gain = 107.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.g.1.bc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.738 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.167 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:41 . Memory (MB): peak = 225.961 ; gain = 136.023
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.g.1.bc to D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.o.1.bc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'rgb_img.data_stream.V' (top.cpp:30).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'output_img.data_stream.V' (top.cpp:31).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_6.data_stream.V' (top.cpp:37).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_5.data_stream.V' (top.cpp:36).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_4.data_stream.V' (top.cpp:35).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_3.data_stream.V' (top.cpp:34).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_2.data_stream.V' (top.cpp:33).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'letter_img_1.data_stream.V' (top.cpp:32).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:70) in function 'Add_Rectangle' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:245) in function 'Add_Char6' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:215) in function 'Add_Char5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:185) in function 'Add_Char4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:155) in function 'Add_Char3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:125) in function 'Add_Char2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'COLS' (top.cpp:95) in function 'Add_Char1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Rectangle' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char6' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char5' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char4' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char3' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:677) in function 'Add_Char1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:701) in function 'Add_Char1' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.1' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.7' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.6' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.5' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'rgb_img.data_stream.V' (top.cpp:30) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'output_img.data_stream.V' (top.cpp:31) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_1.data_stream.V' (top.cpp:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_2.data_stream.V' (top.cpp:33) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_3.data_stream.V' (top.cpp:34) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_4.data_stream.V' (top.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_5.data_stream.V' (top.cpp:36) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'letter_img_6.data_stream.V' (top.cpp:37) .
INFO: [XFORM 203-101] Partitioning array 'whitepix.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:239) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:208) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:209) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:179) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:148) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:149) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:118) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix1.val' (top.cpp:88) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'markpix.val' (top.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rgb_img.data_stream.V' (top.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_img.data_stream.V' (top.cpp:31) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_1.data_stream.V' (top.cpp:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_2.data_stream.V' (top.cpp:33) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_3.data_stream.V' (top.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_4.data_stream.V' (top.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_5.data_stream.V' (top.cpp:36) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'letter_img_6.data_stream.V' (top.cpp:37) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 720 for loop 'loop_height' in function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_rect', detected/extracted 11 process function(s): 
	 'hls_rect.entry304'
	 'Block__proc'
	 'hls::AXIvideo2Mat<32, 720, 1280, 6144>'
	 'Add_Rectangle'
	 'Add_Char1'
	 'Add_Char2'
	 'Add_Char3'
	 'Add_Char4'
	 'Add_Char5'
	 'Add_Char6'
	 'hls::Mat2AXIvideo<32, 720, 1280, 6144>'.
Command         transform done; 2.843 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:70:34) to (top.cpp:70:29) in function 'Add_Rectangle'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:245:34) to (top.cpp:245:29) in function 'Add_Char6'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:215:34) to (top.cpp:215:29) in function 'Add_Char5'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:185:34) to (top.cpp:185:29) in function 'Add_Char4'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:155:34) to (top.cpp:155:29) in function 'Add_Char3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:125:34) to (top.cpp:125:29) in function 'Add_Char2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (top.cpp:95:34) to (top.cpp:95:29) in function 'Add_Char1'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'Add_Rectangle' (top.cpp:61)...3 expression(s) balanced.
Command         transform done; 2.106 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:46 . Memory (MB): peak = 279.246 ; gain = 189.309
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.o.2.bc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 720, 1280, 6144>' to 'Mat2AXIvideo' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 720, 1280, 6144>' to 'AXIvideo2Mat' (D:/Programs/Xilinx/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:49:9)
Command         transform done; 4.724 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:51 . Memory (MB): peak = 409.586 ; gain = 319.648
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 12.226 sec.
Command     elaborate done; 49.04 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hls_rect' ...
Execute       ap_set_top_model hls_rect 
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry3' to 'hls_rect_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'hls_rect.entry304' to 'hls_rect_entry304'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
Execute       get_model_list hls_rect -filter all-wo-channel -topdown 
Execute       preproc_iomode -model hls_rect 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model Add_Char6 
Execute       preproc_iomode -model Add_Char5 
Execute       preproc_iomode -model Add_Char4 
Execute       preproc_iomode -model Add_Char3 
Execute       preproc_iomode -model Add_Char2 
Execute       preproc_iomode -model Add_Char1 
Execute       preproc_iomode -model Add_Rectangle 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       preproc_iomode -model Block__proc 
Execute       preproc_iomode -model hls_rect.entry304 
Execute       preproc_iomode -model hls_rect.entry3 
Execute       get_model_list hls_rect -filter all-wo-channel 
INFO-FLOW: Model list for configure: hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect
INFO-FLOW: Configuring Module : hls_rect.entry3 ...
Execute       set_default_model hls_rect.entry3 
Execute       apply_spec_resource_limit hls_rect.entry3 
INFO-FLOW: Configuring Module : hls_rect.entry304 ...
Execute       set_default_model hls_rect.entry304 
Execute       apply_spec_resource_limit hls_rect.entry304 
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : Add_Rectangle ...
Execute       set_default_model Add_Rectangle 
Execute       apply_spec_resource_limit Add_Rectangle 
INFO-FLOW: Configuring Module : Add_Char1 ...
Execute       set_default_model Add_Char1 
Execute       apply_spec_resource_limit Add_Char1 
INFO-FLOW: Configuring Module : Add_Char2 ...
Execute       set_default_model Add_Char2 
Execute       apply_spec_resource_limit Add_Char2 
INFO-FLOW: Configuring Module : Add_Char3 ...
Execute       set_default_model Add_Char3 
Execute       apply_spec_resource_limit Add_Char3 
INFO-FLOW: Configuring Module : Add_Char4 ...
Execute       set_default_model Add_Char4 
Execute       apply_spec_resource_limit Add_Char4 
INFO-FLOW: Configuring Module : Add_Char5 ...
Execute       set_default_model Add_Char5 
Execute       apply_spec_resource_limit Add_Char5 
INFO-FLOW: Configuring Module : Add_Char6 ...
Execute       set_default_model Add_Char6 
Execute       apply_spec_resource_limit Add_Char6 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : hls_rect ...
Execute       set_default_model hls_rect 
Execute       apply_spec_resource_limit hls_rect 
INFO-FLOW: Model list for preprocess: hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect
INFO-FLOW: Preprocessing Module: hls_rect.entry3 ...
Execute       set_default_model hls_rect.entry3 
Execute       cdfg_preprocess -model hls_rect.entry3 
Execute       rtl_gen_preprocess hls_rect.entry3 
INFO-FLOW: Preprocessing Module: hls_rect.entry304 ...
Execute       set_default_model hls_rect.entry304 
Execute       cdfg_preprocess -model hls_rect.entry304 
Execute       rtl_gen_preprocess hls_rect.entry304 
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: Add_Rectangle ...
Execute       set_default_model Add_Rectangle 
Execute       cdfg_preprocess -model Add_Rectangle 
Execute       rtl_gen_preprocess Add_Rectangle 
INFO-FLOW: Preprocessing Module: Add_Char1 ...
Execute       set_default_model Add_Char1 
Execute       cdfg_preprocess -model Add_Char1 
Execute       rtl_gen_preprocess Add_Char1 
INFO-FLOW: Preprocessing Module: Add_Char2 ...
Execute       set_default_model Add_Char2 
Execute       cdfg_preprocess -model Add_Char2 
Execute       rtl_gen_preprocess Add_Char2 
INFO-FLOW: Preprocessing Module: Add_Char3 ...
Execute       set_default_model Add_Char3 
Execute       cdfg_preprocess -model Add_Char3 
Execute       rtl_gen_preprocess Add_Char3 
INFO-FLOW: Preprocessing Module: Add_Char4 ...
Execute       set_default_model Add_Char4 
Execute       cdfg_preprocess -model Add_Char4 
Execute       rtl_gen_preprocess Add_Char4 
INFO-FLOW: Preprocessing Module: Add_Char5 ...
Execute       set_default_model Add_Char5 
Execute       cdfg_preprocess -model Add_Char5 
Execute       rtl_gen_preprocess Add_Char5 
INFO-FLOW: Preprocessing Module: Add_Char6 ...
Execute       set_default_model Add_Char6 
Execute       cdfg_preprocess -model Add_Char6 
Execute       rtl_gen_preprocess Add_Char6 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: hls_rect ...
Execute       set_default_model hls_rect 
Execute       cdfg_preprocess -model hls_rect 
Execute       rtl_gen_preprocess hls_rect 
INFO-FLOW: Model list for synthesis: hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_rect.entry3 
Execute       schedule -model hls_rect.entry3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.431 sec.
INFO: [HLS 200-111]  Elapsed time: 51.689 seconds; current allocated memory: 347.481 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.verbose.sched.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.sched.adb -f 
INFO-FLOW: Finish scheduling hls_rect.entry3.
Execute       set_default_model hls_rect.entry3 
Execute       bind -model hls_rect.entry3 
BIND OPTION: model=hls_rect.entry3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 347.717 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.verbose.bind.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.bind.adb -f 
INFO-FLOW: Finish binding hls_rect.entry3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_rect.entry304 
Execute       schedule -model hls_rect.entry304 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.84 sec.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 347.853 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.verbose.sched.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.sched.adb -f 
INFO-FLOW: Finish scheduling hls_rect.entry304.
Execute       set_default_model hls_rect.entry304 
Execute       bind -model hls_rect.entry304 
BIND OPTION: model=hls_rect.entry304
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 348.276 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.verbose.bind.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.bind.adb -f 
INFO-FLOW: Finish binding hls_rect.entry304.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 348.328 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.verbose.sched.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: model=Block__proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 348.451 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.verbose.bind.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.194 sec.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 348.629 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: model=AXIvideo2Mat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 348.923 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Add_Rectangle 
Execute       schedule -model Add_Rectangle 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.655 sec.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 349.144 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.verbose.sched.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.sched.adb -f 
INFO-FLOW: Finish scheduling Add_Rectangle.
Execute       set_default_model Add_Rectangle 
Execute       bind -model Add_Rectangle 
BIND OPTION: model=Add_Rectangle
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 349.649 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.verbose.bind.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.bind.adb -f 
INFO-FLOW: Finish binding Add_Rectangle.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Add_Char1 
Execute       schedule -model Add_Char1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.595 sec.
INFO: [HLS 200-111]  Elapsed time: 0.762 seconds; current allocated memory: 349.978 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.verbose.sched.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.sched.adb -f 
INFO-FLOW: Finish scheduling Add_Char1.
Execute       set_default_model Add_Char1 
Execute       bind -model Add_Char1 
BIND OPTION: model=Add_Char1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 350.436 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.verbose.bind.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.bind.adb -f 
INFO-FLOW: Finish binding Add_Char1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Add_Char2 
Execute       schedule -model Add_Char2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.594 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 350.704 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.verbose.sched.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.sched.adb -f 
INFO-FLOW: Finish scheduling Add_Char2.
Execute       set_default_model Add_Char2 
Execute       bind -model Add_Char2 
BIND OPTION: model=Add_Char2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 351.198 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.verbose.bind.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.bind.adb -f 
INFO-FLOW: Finish binding Add_Char2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Add_Char3 
Execute       schedule -model Add_Char3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.617 sec.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 351.460 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.verbose.sched.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.sched.adb -f 
INFO-FLOW: Finish scheduling Add_Char3.
Execute       set_default_model Add_Char3 
Execute       bind -model Add_Char3 
BIND OPTION: model=Add_Char3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 351.954 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.verbose.bind.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.bind.adb -f 
INFO-FLOW: Finish binding Add_Char3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Add_Char4 
Execute       schedule -model Add_Char4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.608 sec.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 352.221 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.verbose.sched.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.sched.adb -f 
INFO-FLOW: Finish scheduling Add_Char4.
Execute       set_default_model Add_Char4 
Execute       bind -model Add_Char4 
BIND OPTION: model=Add_Char4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 352.678 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.verbose.bind.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.bind.adb -f 
INFO-FLOW: Finish binding Add_Char4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Add_Char5 
Execute       schedule -model Add_Char5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.601 sec.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 352.962 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.verbose.sched.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.sched.adb -f 
INFO-FLOW: Finish scheduling Add_Char5.
Execute       set_default_model Add_Char5 
Execute       bind -model Add_Char5 
BIND OPTION: model=Add_Char5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 353.416 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.verbose.bind.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.bind.adb -f 
INFO-FLOW: Finish binding Add_Char5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Add_Char6 
Execute       schedule -model Add_Char6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.486 sec.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 353.686 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.verbose.sched.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.sched.adb -f 
INFO-FLOW: Finish scheduling Add_Char6.
Execute       set_default_model Add_Char6 
Execute       bind -model Add_Char6 
BIND OPTION: model=Add_Char6
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 354.130 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.verbose.bind.rpt 
Command       syn_report done; 0.339 sec.
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.bind.adb -f 
INFO-FLOW: Finish binding Add_Char6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.165 sec.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 354.258 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: model=Mat2AXIvideo
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 354.452 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_rect 
Execute       schedule -model hls_rect 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 354.994 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.verbose.sched.rpt 
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.sched.adb -f 
INFO-FLOW: Finish scheduling hls_rect.
Execute       set_default_model hls_rect 
Execute       bind -model hls_rect 
BIND OPTION: model=hls_rect
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.585 sec.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 357.659 MB.
Execute       syn_report -verbosereport -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.verbose.bind.rpt 
Command       syn_report done; 0.273 sec.
Execute       db_write -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.bind.adb -f 
INFO-FLOW: Finish binding hls_rect.
Execute       get_model_list hls_rect -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess hls_rect.entry3 
Execute       rtl_gen_preprocess hls_rect.entry304 
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess Add_Rectangle 
Execute       rtl_gen_preprocess Add_Char1 
Execute       rtl_gen_preprocess Add_Char2 
Execute       rtl_gen_preprocess Add_Char3 
Execute       rtl_gen_preprocess Add_Char4 
Execute       rtl_gen_preprocess Add_Char5 
Execute       rtl_gen_preprocess Add_Char6 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess hls_rect 
INFO-FLOW: Model list for RTL generation: hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hls_rect.entry3 -vendor xilinx -mg_file D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry3'.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 358.154 MB.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_rect.entry3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/systemc/hls_rect_entry3 -synmodules hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect 
Execute       gen_rtl hls_rect.entry3 -style xilinx -f -lang vhdl -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/vhdl/hls_rect_entry3 
Execute       gen_rtl hls_rect.entry3 -style xilinx -f -lang vlog -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/verilog/hls_rect_entry3 
Execute       syn_report -csynth -model hls_rect.entry3 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/hls_rect_entry3_csynth.rpt 
Execute       syn_report -rtlxml -model hls_rect.entry3 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/hls_rect_entry3_csynth.xml 
Execute       syn_report -verbosereport -model hls_rect.entry3 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.verbose.rpt 
Execute       db_write -model hls_rect.entry3 -f -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.adb 
Execute       gen_tb_info hls_rect.entry3 -p D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect_entry304' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hls_rect.entry304 -vendor xilinx -mg_file D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect_entry304'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 358.697 MB.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_rect.entry304 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/systemc/hls_rect_entry304 -synmodules hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect 
Execute       gen_rtl hls_rect.entry304 -style xilinx -f -lang vhdl -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/vhdl/hls_rect_entry304 
Execute       gen_rtl hls_rect.entry304 -style xilinx -f -lang vlog -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/verilog/hls_rect_entry304 
Execute       syn_report -csynth -model hls_rect.entry304 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/hls_rect_entry304_csynth.rpt 
Execute       syn_report -rtlxml -model hls_rect.entry304 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/hls_rect_entry304_csynth.xml 
Execute       syn_report -verbosereport -model hls_rect.entry304 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.verbose.rpt 
Execute       db_write -model hls_rect.entry304 -f -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.adb 
Execute       gen_tb_info hls_rect.entry304 -p D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 358.974 MB.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/systemc/Block_proc -synmodules hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/verilog/Block_proc 
Execute       syn_report -csynth -model Block__proc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Block_proc_csynth.rpt 
Execute       syn_report -rtlxml -model Block__proc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Block_proc_csynth.xml 
Execute       syn_report -verbosereport -model Block__proc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.verbose.rpt 
Execute       db_write -model Block__proc -f -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.adb 
Execute       gen_tb_info Block__proc -p D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 359.572 MB.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/systemc/AXIvideo2Mat -synmodules hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/verilog/AXIvideo2Mat 
Execute       syn_report -csynth -model AXIvideo2Mat -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/AXIvideo2Mat_csynth.rpt 
Execute       syn_report -rtlxml -model AXIvideo2Mat -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/AXIvideo2Mat_csynth.xml 
Execute       syn_report -verbosereport -model AXIvideo2Mat -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt 
Execute       db_write -model AXIvideo2Mat -f -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.adb 
Execute       gen_tb_info AXIvideo2Mat -p D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Rectangle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Add_Rectangle -vendor xilinx -mg_file D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Rectangle'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 360.263 MB.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       gen_rtl Add_Rectangle -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/systemc/Add_Rectangle -synmodules hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect 
Execute       gen_rtl Add_Rectangle -style xilinx -f -lang vhdl -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/vhdl/Add_Rectangle 
Execute       gen_rtl Add_Rectangle -style xilinx -f -lang vlog -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/verilog/Add_Rectangle 
Execute       syn_report -csynth -model Add_Rectangle -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Rectangle_csynth.rpt 
Execute       syn_report -rtlxml -model Add_Rectangle -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Rectangle_csynth.xml 
Execute       syn_report -verbosereport -model Add_Rectangle -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.verbose.rpt 
Execute       db_write -model Add_Rectangle -f -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.adb 
Execute       gen_tb_info Add_Rectangle -p D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Add_Char1 -vendor xilinx -mg_file D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char1'.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 361.093 MB.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       gen_rtl Add_Char1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/systemc/Add_Char1 -synmodules hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect 
Execute       gen_rtl Add_Char1 -style xilinx -f -lang vhdl -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/vhdl/Add_Char1 
Execute       gen_rtl Add_Char1 -style xilinx -f -lang vlog -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/verilog/Add_Char1 
Execute       syn_report -csynth -model Add_Char1 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Char1_csynth.rpt 
Execute       syn_report -rtlxml -model Add_Char1 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Char1_csynth.xml 
Execute       syn_report -verbosereport -model Add_Char1 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.verbose.rpt 
Execute       db_write -model Add_Char1 -f -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.adb 
Execute       gen_tb_info Add_Char1 -p D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Add_Char2 -vendor xilinx -mg_file D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char2'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 361.961 MB.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       gen_rtl Add_Char2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/systemc/Add_Char2 -synmodules hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect 
Execute       gen_rtl Add_Char2 -style xilinx -f -lang vhdl -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/vhdl/Add_Char2 
Execute       gen_rtl Add_Char2 -style xilinx -f -lang vlog -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/verilog/Add_Char2 
Execute       syn_report -csynth -model Add_Char2 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Char2_csynth.rpt 
Execute       syn_report -rtlxml -model Add_Char2 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Char2_csynth.xml 
Execute       syn_report -verbosereport -model Add_Char2 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.verbose.rpt 
Execute       db_write -model Add_Char2 -f -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.adb 
Command       db_write done; 0.146 sec.
Execute       gen_tb_info Add_Char2 -p D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Add_Char3 -vendor xilinx -mg_file D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char3'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 362.828 MB.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       gen_rtl Add_Char3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/systemc/Add_Char3 -synmodules hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect 
Execute       gen_rtl Add_Char3 -style xilinx -f -lang vhdl -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/vhdl/Add_Char3 
Execute       gen_rtl Add_Char3 -style xilinx -f -lang vlog -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/verilog/Add_Char3 
Execute       syn_report -csynth -model Add_Char3 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Char3_csynth.rpt 
Execute       syn_report -rtlxml -model Add_Char3 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Char3_csynth.xml 
Execute       syn_report -verbosereport -model Add_Char3 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.verbose.rpt 
Execute       db_write -model Add_Char3 -f -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.adb 
Execute       gen_tb_info Add_Char3 -p D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Add_Char4 -vendor xilinx -mg_file D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char4'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 363.661 MB.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       gen_rtl Add_Char4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/systemc/Add_Char4 -synmodules hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect 
Execute       gen_rtl Add_Char4 -style xilinx -f -lang vhdl -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/vhdl/Add_Char4 
Execute       gen_rtl Add_Char4 -style xilinx -f -lang vlog -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/verilog/Add_Char4 
Execute       syn_report -csynth -model Add_Char4 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Char4_csynth.rpt 
Execute       syn_report -rtlxml -model Add_Char4 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Char4_csynth.xml 
Execute       syn_report -verbosereport -model Add_Char4 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.verbose.rpt 
Execute       db_write -model Add_Char4 -f -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.adb 
Execute       gen_tb_info Add_Char4 -p D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Add_Char5 -vendor xilinx -mg_file D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char5'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 364.528 MB.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       gen_rtl Add_Char5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/systemc/Add_Char5 -synmodules hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect 
Execute       gen_rtl Add_Char5 -style xilinx -f -lang vhdl -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/vhdl/Add_Char5 
Execute       gen_rtl Add_Char5 -style xilinx -f -lang vlog -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/verilog/Add_Char5 
Execute       syn_report -csynth -model Add_Char5 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Char5_csynth.rpt 
Execute       syn_report -rtlxml -model Add_Char5 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Char5_csynth.xml 
Execute       syn_report -verbosereport -model Add_Char5 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.verbose.rpt 
Execute       db_write -model Add_Char5 -f -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.adb 
Execute       gen_tb_info Add_Char5 -p D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Add_Char6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Add_Char6 -vendor xilinx -mg_file D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Add_Char6'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 365.376 MB.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       gen_rtl Add_Char6 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/systemc/Add_Char6 -synmodules hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect 
Execute       gen_rtl Add_Char6 -style xilinx -f -lang vhdl -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/vhdl/Add_Char6 
Execute       gen_rtl Add_Char6 -style xilinx -f -lang vlog -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/verilog/Add_Char6 
Execute       syn_report -csynth -model Add_Char6 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Char6_csynth.rpt 
Execute       syn_report -rtlxml -model Add_Char6 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Add_Char6_csynth.xml 
Execute       syn_report -verbosereport -model Add_Char6 -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.verbose.rpt 
Execute       db_write -model Add_Char6 -f -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.adb 
Execute       gen_tb_info Add_Char6 -p D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 365.959 MB.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/systemc/Mat2AXIvideo -synmodules hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/verilog/Mat2AXIvideo 
Execute       syn_report -csynth -model Mat2AXIvideo -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Mat2AXIvideo_csynth.rpt 
Execute       syn_report -rtlxml -model Mat2AXIvideo -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/Mat2AXIvideo_csynth.xml 
Execute       syn_report -verbosereport -model Mat2AXIvideo -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt 
Execute       db_write -model Mat2AXIvideo -f -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.adb 
Execute       gen_tb_info Mat2AXIvideo -p D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_rect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model hls_rect -vendor xilinx -mg_file D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/video_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xleft_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/xright_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ytop_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/ydown_s' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/color3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char5' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_rect/char6' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_rect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'xleft_s', 'xright_s', 'ytop_s', 'ydown_s', 'color1', 'color2', 'color3', 'char1', 'char2', 'char3', 'char4', 'char5' and 'char6' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'start_for_hls_rect_entry304_U0' to 'start_for_hls_recbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_proc_U0' to 'start_for_Block_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char1_U0' to 'start_for_Add_ChadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char2_U0' to 'start_for_Add_ChaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char3_U0' to 'start_for_Add_ChafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char4_U0' to 'start_for_Add_Chag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char5_U0' to 'start_for_Add_Chahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Char6_U0' to 'start_for_Add_Chaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Add_Rectangle_U0' to 'start_for_Add_RecjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIkbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_rect'.
Command       create_rtl_model done; 0.626 sec.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 369.666 MB.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_rect -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/systemc/hls_rect -synmodules hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect 
Execute       gen_rtl hls_rect -istop -style xilinx -f -lang vhdl -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/vhdl/hls_rect 
Command       gen_rtl done; 0.23 sec.
Execute       gen_rtl hls_rect -istop -style xilinx -f -lang vlog -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/verilog/hls_rect 
Command       gen_rtl done; 0.114 sec.
Execute       syn_report -csynth -model hls_rect -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/hls_rect_csynth.rpt 
Command       syn_report done; 0.116 sec.
Execute       syn_report -rtlxml -model hls_rect -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/syn/report/hls_rect_csynth.xml 
Command       syn_report done; 0.114 sec.
Execute       syn_report -verbosereport -model hls_rect -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.verbose.rpt 
Command       syn_report done; 0.383 sec.
Execute       db_write -model hls_rect -f -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.adb 
Command       db_write done; 0.232 sec.
Execute       gen_tb_info hls_rect -p D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect 
Execute       export_constraint_db -f -tool general -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.constraint.tcl 
Execute       syn_report -designview -model hls_rect -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.design.xml 
Command       syn_report done; 0.476 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model hls_rect -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model hls_rect -o D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks hls_rect 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain hls_rect 
INFO-FLOW: Model list for RTL component generation: hls_rect.entry3 hls_rect.entry304 Block__proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect
INFO-FLOW: Handling components in module [hls_rect_entry3] ... 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.compgen.tcl 
INFO-FLOW: Handling components in module [hls_rect_entry304] ... 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.compgen.tcl 
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [Add_Rectangle] ... 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
INFO-FLOW: Handling components in module [Add_Char1] ... 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.compgen.tcl 
INFO-FLOW: Found component Add_Char1_letter.
INFO-FLOW: Append model Add_Char1_letter
INFO-FLOW: Handling components in module [Add_Char2] ... 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.compgen.tcl 
INFO-FLOW: Handling components in module [Add_Char3] ... 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.compgen.tcl 
INFO-FLOW: Handling components in module [Add_Char4] ... 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.compgen.tcl 
INFO-FLOW: Handling components in module [Add_Char5] ... 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.compgen.tcl 
INFO-FLOW: Handling components in module [Add_Char6] ... 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [hls_rect] ... 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w16_d3_A.
INFO-FLOW: Append model fifo_w16_d3_A
INFO-FLOW: Found component fifo_w8_d3_A.
INFO-FLOW: Append model fifo_w8_d3_A
INFO-FLOW: Found component fifo_w8_d3_A.
INFO-FLOW: Append model fifo_w8_d3_A
INFO-FLOW: Found component fifo_w8_d3_A.
INFO-FLOW: Append model fifo_w8_d3_A
INFO-FLOW: Found component fifo_w8_d4_A.
INFO-FLOW: Append model fifo_w8_d4_A
INFO-FLOW: Found component fifo_w8_d5_A.
INFO-FLOW: Append model fifo_w8_d5_A
INFO-FLOW: Found component fifo_w8_d6_A.
INFO-FLOW: Append model fifo_w8_d6_A
INFO-FLOW: Found component fifo_w8_d7_A.
INFO-FLOW: Append model fifo_w8_d7_A
INFO-FLOW: Found component fifo_w8_d8_A.
INFO-FLOW: Append model fifo_w8_d8_A
INFO-FLOW: Found component fifo_w8_d9_A.
INFO-FLOW: Append model fifo_w8_d9_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d5_A.
INFO-FLOW: Append model fifo_w16_d5_A
INFO-FLOW: Found component fifo_w16_d6_A.
INFO-FLOW: Append model fifo_w16_d6_A
INFO-FLOW: Found component fifo_w16_d7_A.
INFO-FLOW: Append model fifo_w16_d7_A
INFO-FLOW: Found component fifo_w16_d8_A.
INFO-FLOW: Append model fifo_w16_d8_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_hls_recbkb.
INFO-FLOW: Append model start_for_hls_recbkb
INFO-FLOW: Found component start_for_Block_pcud.
INFO-FLOW: Append model start_for_Block_pcud
INFO-FLOW: Found component start_for_Add_ChadEe.
INFO-FLOW: Append model start_for_Add_ChadEe
INFO-FLOW: Found component start_for_Add_ChaeOg.
INFO-FLOW: Append model start_for_Add_ChaeOg
INFO-FLOW: Found component start_for_Add_ChafYi.
INFO-FLOW: Append model start_for_Add_ChafYi
INFO-FLOW: Found component start_for_Add_Chag8j.
INFO-FLOW: Append model start_for_Add_Chag8j
INFO-FLOW: Found component start_for_Add_Chahbi.
INFO-FLOW: Append model start_for_Add_Chahbi
INFO-FLOW: Found component start_for_Add_Chaibs.
INFO-FLOW: Append model start_for_Add_Chaibs
INFO-FLOW: Found component start_for_Add_RecjbC.
INFO-FLOW: Append model start_for_Add_RecjbC
INFO-FLOW: Found component start_for_Mat2AXIkbM.
INFO-FLOW: Append model start_for_Mat2AXIkbM
INFO-FLOW: Found component hls_rect_AXILiteS_s_axi.
INFO-FLOW: Append model hls_rect_AXILiteS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model hls_rect_entry3
INFO-FLOW: Append model hls_rect_entry304
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model Add_Rectangle
INFO-FLOW: Append model Add_Char1
INFO-FLOW: Append model Add_Char2
INFO-FLOW: Append model Add_Char3
INFO-FLOW: Append model Add_Char4
INFO-FLOW: Append model Add_Char5
INFO-FLOW: Append model Add_Char6
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model hls_rect
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: regslice_core Add_Char1_letter regslice_core fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w16_d3_A fifo_w8_d3_A fifo_w8_d3_A fifo_w8_d3_A fifo_w8_d4_A fifo_w8_d5_A fifo_w8_d6_A fifo_w8_d7_A fifo_w8_d8_A fifo_w8_d9_A fifo_w16_d4_A fifo_w16_d5_A fifo_w16_d6_A fifo_w16_d7_A fifo_w16_d8_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_hls_recbkb start_for_Block_pcud start_for_Add_ChadEe start_for_Add_ChaeOg start_for_Add_ChafYi start_for_Add_Chag8j start_for_Add_Chahbi start_for_Add_Chaibs start_for_Add_RecjbC start_for_Mat2AXIkbM hls_rect_AXILiteS_s_axi regslice_core hls_rect_entry3 hls_rect_entry304 Block_proc AXIvideo2Mat Add_Rectangle Add_Char1 Add_Char2 Add_Char3 Add_Char4 Add_Char5 Add_Char6 Mat2AXIvideo hls_rect
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Add_Char1_letter
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w16_d3_A
INFO-FLOW: To file: write model fifo_w8_d3_A
INFO-FLOW: To file: write model fifo_w8_d3_A
INFO-FLOW: To file: write model fifo_w8_d3_A
INFO-FLOW: To file: write model fifo_w8_d4_A
INFO-FLOW: To file: write model fifo_w8_d5_A
INFO-FLOW: To file: write model fifo_w8_d6_A
INFO-FLOW: To file: write model fifo_w8_d7_A
INFO-FLOW: To file: write model fifo_w8_d8_A
INFO-FLOW: To file: write model fifo_w8_d9_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d5_A
INFO-FLOW: To file: write model fifo_w16_d6_A
INFO-FLOW: To file: write model fifo_w16_d7_A
INFO-FLOW: To file: write model fifo_w16_d8_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_hls_recbkb
INFO-FLOW: To file: write model start_for_Block_pcud
INFO-FLOW: To file: write model start_for_Add_ChadEe
INFO-FLOW: To file: write model start_for_Add_ChaeOg
INFO-FLOW: To file: write model start_for_Add_ChafYi
INFO-FLOW: To file: write model start_for_Add_Chag8j
INFO-FLOW: To file: write model start_for_Add_Chahbi
INFO-FLOW: To file: write model start_for_Add_Chaibs
INFO-FLOW: To file: write model start_for_Add_RecjbC
INFO-FLOW: To file: write model start_for_Mat2AXIkbM
INFO-FLOW: To file: write model hls_rect_AXILiteS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model hls_rect_entry3
INFO-FLOW: To file: write model hls_rect_entry304
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model Add_Rectangle
INFO-FLOW: To file: write model Add_Char1
INFO-FLOW: To file: write model Add_Char2
INFO-FLOW: To file: write model Add_Char3
INFO-FLOW: To file: write model Add_Char4
INFO-FLOW: To file: write model Add_Char5
INFO-FLOW: To file: write model Add_Char6
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model hls_rect
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model hls_rect -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 285.71 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source done; 0.524 sec.
Command       ap_source done; 0.55 sec.
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.141 sec.
Command       ap_source done; 0.141 sec.
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Add_Char1_letter_rom' using auto ROMs.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Command       ap_source done; 0.106 sec.
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c1_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xright_c2_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c3_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c4_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color1_c5_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color2_c6_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color3_c7_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'char1_c8_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'char2_c9_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'char3_c10_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'char4_c11_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'char5_c12_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'char6_c13_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c17_U(fifo_w16_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xright_c_U(fifo_w16_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c_U(fifo_w16_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ydown_c_U(fifo_w16_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color1_c_U(fifo_w8_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color2_c_U(fifo_w8_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color3_c_U(fifo_w8_d3_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'char1_c_U(fifo_w8_d4_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'char2_c_U(fifo_w8_d5_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'char3_c_U(fifo_w8_d6_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'char4_c_U(fifo_w8_d7_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'char5_c_U(fifo_w8_d8_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'char6_c_U(fifo_w8_d9_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ch2x_loc_c_U(fifo_w16_d4_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ch3x_loc_c_U(fifo_w16_d5_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ch4x_loc_c_U(fifo_w16_d6_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ch5x_loc_c_U(fifo_w16_d7_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ch6x_loc_c_U(fifo_w16_d8_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_s_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'rgb_img_data_stream_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'output_img_data_stre_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'xleft_c18_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c19_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color1_c20_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color2_c21_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color3_c22_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_1_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c23_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color1_c24_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color2_c25_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color3_c26_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_2_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c27_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color1_c28_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color2_c29_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color3_c30_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_3_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c31_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color1_c32_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color2_c33_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color3_c34_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_4_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c35_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color1_c36_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color2_c37_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color3_c38_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_5_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'ytop_c39_U(fifo_w16_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color1_c40_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color2_c41_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'color3_c42_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_1_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_2_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'letter_img_6_data_st_3_U(fifo_w8_d2_A)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hls_recbkb_U(start_for_hls_recbkb)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_pcud_U(start_for_Block_pcud)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChadEe_U(start_for_Add_ChadEe)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChaeOg_U(start_for_Add_ChaeOg)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_ChafYi_U(start_for_Add_ChafYi)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chag8j_U(start_for_Add_Chag8j)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chahbi_U(start_for_Add_Chahbi)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_Chaibs_U(start_for_Add_Chaibs)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Add_RecjbC_U(start_for_Add_RecjbC)' using Shift Registers.
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIkbM_U(start_for_Mat2AXIkbM)' using Shift Registers.
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 3.941 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.145 sec.
Command       ap_source done; 0.145 sec.
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=hls_rect xml_exists=0
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Command       ap_source done; 0.127 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.constraint.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=27
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=117 #gSsdmPorts=28
Execute       source D:/Programs/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.dataonly.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.dataonly.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.dataonly.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.constraint.tcl 
Execute       sc_get_clocks hls_rect 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.tbgen.tcl 
Execute       source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:18 . Memory (MB): peak = 463.336 ; gain = 373.398
INFO: [VHDL 208-304] Generating VHDL RTL for hls_rect.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_rect.
Command     autosyn done; 26.776 sec.
Command   csynth_design done; 75.823 sec.
Command ap_source done; 77.507 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1 opened at Fri Aug 20 09:08:57 +0800 2021
Execute     config_clock -quiet -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.138 sec.
Command     ap_source done; 0.138 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sfvc784-1-e 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data single -quiet 
Command       ap_part_info done; 1.075 sec.
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sfvc784:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sfvc784-1-e 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sfvc784-1-e'
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.308 sec.
Execute     ap_part_info -data single -name xczu3eg-sfvc784-1-e 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.57 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.138 sec.
Command     ap_source done; 0.138 sec.
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.134 sec.
Command     ap_source done; 0.135 sec.
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=hls_rect xml_exists=1
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Command     ap_source done; 0.14 sec.
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry3.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect_entry304.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Block_proc.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Rectangle.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char1.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char2.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char3.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char4.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char5.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Add_Char6.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.constraint.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=28
INFO-FLOW: DBG:CMD:       copying IP vlog from D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=28
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.dataonly.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.compgen.dataonly.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=hls_rect
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=hls_rect
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.rtl_wrap.cfg.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.constraint.tcl 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/hls_rect.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.143 sec.
Command     ap_source done; 0.143 sec.
Execute     source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data names -quiet 
Execute     ap_part_info -name xczu3eg-sfvc784-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec D:/fpga-yolo-v3_v2/day_08_08/hls_rect/hls_rect/solution1/impl/ip/pack.bat
Command   export_design done; 63.285 sec.
Command ap_source done; 64.862 sec.
Execute cleanup_all 
