/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2020, The Linux Foundation. All rights reserved.
 * Copyright (c) 2020 XiaoMi, Inc. All rights reserved.
 */

#ifndef _PANEL_O12_42_02_0A_DSC_CMD_H_
#define _PANEL_O12_42_02_0A_DSC_CMD_H_

#include <drm/drm_panel.h>
#include <drm/drm_modes.h>
#include <drm/mediatek_drm.h>
#include "mi_panel_ext.h"

#define DATA_RATE0		1200
#define DATA_RATE1		1200
#define DATA_RATE2		1200
#define DATA_RATE3		1200

#define MODE3_FPS		144
#define MODE3_HFP		160
#define MODE3_HSA		2
#define MODE3_HBP		4
#define MODE3_VFP		54
#define MODE3_VSA		10
#define MODE3_VBP		10

#define MODE2_FPS		90
#define MODE2_HFP		160
#define MODE2_HSA		2
#define MODE2_HBP		4
#define MODE2_VFP		54
#define MODE2_VSA		10
#define MODE2_VBP		10

#define MODE1_FPS		120
#define MODE1_HFP		160
#define MODE1_HSA		2
#define MODE1_HBP		4
#define MODE1_VFP		54
#define MODE1_VSA		10
#define MODE1_VBP		10

#define MODE0_FPS		60
#define MODE0_HFP		408
#define MODE0_HSA		2
#define MODE0_HBP		4
#define MODE0_VFP		54
#define MODE0_VSA		10
#define MODE0_VBP		10

#define FRAME_WIDTH		(1280)
#define	FRAME_HEIGHT		(2772)
#define PHYSICAL_WIDTH              72730
#define PHYSICAL_HEIGHT             157505
#define MAX_BRIGHTNESS_CLONE	16383
#define RTE_OFF			0xFFFF
#define RTE_CMD			0xEEEE

#define REGFLAG_DELAY		0xFFFC
#define REGFLAG_UDELAY		0xFFFB
#define REGFLAG_END_OF_TABLE    0xFFFD
#define REGFLAG_RESET_LOW	0xFFFE
#define REGFLAG_RESET_HIGH	0xFFFF

#define SPR_2D_RENDERING_DUMMY
#ifdef SPR_2D_RENDERING_DUMMY
#define SPR_2D_RENDERING (1)
#endif

#define DSC_DISABLE                 0
#define DSC_ENABLE                  1
#define DSC_VER                     18
#define DSC_SLICE_MODE              1
#define DSC_RGB_SWAP                0
#define DSC_DSC_CFG                 40
#define DSC_RCT_ON                  1
#define DSC_BIT_PER_CHANNEL         10
#define DSC_DSC_LINE_BUF_DEPTH      11
#define DSC_BP_ENABLE               1
#define DSC_BIT_PER_PIXEL           128
#define DSC_SLICE_HEIGHT            12
#define DSC_SLICE_WIDTH             640
#define DSC_CHUNK_SIZE              640
#define DSC_XMIT_DELAY              512
#define DSC_DEC_DELAY               577
#define DSC_SCALE_VALUE             32
#define DSC_INCREMENT_INTERVAL      312
#define DSC_DECREMENT_INTERVAL      8
#define DSC_LINE_BPG_OFFSET         12
#define DSC_NFL_BPG_OFFSET          2235
#define DSC_SLICE_BPG_OFFSET        1825
#define DSC_INITIAL_OFFSET          6144
#define DSC_FINAL_OFFSET            4336
#define DSC_FLATNESS_MINQP          7
#define DSC_FLATNESS_MAXQP          16
#define DSC_RC_MODEL_SIZE           8192
#define DSC_RC_EDGE_FACTOR          6
#define DSC_RC_QUANT_INCR_LIMIT0    15
#define DSC_RC_QUANT_INCR_LIMIT1    15
#define DSC_RC_TGT_OFFSET_HI        3
#define DSC_RC_TGT_OFFSET_LO        3

static const char *panel_name = "panel_name=dsi_o12_42_02_0a_dsc_cmd";
static const int panel_id     = 1;
//static const int doze_hbm_dbv_level = 1024;
//static const int doze_lbm_dbv_level = 61;
static int PEAK_HDR_BL_LEVEL = 15603;
static int PEAK_MAX_BL_LEVEL = 16383;
//#define PEAK_WITH_GIR_OFF
#define DIMMING_ON_THRESHOLD_BEFORE_BL_OFF 12000

//extern uint32_t get_hw_country_version(void);

typedef enum {
	CountryCN = 0x00,
	CountryGlobal = 0x01,
	CountryIndia = 0x02,
	CountryJapan = 0x03,
	CountryIDMax = 0x7FFFFFFF
} CountryType;

static struct LCM_setting_table init_setting[] = {
	/* close csc */
	{0x81,01,{0x00}},

	/* DataScaling setting start */
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x00}},
	{0x6F,01,{0x78}},
	{0xB0,23,{0x11,0x00,0x2A,0x00,0xC2,0x01,0xDA,0x03,0x7C,0x05,0xB1,0x08,0x80,0x0B,0xEE,0x0F,0xFF,0x05,0x55,0x05,0x56,0x05,0x55}},
	{0x6F,01,{0x6F}},
	{0xB0,06,{0x02,0x80,0x05,0x00,0x02,0x80}},
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x08}},
	{0xC1,22,{0x8C,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xEE,0x7F,0x7F,0xEE,0x7F,0x7F,0xFF,0x7F,0xFF,0x0E,0x7F}},
	{0x6F,01,{0x20}},
	{0xC1,03,{0x4F,0x00,0xFF}},
	{0x6F,01,{0x23}},
	{0xC1,20,{0x0C,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xEE,0x7F,0x7F,0xEE,0x7F,0x7F,0xBF,0x7F,0xEB}},
	/* DataScaling setting end */

	/* Demura gain setting start */
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x00}},
	{0XC7,01,{0x44}},
	{0x6F,01,{0x31}},
	{0xC0,02,{0x03,0x12}},
	/* Demura gain setting end */

	/* DemuraShow start */
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x04}},
	{0xC0,01,{0x20}},
	/* DemuraShow end */

	/* 1280*2772 setting start*/
	{0x2A,04,{0x00,0x00,0x04,0xFF}},
	{0x2B,04,{0x00,0x00,0x0A,0xD3}},
	/* 1280*2772 setting end*/

	/* VESA pps setting start */
	{0x90,02,{0x03,0x43}},
	{0x91,18,{0xAB,0xA8,0x00,0x0C,0xC2,0x00,0x02,0x41,0x01,0x38,0x00,0x08,0x08,0xBB,0x07,0x21,0x10,0xF0}},
	/* VESA pps setting end */

	{0x2F,01,{0x00}},
	{0x5F,02,{0x00,0x40}},

	{0x51,02,{0x00,0x00}}, //DBV
	/* IDLE DBV setting start */
	{0x6F,01,{0x04}},
	{0x51,02,{0x3F,0xFF}},
	/* IDLE DBV setting end */

	/* esd setting start */
	{0xF0, 05, {0x55,0xAA,0x52,0x08,0x00}},
	{0x6F, 01, {0x01}},
	{0xBE, 01, {0x45}},
	{0x6F, 01, {0x05}},
	{0xBE, 01, {0x88}},
	/* esd setting end */

	/* te setting start */
	{0x35,01,{0x00}},
	{0x6F,01,{0x26}},
	{0x44,07,{0x00,0x33,0x00,0x33,0x4B,0x03,0xA4}},
	{0x6F,01,{0x34}},
	{0x44,07,{0x00,0x0C,0x00,0x0C,0x4B,0x03,0xA4}},
	{0x6F,01,{0x02}},
	{0x35,01,{0x00}},
	{0x6F,01,{0x14}},
	{0x35,03,{0x63,0x6C,0x7D}},
	/* te setting end */

	/* video trim start */
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x01}},
	{0x6F,01,{0x2F}},
	{0xC3,01,{0x44}},
	{0x6F,01,{0x00}},
	{0xC3,01,{0x99}},
	{0x6F,01,{0x30}},
	{0xC3,01,{0x00}},
	{0x6F,01,{0x0B}},
	{0xC3,03,{0x3F,0x68,0x5C}},
	{0x6F,01,{0x11}},
	{0xC3,03,{0x3F,0x68,0x5C}},
	{0x6F,01,{0x17}},
	{0xC3,03,{0x3F,0x68,0x5C}},
	{0x6F,01,{0x1D}},
	{0xC3,03,{0x3F,0x68,0x5C}},
	{0x6F,01,{0x23}},
	{0xC3,03,{0x3F,0x38,0x5C}},
	{0x6F,01,{0x0E}},
	{0xC3,03,{0x3F,0x55,0xE7}},
	{0x6F,01,{0x14}},
	{0xC3,03,{0x3F,0x55,0xE7}},
	{0x6F,01,{0x1A}},
	{0xC3,03,{0x3F,0x55,0xE7}},
	{0x6F,01,{0x20}},
	{0xC3,03,{0x3F,0x55,0xE7}},
	{0x6F,01,{0x26}},
	{0xC3,03,{0x3F,0x55,0xE7}},
	{0x6F,01,{0x29}},
	{0xC3,03,{0x11,0x11,0x01}},
	{0x6F,01,{0x2C}},
	{0xC3,03,{0x00,0x00,0x00}},
	{0x6F,01,{0x31}},
	{0xC3,02,{0xAA,0x02}},
	{0x6F,01,{0x33}},
	{0xC3,02,{0xAA,0x02}},
	{0x6F,01,{0x04}},
	{0xC3,01,{0xE3}},
	{0x6F,01,{0x09}},
	{0xC3,01,{0xE3}},
	{0x6F,01,{0x01}},
	{0xC3,01,{0x29}},
	{0x6F,01,{0x06}},
	{0xC3,01,{0x29}},
	{0x6F,01,{0x02}},
	{0xC3,02,{0x02,0x70}},
	{0x6F,01,{0x08}},
	{0xC3,01,{0x70}},
	/* video trim end */

	/* fix abnormal display on aod mode start */
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x01}},
	{0x6F,01,{0x17}},
	{0xB8,01,{0x06}},
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x03}},
	{0xC7,01,{0x00}},
	/* fix abnormal display on aod mode end */

	/* OD on setting start */
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x08}},
	{0xE0,01,{0x01}},
	/* OD on setting end */

	{0x53,01,{0x20}},
	{0xA3,05,{0x83,0x03,0x27,0x03,0x27}},
	{0x11, 01, {0x00}},
	{REGFLAG_DELAY, 110, {}},
	{0x29, 01, {0x00}},

	/* Demura related setting start */
	{0xA3,18,{0x83,0x03,0x27,0x03,0x27,0x02,0x04,0xB5,0x02,0x03,0x00,0x03,0x00,0x00,0x00,0x00,0x00,0x00}},
	{0x6F,01,{0x12}},
	{0xA3,13,{0x01,0x00,0x9D,0x00,0x00,0xAA,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{0x6F,01,{0x53}},
	{0xA3,13,{0x02,0x04,0xB5,0x02,0x03,0x00,0x0C,0x00,0x00,0x00,0x00,0x00,0x00}},
	{0x6F,01,{0x60}},
	{0xA3,13,{0x01,0x00,0x9D,0x00,0x00,0xAA,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* Demura related setting end */

	{REGFLAG_END_OF_TABLE, 0x00, {} }
};

static struct LCM_setting_table init_setting_p11[] = {
	/* close csc */
	{0x81,01,{0x00}},

	/* DataScaling setting start */
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x00}},
	{0x6F,01,{0x78}},
	{0xB0,23,{0x11,0x00,0x2A,0x00,0xC2,0x01,0xDA,0x03,0x7C,0x05,0xB1,0x08,0x80,0x0B,0xEE,0x0F,0xFF,0x05,0x55,0x05,0x56,0x05,0x55}},
	{0x6F,01,{0x6F}},
	{0xB0,06,{0x02,0x80,0x05,0x00,0x02,0x80}},
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x08}},
	{0xC1,22,{0x8C,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xEE,0x7F,0x7F,0xEE,0x7F,0x7F,0xFF,0x7F,0xFF,0x0E,0x7F}},
	{0x6F,01,{0x20}},
	{0xC1,03,{0x4F,0x00,0xFF}},
	{0x6F,01,{0x23}},
	{0xC1,20,{0x0C,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xEE,0x7F,0x7F,0xEE,0x7F,0x7F,0xCF,0x7F,0x04}},
	/* DataScaling setting end */

	{0xFF,04,{0xAA,0x55,0xA5,0x81}},
	{0x6F,01,{0x0D}},
	{0xFD,01,{0x40}},

	/* Demura gain setting start */
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x00}},
	{0XC7,01,{0x44}},
	{0x6F,01,{0x31}},
	{0xC0,02,{0x03,0x12}},
	/* Demura gain setting end */

	/* power optimization settings start */
	/* VFP=VGMP, VBP=KEEP LAST LINE */
	{0x6F,01,{0x0B}},
	{0xC2,01,{0x10}},
	{0xC5,03,{0x04,0x00,0x00}},
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x01}},
	{0x6F,01,{0x0F}},
	{0xE3,01,{0x00}},
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x05}},
	{0x6F,01,{0x03}},
	{0xEC,01,{0x00}},
	{0x6F,01,{0x06}},
	{0xEC,01,{0x00}},
	/* power optimization settings end */

	/* DemuraShow start */
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x04}},
	{0xC0,01,{0x20}},
	/* DemuraShow end */

	/* 1280*2772 setting start*/
	{0x2A,04,{0x00,0x00,0x04,0xFF}},
	{0x2B,04,{0x00,0x00,0x0A,0xD3}},
	/* 1280*2772 setting end*/

	/* VESA pps setting start */
	{0x90,02,{0x03,0x43}},
	{0x91,18,{0xAB,0xA8,0x00,0x0C,0xC2,0x00,0x02,0x41,0x01,0x38,0x00,0x08,0x08,0xBB,0x07,0x21,0x10,0xF0}},
	/* VESA pps setting end */

	{0x2F,01,{0x00}},
	{0x5F,02,{0x00,0x40}},

	/* te setting start */
	{0x35,01,{0x00}},
	{0x6F,01,{0x26}},
	{0x44,07,{0x00,0x33,0x00,0x33,0x4B,0x03,0xA4}},
	{0x6F,01,{0x34}},
	{0x44,07,{0x00,0x0C,0x00,0x0C,0x4B,0x03,0xA4}},
	{0x6F,01,{0x02}},
	{0x35,01,{0x00}},
	{0x6F,01,{0x14}},
	{0x35,03,{0x63,0x6C,0x7D}},
	/* te setting end */

	{0x51,02,{0x00,0x00}}, //DBV
	/* IDLE DBV setting start */
	{0x6F,01,{0x04}},
	{0x51,02,{0x3F,0xFF}},
	/* IDLE DBV setting end */

	/* esd setting start */
	{0xF0, 05, {0x55,0xAA,0x52,0x08,0x00}},
	{0x6F, 01, {0x01}},
	{0xBE, 01, {0x45}},
	{0x6F, 01, {0x05}},
	{0xBE, 01, {0x88}},
	/* esd setting end */

	/* video trim start */
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x01}},
	{0x6F,01,{0x2F}},
	{0xC3,01,{0x44}},
	{0x6F,01,{0x00}},
	{0xC3,01,{0x99}},
	{0x6F,01,{0x30}},
	{0xC3,01,{0x00}},
	{0x6F,01,{0x0B}},
	{0xC3,03,{0x3F,0x68,0x5C}},
	{0x6F,01,{0x11}},
	{0xC3,03,{0x3F,0x68,0x5C}},
	{0x6F,01,{0x17}},
	{0xC3,03,{0x3F,0x68,0x5C}},
	{0x6F,01,{0x1D}},
	{0xC3,03,{0x3F,0x68,0x5C}},
	{0x6F,01,{0x23}},
	{0xC3,03,{0x3F,0x38,0x5C}},
	{0x6F,01,{0x0E}},
	{0xC3,03,{0x3F,0x55,0xE7}},
	{0x6F,01,{0x14}},
	{0xC3,03,{0x3F,0x55,0xE7}},
	{0x6F,01,{0x1A}},
	{0xC3,03,{0x3F,0x55,0xE7}},
	{0x6F,01,{0x20}},
	{0xC3,03,{0x3F,0x55,0xE7}},
	{0x6F,01,{0x26}},
	{0xC3,03,{0x3F,0x55,0xE7}},
	{0x6F,01,{0x29}},
	{0xC3,03,{0x11,0x11,0x01}},
	{0x6F,01,{0x2C}},
	{0xC3,03,{0x00,0x00,0x00}},
	{0x6F,01,{0x31}},
	{0xC3,02,{0xAA,0x02}},
	{0x6F,01,{0x33}},
	{0xC3,02,{0xAA,0x02}},
	{0x6F,01,{0x04}},
	{0xC3,01,{0xE3}},
	{0x6F,01,{0x09}},
	{0xC3,01,{0xE3}},
	{0x6F,01,{0x01}},
	{0xC3,01,{0x29}},
	{0x6F,01,{0x06}},
	{0xC3,01,{0x29}},
	{0x6F,01,{0x02}},
	{0xC3,02,{0x02,0x70}},
	{0x6F,01,{0x08}},
	{0xC3,01,{0x70}},
	/* video trim end */

	/* fix abnormal display on aod mode start */
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x01}},
	{0x6F,01,{0x17}},
	{0xB8,01,{0x06}},
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x03}},
	{0xC7,01,{0x00}},
	/* fix abnormal display on aod mode end */

	/* OD on setting start */
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x08}},
	{0xE0,01,{0x01}},
	/* OD on setting end */

	{0x53,01,{0x20}},
	{0xA3,05,{0x83,0x03,0x27,0x03,0x27}},
	{0x11, 01, {0x00}},
	{REGFLAG_DELAY, 110, {}},
	{0x29, 01, {0x00}},

	/* Demura related setting start */
	{0xA3,18,{0x83,0x03,0x27,0x03,0x27,0x02,0x04,0xB5,0x02,0x03,0x00,0x03,0x00,0x00,0x00,0x00,0x00,0x00}},
	{0x6F,01,{0x12}},
	{0xA3,13,{0x01,0x00,0x9D,0x00,0x00,0xAA,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	{0x6F,01,{0x53}},
	{0xA3,13,{0x02,0x04,0xB5,0x02,0x03,0x00,0x0C,0x00,0x00,0x00,0x00,0x00,0x00}},
	{0x6F,01,{0x60}},
	{0xA3,13,{0x01,0x00,0x9D,0x00,0x00,0xAA,0x00,0x00,0x00,0x00,0x00,0x00,0x00}},
	/* Demura related setting end */

	{REGFLAG_END_OF_TABLE, 0x00, {} }
};

static struct LCM_setting_table gray_3d_lut[] = {
	{0x81, 02, {0x02,0x20}},
};

static struct LCM_setting_table gray_3d_lut_off[] = {
	{0x81, 01, {0x00}},
};

/* mode switch start */
static struct LCM_setting_table mode_144hz_setting[] = {
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x08}},
	{0x6F,01,{0x10}},
	{0xB7,16,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x2D,0x0A,0x2D,0x0A,0x34,0x0A,0x34}},
	{0x6F,01,{0x20}},
	{0xB7,14,{0x0A,0x47,0x0A,0x47,0x09,0xC8,0x09,0xC8,0x09,0xEA,0x09,0xEA,0x0C,0x1C}},
	{0x6F,01,{0x23}},
	{0xC1,20,{0x0C,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xEE,0x7F,0x7F,0xEE,0x7F,0x7F,0xCF,0x7F,0x08}},
	{0x2F,01,{0x03}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table mode_120hz_setting[] = {
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x08}},
	{0x6F,01,{0x10}},
	{0xB7,16,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x06,0x5B,0x06,0x5B,0x07,0x0B,0x07,0x0B}},
	{0x6F,01,{0x20}},
	{0xB7,14,{0x06,0xEA,0x06,0xEA,0x07,0x1C,0x07,0x1C,0x08,0x00,0x08,0x00,0x0A,0x3C}},
	{0x6F,01,{0x23}},
	{0xC1,20,{0x0C,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xEE,0x7F,0x7F,0xEE,0x7F,0x7F,0xBF,0x7F,0xEB}},
	{0x2F,01,{0x00}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table mode_90hz_setting[] = {
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x08}},
	{0x6F,01,{0x10}},
	{0xB7,16,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x06,0x5B,0x06,0x5B,0x07,0x0B,0x07,0x0B}},
	{0x6F,01,{0x20}},
	{0xB7,14,{0x06,0xEA,0x06,0xEA,0x07,0x1C,0x07,0x1C,0x08,0x00,0x08,0x00,0x0A,0x3C}},
	{0x6F,01,{0x23}},
	{0xC1,20,{0x0C,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xEE,0x7F,0x7F,0xEE,0x7F,0x7F,0xBF,0x7F,0xEB}},
	{0x2F,01,{0x01}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table mode_60hz_setting[] = {
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x08}},
	{0x6F,01,{0x10}},
	{0xB7,16,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x06,0x5B,0x06,0x5B,0x07,0x0B,0x07,0x0B}},
	{0x6F,01,{0x20}},
	{0xB7,14,{0x06,0xEA,0x06,0xEA,0x07,0x1C,0x07,0x1C,0x08,0x00,0x08,0x00,0x0A,0x3C}},
	{0x6F,01,{0x23}},
	{0xC1,20,{0x0C,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xEE,0x7F,0x7F,0xEE,0x7F,0x7F,0xBF,0x7F,0xEB}},
	{0x2F,01,{0x02}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table mode_144hz_setting_p11[] = {
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x08}},
	{0x6F,01,{0x10}},
	{0xB7,16,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0A,0x2D,0x0A,0x2D,0x0A,0x34,0x0A,0x34}},
	{0x6F,01,{0x20}},
	{0xB7,14,{0x0A,0x47,0x0A,0x47,0x09,0xC8,0x09,0xC8,0x09,0xEA,0x09,0xEA,0x0C,0x1C}},
	{0x6F,01,{0x23}},
	{0xC1,20,{0x0C,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xEE,0x7F,0x7F,0xEE,0x7F,0x7F,0xCF,0x7F,0x10}},
	{0x2F,01,{0x03}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table mode_120hz_setting_p11[] = {
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x08}},
	{0x6F,01,{0x10}},
	{0xB7,16,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x06,0x5B,0x06,0x5B,0x07,0x0B,0x07,0x0B}},
	{0x6F,01,{0x20}},
	{0xB7,14,{0x07,0x08,0x07,0x08,0x07,0x3a,0x07,0x3a,0x08,0x00,0x08,0x00,0x0A,0x3C}},
	{0x6F,01,{0x23}},
	{0xC1,20,{0x0C,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xEE,0x7F,0x7F,0xEE,0x7F,0x7F,0xCF,0x7F,0x04}},
	{0x2F,01,{0x00}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table mode_90hz_setting_p11[] = {
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x08}},
	{0x6F,01,{0x10}},
	{0xB7,16,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x06,0x5B,0x06,0x5B,0x07,0x0B,0x07,0x0B}},
	{0x6F,01,{0x20}},
	{0xB7,14,{0x07,0x08,0x07,0x08,0x07,0x3a,0x07,0x3a,0x08,0x00,0x08,0x00,0x0A,0x3C}},
	{0x6F,01,{0x23}},
	{0xC1,20,{0x0C,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xEE,0x7F,0x7F,0xEE,0x7F,0x7F,0xCF,0x7F,0x04}},
	{0x2F,01,{0x01}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table mode_60hz_setting_p11[] = {
	{0xF0,05,{0x55,0xAA,0x52,0x08,0x08}},
	{0x6F,01,{0x10}},
	{0xB7,16,{0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x06,0x5B,0x06,0x5B,0x07,0x0B,0x07,0x0B}},
	{0x6F,01,{0x20}},
	{0xB7,14,{0x07,0x08,0x07,0x08,0x07,0x3a,0x07,0x3a,0x08,0x00,0x08,0x00,0x0A,0x3C}},
	{0x6F,01,{0x23}},
	{0xC1,20,{0x0C,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xCC,0xFF,0xFF,0xEE,0x7F,0x7F,0xEE,0x7F,0x7F,0xCF,0x7F,0x04}},
	{0x2F,01,{0x02}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};
/* mode switch end */

/* GIR start */
static struct LCM_setting_table gir_off_settings[] = {
	{0x5F, 01, {0x01}},
};

static struct LCM_setting_table gir_on_settings[] = {
	{0x5F, 01, {0x00}},
};
/* GIR end */

#if 0
/* lhbm cmd start */
enum LHBM_BL_INTERVAL {
	LHBM_BL_INTERVAL_1_START = 0x000F,
	LHBM_BL_INTERVAL_1_END   = 0x051C,
	LHBM_BL_INTERVAL_2_START = 0x051D,
	LHBM_BL_INTERVAL_2_END   = 0x2CCB,
	LHBM_BL_INTERVAL_3_START = 0x2CCC,
	LHBM_BL_INTERVAL_3_END   = 0x3CF3
};

static struct LCM_setting_table lhbm_normal_700nit_80nit[] = {
	{0x2F, 01, {0X00}},
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x00}},
	{0xDF, 01, {0x01}},
	{0x6F, 01, {0x30}},
	{0xDF, 02, {0x00, 0x09}},
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
	{0x6F, 01, {0x2A}},
	{0xB9, 01, {0x00}},
	{0x6F, 01, {0x06}},
	{0xDE, 04, {0x00, 0x24, 0x00,0x6C}},
	{0x87, 03, {0x25, 0x3F,0xF0}},
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x08}},
	{0x6F, 01, {0x4A}},
	{0xB8, 04, {0x08, 0x00, 0x0F,0xFF}},
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x02}},
	{0xD1, 06, {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},//need update
	// DC_LUT_SEL
	{0x8B, 01, {0x10}},
};

static struct LCM_setting_table lhbm_hlpm_700nit_80nit[] = {
	//aod off
	{0x38, 01, {0x00}},
	//normal lhbm setting
	{0x2F, 01, {0X00}},
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x00}},
	{0xDF, 01, {0x01}},
	{0x6F, 01, {0x30}},
	{0xDF, 02, {0x00, 0x09}},
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
	{0x6F, 01, {0x2A}},
	{0xB9, 01, {0x00}},
	{0x6F, 01, {0x06}},
	{0xDE, 04, {0x00, 0x24, 0x00,0x6C}},
	{0x87, 03, {0x25, 0x3F,0xF0}},
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x08}},
	{0x6F, 01, {0x4A}},
	{0xB8, 04, {0x08, 0x00, 0x0F,0xFF}},
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x02}},
	{0xD1, 06, {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},//need update
	// DC_LUT_SEL
	{0x8B, 01, {0x10}},
};

static struct LCM_setting_table lhbm_normal_80nit_2nit[] = {
	//normal lhbm setting
	{0x2F, 01, {0X00}},
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x00}},
	{0xDF, 01, {0x09}},
	{0x6F, 01, {0x30}},
	{0xDF, 02, {0x00, 0x16}},
	{0x6F, 01, {0x34}},
	{0xDF, 01, {0x33}},//GL need update
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
	//FPR_VINITN2
	{0x6F, 01, {0x2A}},
	{0xB9, 01, {0x20}},
	{0x6F, 01, {0x1B}},
	{0xB9, 01, {0x00}},
	{0x6F, 01, {0x22}},
	{0xB9, 01, {0x04}},
	//VGMP/VGSP SD FPR
	{0x6F, 01, {0x06}},
	{0xDE, 04, {0x00, 0x24, 0x00,0x6C}},
	// vdc gain
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x08}},
	{0x6F, 01, {0x4A}},
	{0xB8, 04, {0x08, 0x00, 0x0F,0xFF}},
	// alpha
	{0x87, 03, {0x25, 0x00, 0x00}},//need update
	//DBV
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x02}},
	{0xD1, 06, {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},//need update
	// DC_LUT_SEL
	{0x8B, 01, {0x10}},
};
static struct LCM_setting_table lhbm_hlpm_80nit_2nit[] = {
	//aod off
	{0x38, 01, {0x00}},
	//normal lhbm setting
	{0x2F, 01, {0X00}},
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x00}},
	{0xDF, 01, {0x09}},
	{0x6F, 01, {0x30}},
	{0xDF, 02, {0x00, 0x16}},
	{0x6F, 01, {0x34}},
	{0xDF, 01, {0x33}},//GL need update
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
	//FPR_VINITN2
	{0x6F, 01, {0x2A}},
	{0xB9, 01, {0x20}},
	{0x6F, 01, {0x1B}},
	{0xB9, 01, {0x00}},
	{0x6F, 01, {0x22}},
	{0xB9, 01, {0x04}},
	//VGMP/VGSP SD FPR
	{0x6F, 01, {0x06}},
	{0xDE, 04, {0x00, 0x24, 0x00,0x6C}},
	// vdc gain
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x08}},
	{0x6F, 01, {0x4A}},
	{0xB8, 04, {0x08, 0x00, 0x0F,0xFF}},
	// alpha
	{0x87, 03, {0x25, 0x00, 0x00}},//need update
	//DBV
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x02}},
	{0xD1, 06, {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},//need update
	// DC_LUT_SEL
	{0x8B, 01, {0x10}},
};

static struct LCM_setting_table lhbm_normal_1600nit_700nit[] = {
	//normal lhbm setting
	{0x2F, 01, {0X00}},
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x00}},
	{0xDF, 01, {0x09}},
	{0x6F, 01, {0x30}},
	{0xDF, 02, {0x00, 0x1A}},
	{0x6F, 01, {0x34}},
	{0xDF, 01, {0x0B}},//GL need update
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
	//FPR_VINITN2
	{0x6F, 01, {0x2A}},
	{0xB9, 01, {0xA0}},
	{0x6F, 01, {0x1B}},
	{0xB9, 01, {0x00}},
	{0x6F, 01, {0x22}},
	{0xB9, 01, {0xC8}},
	//VGMP/VGSP SD FPR
	{0x6F, 01, {0x06}},
	{0xDE, 04, {0x00, 0x24, 0x00,0x00}},
	// vdc gain
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x08}},
	{0x6F, 01, {0x4A}},
	{0xB8, 04, {0x0F, 0xFF, 0x0F,0xFF}},
	// alpha
	{0x87, 03, {0x25, 0x00, 0x00}},//need update
	//DBV
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x02}},
	{0xD1, 06, {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},//need update
	// DC_LUT_SEL
	{0x8B, 01, {0x10}},
};

static struct LCM_setting_table lhbm_hlpm_1600nit_700nit[] = {
	//aod off
	{0x38, 01, {0x00}},
	//normal lhbm setting
	{0x2F, 01, {0X00}},
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x00}},
	{0xDF, 01, {0x09}},
	{0x6F, 01, {0x30}},
	{0xDF, 02, {0x00, 0x1A}},
	{0x6F, 01, {0x34}},
	{0xDF, 01, {0x0B}},//GL need update
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
	//FPR_VINITN2
	{0x6F, 01, {0x2A}},
	{0xB9, 01, {0xA0}},
	{0x6F, 01, {0x1B}},
	{0xB9, 01, {0x00}},
	{0x6F, 01, {0x22}},
	{0xB9, 01, {0xC8}},
	//VGMP/VGSP SD FPR
	{0x6F, 01, {0x06}},
	{0xDE, 04, {0x00, 0x24, 0x00,0x00}},
	// vdc gain
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x08}},
	{0x6F, 01, {0x4A}},
	{0xB8, 04, {0x0F, 0xFF, 0x0F,0xFF}},
	// alpha
	{0x87, 03, {0x25, 0x00, 0x00}},//need update
	//DBV
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x02}},
	{0xD1, 06, {0x00, 0x00, 0x00, 0x00, 0x00, 0x00}},//need update
	// DC_LUT_SEL
	{0x8B, 01, {0x10}},
};

static struct LCM_setting_table lhbm_off[] = {
	{0x51, 02, {0x05, 0xff}},
	{0x87, 01, {0x24}},
	// Normal LUT_SEL
	{0x8B, 01, {0x00}},
};
#endif

/*
static struct LCM_setting_table dimming_on[] = {
	{0x53, 01, {0x28}},
	{0xF0, 05, {0x55, 0xAA, 0x52, 0x08, 0x00}},
	{0xB2, 02, {0x09, 0x60}},
	{0x6F, 01, {0x05}},
	{0xB2, 02, {0x08, 0x08}},
};
*/

static unsigned int o12_42_dphy_rc_buf_thresh[14] = {
	896, 1792, 2688, 3584, 4480, 5376, 6272, 6720, 7168, 7616, 7744, 7872, 8000, 8064};
static unsigned int o12_42_dphy_range_min_qp[15] = {
	0, 4, 5, 5, 7, 7, 7, 7, 7, 7, 9, 9, 9, 13, 16};
static unsigned int o12_42_dphy_range_max_qp[15] = {
	8, 8, 9, 10, 11, 11, 11, 12, 13, 14, 14, 15, 15, 16, 17};
static int o12_42_dphy_range_bpg_ofs[15] = {
	2, 0, 0, -2, -4, -6, -8, -8, -8, -10, -10, -12, -12, -12, -12};

#ifdef CONFIG_FACTORY_BUILD
static struct LCM_setting_table doze_enable_h[] = {
	{0x2F, 01, {0x00}},
	{0x5F, 01, {0x00}},
	{0x6F, 01, {0x04}},
	{0x51, 02, {0x3F, 0xFF}},
	{0x39, 01, {0x00}},
};
static struct LCM_setting_table doze_enable_l[] = {
	{0x2F, 01, {0x00}},
	{0x5F, 01, {0x00}},
	{0x6F, 01, {0x04}},
	{0x51, 02, {0x05, 0x54}},
	{0x39, 01, {0x00}},
};

static struct LCM_setting_table doze_disable_t[] = {
	{0x38, 01, {0x00}},
};
#endif

/*
static struct LCM_setting_table nvt_mode_60hz_setting[] = {
	{0x4E, 05, {0x56, 0x54, 0x39, 0x00, 0x00}},
};
static struct LCM_setting_table nvt_mode_90hz_setting[] = {
	{0x4E, 05, {0x56, 0x54, 0x39, 0x01, 0x00}},
};
static struct LCM_setting_table nvt_mode_120hz_setting[] = {
	{0x4E, 05, {0x56, 0x54, 0x39, 0x02, 0x00}},
};
static struct LCM_setting_table nvt_mode_144hz_setting[] = {
	{0x4E, 05, {0x56, 0x54, 0x39, 0x03, 0x00}},
};
*/

//open tricking
static struct LCM_setting_table cmd_set_osc_tricking_on_no_pram[] = {
        {0xF0, 0x05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
        {0xC3, 0x01, {0xDD}},
        {0x6F, 0x01, {0x04}},
        {0xC3, 0x01, {0xFF}},
        {0x6F, 0x01, {0x09}},
        {0xC3, 0x01, {0xFF}},
};
static struct LCM_setting_table cmd_set_osc_tricking_on_1_12_G[] = {
        {0xF0, 0x05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
        {0xC3, 0x29, {0xDD, 0x06, 0x20, 0x12, 0xFF, 0x00, 0x06, 0x20, 0x12, 0xFF, 0x00, 0x06, 0x38, 0x20, 0x06, 0x29, 0x19, 0x06, 0x34, 0x20, 0x06, 0x29, 0x19, 0x06, 0x30, 0x20, 0x06, 0x29, 0x19, 0x06, 0x2C, 0x20, 0x06, 0x29, 0x19, 0x06, 0x2C, 0x20, 0x06, 0x29, 0x19}},
};
static struct LCM_setting_table cmd_set_osc_tricking_on_1_12_G_p11[] = {
        {0xF0, 0x05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
        {0xC3, 0x29, {0xDD, 0x06, 0x20, 0x12, 0xFF, 0x00, 0x06, 0x20, 0x12, 0xFF, 0x00, 0x06, 0x48, 0x20, 0x06, 0x29, 0x19, 0x06, 0x3C, 0x20, 0x06, 0x29, 0x19, 0x06, 0x3C, 0x20, 0x06, 0x29, 0x19, 0x06, 0x2C, 0x20, 0x06, 0x29, 0x19, 0x06, 0x2C, 0x20, 0x06, 0x29, 0x19}},
};
static struct LCM_setting_table cmd_set_osc_tricking_on_1_487_G[] = {
        {0xF0, 0x05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
        {0xC3, 0x29, {0xDD, 0x06, 0x20, 0x17, 0xFF, 0x00, 0x06, 0x20, 0x17, 0xFF, 0x00, 0x06, 0x20, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x1C, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x1A, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x16, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x1A, 0x2A, 0x06, 0x20, 0x21}},
};
static struct LCM_setting_table cmd_set_osc_tricking_on_1_487_G_p11[] = {
        {0xF0, 0x05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
        {0xC3, 0x29, {0xDD, 0x06, 0x20, 0x17, 0xFF, 0x00, 0x06, 0x20, 0x17, 0xFF, 0x00, 0x06, 0x34, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x2C, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x2C, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x16, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x1A, 0x2A, 0x06, 0x20, 0x21}},
};
//close tricking
static struct LCM_setting_table cmd_set_osc_tricking_off_no_param[] = {
        {0xF0, 0x05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
        {0xC3, 0x01, {0xDD}},
        {0x6F, 0x01, {0x04}},
        {0xC3, 0x01, {0x00}},
        {0x6F, 0x01, {0x09}},
        {0xC3, 0x01, {0x00}},
};
static struct LCM_setting_table cmd_set_osc_tricking_off_1_12_G[] = {
        {0xF0, 0x05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
        {0xC3, 0x29, {0xDD, 0x06, 0x20, 0x12, 0x00, 0x00, 0x06, 0x20, 0x12, 0x00, 0x00, 0x06, 0x38, 0x20, 0x06, 0x29, 0x19, 0x06, 0x34, 0x20, 0x06, 0x29, 0x19, 0x06, 0x30, 0x20, 0x06, 0x29, 0x19, 0x06, 0x2C, 0x20, 0x06, 0x29, 0x19, 0x06, 0x2C, 0x20, 0x06, 0x29, 0x19}},
};
static struct LCM_setting_table cmd_set_osc_tricking_off_1_12_G_p11[] = {
        {0xF0, 0x05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
        {0xC3, 0x29, {0xDD, 0x06, 0x20, 0x12, 0x00, 0x00, 0x06, 0x20, 0x12, 0x00, 0x00, 0x06, 0x48, 0x20, 0x06, 0x29, 0x19, 0x06, 0x3C, 0x20, 0x06, 0x29, 0x19, 0x06, 0x3C, 0x20, 0x06, 0x29, 0x19, 0x06, 0x2C, 0x20, 0x06, 0x29, 0x19, 0x06, 0x2C, 0x20, 0x06, 0x29, 0x19}},
};
static struct LCM_setting_table cmd_set_osc_tricking_off_1_487_G[] = {
        {0xF0, 0x05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
        {0xC3, 0x29, {0xDD, 0x06, 0x20, 0x17, 0x00, 0x00, 0x06, 0x20, 0x17, 0x00, 0x00, 0x06, 0x20, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x1C, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x1A, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x16, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x1A, 0x2A, 0x06, 0x20, 0x21}},
};
static struct LCM_setting_table cmd_set_osc_tricking_off_1_487_G_p11[] = {
        {0xF0, 0x05, {0x55, 0xAA, 0x52, 0x08, 0x01}},
        {0xC3, 0x29, {0xDD, 0x06, 0x20, 0x17, 0x00, 0x00, 0x06, 0x20, 0x17, 0x00, 0x00, 0x06, 0x34, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x2C, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x2C, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x16, 0x2A, 0x06, 0x20, 0x21, 0x06, 0x1A, 0x2A, 0x06, 0x20, 0x21}},
};
#endif // end of _PANEL_O12_42_02_0A_DSC_CMD_H_
