[Scintilla]
Verilog\style0\color=F8F8F2
Verilog\style0\eolfill=false
Verilog\style0\font=Courier New, 12, 0, 0, 0
Verilog\style0\paper=272822
Verilog\style1\color=75715E
Verilog\style1\eolfill=false
Verilog\style1\font=Courier New, 12, 0, 0, 0
Verilog\style1\paper=272822
Verilog\style2\color=75715E
Verilog\style2\eolfill=false
Verilog\style2\font=Courier New, 12, 0, 0, 0
Verilog\style2\paper=272822
Verilog\style3\color=75715E
Verilog\style3\eolfill=false
Verilog\style3\font=Courier New, 12, 0, 0, 0
Verilog\style3\paper=272822
Verilog\style4\color=AE81FF
Verilog\style4\eolfill=false
Verilog\style4\font=Courier New, 12, 0, 0, 0
Verilog\style4\paper=272822
Verilog\style5\color=66D9EF
Verilog\style5\eolfill=false
Verilog\style5\font=Courier New, 12, 0, 0, 0
Verilog\style5\paper=272822
Verilog\style6\color=E6DB74
Verilog\style6\eolfill=false
Verilog\style6\font=Courier New, 12, 0, 0, 0
Verilog\style6\paper=272822
Verilog\style7\color=F92672
Verilog\style7\eolfill=false
Verilog\style7\font=Courier New, 12, 0, 0, 0
Verilog\style7\paper=272822
Verilog\style9\color=F92672
Verilog\style9\eolfill=false
Verilog\style9\font=Courier New, 12, 0, 0, 0
Verilog\style9\paper=272822
Verilog\style10\color=F92672
Verilog\style10\eolfill=false
Verilog\style10\font=Courier New, 12, 0, 0, 0
Verilog\style10\paper=272822
Verilog\style11\color=66D9EF
Verilog\style11\eolfill=false
Verilog\style11\font=Courier New, 12, 0, 0, 0
Verilog\style11\paper=272822
Verilog\style12\color=E6DB74
Verilog\style12\eolfill=false
Verilog\style12\font=Courier New, 12, 0, 0, 0
Verilog\style12\paper=272822
Verilog\style19\color=F8F8F2
Verilog\style19\eolfill=false
Verilog\style19\font=Courier New, 12, 0, 0, 0
Verilog\style19\paper=272822
Verilog\defaultcolor=F8F8F2
Verilog\defaultpaper=272822
Verilog\defaultfont=Courier New, 12, 0, 0, 0
Verilog\autoindentstyle=-1