Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue May 28 16:51:11 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file DP_control_sets_placed.rpt
| Design       : DP
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |              38 |           13 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------+----------------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |    Enable Signal   |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+--------------------+----------------------------------------------+------------------+----------------+--------------+
|  U_fndController/U_ClkDiv/CLK |                    |                                              |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                |                    |                                              |                3 |              3 |         1.00 |
|  r_clk_reg_n_0_BUFG           |                    | reset_IBUF                                   |                1 |              6 |         6.00 |
|  r_clk_reg_n_0_BUFG           | U_controlUnit/E[0] | reset_IBUF                                   |                3 |              8 |         2.67 |
|  r_clk_reg_n_0_BUFG           | U_controlUnit/D[0] | reset_IBUF                                   |                2 |              8 |         4.00 |
|  r_clk_reg_n_0_BUFG           | U_controlUnit/Q[1] | reset_IBUF                                   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                |                    | U_fndController/U_ClkDiv/counter[16]_i_1_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                |                    | reset_IBUF                                   |               12 |             32 |         2.67 |
+-------------------------------+--------------------+----------------------------------------------+------------------+----------------+--------------+


