// AND Gate Test Bench Code

module And_Gate_tb;
    reg a, b;
    wire y;
    
    And_Gate dut(a, b, y);
    
    initial begin
        $dumpfile("dump.vcd");
        $dumpvars;
          a=0;b=0;
      #10 a=0;b=1;
      #10 a=1;b=0;
      #10 a=1;b=1;
      #10 $finish;
    end

    always @(*) begin
        $display("time=%0t Input: a=%b, b=%b, Output: y=%b", $time, a, b, y);
    end 
endmodule