{
  "module_name": "tpc5_cfg_regs.h",
  "hash_id": "6f5284799811b4dab95e9923c42251612e9a9be454713f259102c4c3b596fbf9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/tpc5_cfg_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC5_CFG_REGS_H_\n#define ASIC_REG_TPC5_CFG_REGS_H_\n\n \n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xF46400\n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xF46404\n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xF46408\n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xF4640C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xF46410\n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xF46414\n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xF46418\n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xF4641C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xF46420\n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xF46424\n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xF46428\n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xF4642C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xF46430\n\n#define mmTPC5_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xF46434\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xF46438\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xF4643C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xF46440\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xF46444\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xF46448\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xF4644C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xF46450\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xF46454\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xF46458\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xF4645C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xF46460\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xF46464\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xF46468\n\n#define mmTPC5_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xF4646C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xF46470\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xF46474\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xF46478\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xF4647C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xF46480\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xF46484\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xF46488\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xF4648C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xF46490\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xF46494\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xF46498\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xF4649C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xF464A0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xF464A4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xF464A8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xF464AC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xF464B0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xF464B4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xF464B8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xF464BC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xF464C0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xF464C4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xF464C8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xF464CC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xF464D0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xF464D4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xF464D8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xF464DC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xF464E0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xF464E4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xF464E8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xF464EC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xF464F0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xF464F4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xF464F8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xF464FC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xF46500\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xF46504\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xF46508\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xF4650C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xF46510\n\n#define mmTPC5_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xF46514\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xF46518\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xF4651C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xF46520\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xF46524\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xF46528\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xF4652C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xF46530\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xF46534\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xF46538\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xF4653C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xF46540\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xF46544\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xF46548\n\n#define mmTPC5_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xF4654C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xF46550\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xF46554\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xF46558\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xF4655C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xF46560\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xF46564\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xF46568\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xF4656C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xF46570\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xF46574\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xF46578\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xF4657C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xF46580\n\n#define mmTPC5_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xF46584\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xF46588\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xF4658C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xF46590\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xF46594\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xF46598\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xF4659C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xF465A0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xF465A4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xF465A8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xF465AC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xF465B0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xF465B4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xF465B8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xF465BC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_BASE_ADDR_LOW                     0xF465C0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_BASE_ADDR_HIGH                    0xF465C4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_PADDING_VALUE                     0xF465C8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_TENSOR_CONFIG                     0xF465CC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_DIM_0_SIZE                        0xF465D0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_DIM_0_STRIDE                      0xF465D4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_DIM_1_SIZE                        0xF465D8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_DIM_1_STRIDE                      0xF465DC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_DIM_2_SIZE                        0xF465E0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_DIM_2_STRIDE                      0xF465E4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_DIM_3_SIZE                        0xF465E8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_DIM_3_STRIDE                      0xF465EC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_DIM_4_SIZE                        0xF465F0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_8_DIM_4_STRIDE                      0xF465F4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_BASE_ADDR_LOW                     0xF465F8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_BASE_ADDR_HIGH                    0xF465FC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_PADDING_VALUE                     0xF46600\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_TENSOR_CONFIG                     0xF46604\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_DIM_0_SIZE                        0xF46608\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_DIM_0_STRIDE                      0xF4660C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_DIM_1_SIZE                        0xF46610\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_DIM_1_STRIDE                      0xF46614\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_DIM_2_SIZE                        0xF46618\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_DIM_2_STRIDE                      0xF4661C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_DIM_3_SIZE                        0xF46620\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_DIM_3_STRIDE                      0xF46624\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_DIM_4_SIZE                        0xF46628\n\n#define mmTPC5_CFG_KERNEL_TENSOR_9_DIM_4_STRIDE                      0xF4662C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_BASE_ADDR_LOW                    0xF46630\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_BASE_ADDR_HIGH                   0xF46634\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_PADDING_VALUE                    0xF46638\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_TENSOR_CONFIG                    0xF4663C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_DIM_0_SIZE                       0xF46640\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_DIM_0_STRIDE                     0xF46644\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_DIM_1_SIZE                       0xF46648\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_DIM_1_STRIDE                     0xF4664C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_DIM_2_SIZE                       0xF46650\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_DIM_2_STRIDE                     0xF46654\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_DIM_3_SIZE                       0xF46658\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_DIM_3_STRIDE                     0xF4665C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_DIM_4_SIZE                       0xF46660\n\n#define mmTPC5_CFG_KERNEL_TENSOR_10_DIM_4_STRIDE                     0xF46664\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_BASE_ADDR_LOW                    0xF46668\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_BASE_ADDR_HIGH                   0xF4666C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_PADDING_VALUE                    0xF46670\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_TENSOR_CONFIG                    0xF46674\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_DIM_0_SIZE                       0xF46678\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_DIM_0_STRIDE                     0xF4667C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_DIM_1_SIZE                       0xF46680\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_DIM_1_STRIDE                     0xF46684\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_DIM_2_SIZE                       0xF46688\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_DIM_2_STRIDE                     0xF4668C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_DIM_3_SIZE                       0xF46690\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_DIM_3_STRIDE                     0xF46694\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_DIM_4_SIZE                       0xF46698\n\n#define mmTPC5_CFG_KERNEL_TENSOR_11_DIM_4_STRIDE                     0xF4669C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_BASE_ADDR_LOW                    0xF466A0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_BASE_ADDR_HIGH                   0xF466A4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_PADDING_VALUE                    0xF466A8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_TENSOR_CONFIG                    0xF466AC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_DIM_0_SIZE                       0xF466B0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_DIM_0_STRIDE                     0xF466B4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_DIM_1_SIZE                       0xF466B8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_DIM_1_STRIDE                     0xF466BC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_DIM_2_SIZE                       0xF466C0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_DIM_2_STRIDE                     0xF466C4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_DIM_3_SIZE                       0xF466C8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_DIM_3_STRIDE                     0xF466CC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_DIM_4_SIZE                       0xF466D0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_12_DIM_4_STRIDE                     0xF466D4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_BASE_ADDR_LOW                    0xF466D8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_BASE_ADDR_HIGH                   0xF466DC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_PADDING_VALUE                    0xF466E0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_TENSOR_CONFIG                    0xF466E4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_DIM_0_SIZE                       0xF466E8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_DIM_0_STRIDE                     0xF466EC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_DIM_1_SIZE                       0xF466F0\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_DIM_1_STRIDE                     0xF466F4\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_DIM_2_SIZE                       0xF466F8\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_DIM_2_STRIDE                     0xF466FC\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_DIM_3_SIZE                       0xF46700\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_DIM_3_STRIDE                     0xF46704\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_DIM_4_SIZE                       0xF46708\n\n#define mmTPC5_CFG_KERNEL_TENSOR_13_DIM_4_STRIDE                     0xF4670C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_BASE_ADDR_LOW                    0xF46710\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_BASE_ADDR_HIGH                   0xF46714\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_PADDING_VALUE                    0xF46718\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_TENSOR_CONFIG                    0xF4671C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_DIM_0_SIZE                       0xF46720\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_DIM_0_STRIDE                     0xF46724\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_DIM_1_SIZE                       0xF46728\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_DIM_1_STRIDE                     0xF4672C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_DIM_2_SIZE                       0xF46730\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_DIM_2_STRIDE                     0xF46734\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_DIM_3_SIZE                       0xF46738\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_DIM_3_STRIDE                     0xF4673C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_DIM_4_SIZE                       0xF46740\n\n#define mmTPC5_CFG_KERNEL_TENSOR_14_DIM_4_STRIDE                     0xF46744\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_BASE_ADDR_LOW                    0xF46748\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_BASE_ADDR_HIGH                   0xF4674C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_PADDING_VALUE                    0xF46750\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_TENSOR_CONFIG                    0xF46754\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_DIM_0_SIZE                       0xF46758\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_DIM_0_STRIDE                     0xF4675C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_DIM_1_SIZE                       0xF46760\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_DIM_1_STRIDE                     0xF46764\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_DIM_2_SIZE                       0xF46768\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_DIM_2_STRIDE                     0xF4676C\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_DIM_3_SIZE                       0xF46770\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_DIM_3_STRIDE                     0xF46774\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_DIM_4_SIZE                       0xF46778\n\n#define mmTPC5_CFG_KERNEL_TENSOR_15_DIM_4_STRIDE                     0xF4677C\n\n#define mmTPC5_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xF46780\n\n#define mmTPC5_CFG_KERNEL_SYNC_OBJECT_ADDR                           0xF46784\n\n#define mmTPC5_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xF46788\n\n#define mmTPC5_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xF4678C\n\n#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_0                             0xF46790\n\n#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_0                             0xF46794\n\n#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_1                             0xF46798\n\n#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_1                             0xF4679C\n\n#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_2                             0xF467A0\n\n#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_2                             0xF467A4\n\n#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_3                             0xF467A8\n\n#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_3                             0xF467AC\n\n#define mmTPC5_CFG_KERNEL_TID_BASE_DIM_4                             0xF467B0\n\n#define mmTPC5_CFG_KERNEL_TID_SIZE_DIM_4                             0xF467B4\n\n#define mmTPC5_CFG_KERNEL_KERNEL_CONFIG                              0xF467B8\n\n#define mmTPC5_CFG_KERNEL_KERNEL_ID                                  0xF467BC\n\n#define mmTPC5_CFG_KERNEL_SRF_0                                      0xF467C0\n\n#define mmTPC5_CFG_KERNEL_SRF_1                                      0xF467C4\n\n#define mmTPC5_CFG_KERNEL_SRF_2                                      0xF467C8\n\n#define mmTPC5_CFG_KERNEL_SRF_3                                      0xF467CC\n\n#define mmTPC5_CFG_KERNEL_SRF_4                                      0xF467D0\n\n#define mmTPC5_CFG_KERNEL_SRF_5                                      0xF467D4\n\n#define mmTPC5_CFG_KERNEL_SRF_6                                      0xF467D8\n\n#define mmTPC5_CFG_KERNEL_SRF_7                                      0xF467DC\n\n#define mmTPC5_CFG_KERNEL_SRF_8                                      0xF467E0\n\n#define mmTPC5_CFG_KERNEL_SRF_9                                      0xF467E4\n\n#define mmTPC5_CFG_KERNEL_SRF_10                                     0xF467E8\n\n#define mmTPC5_CFG_KERNEL_SRF_11                                     0xF467EC\n\n#define mmTPC5_CFG_KERNEL_SRF_12                                     0xF467F0\n\n#define mmTPC5_CFG_KERNEL_SRF_13                                     0xF467F4\n\n#define mmTPC5_CFG_KERNEL_SRF_14                                     0xF467F8\n\n#define mmTPC5_CFG_KERNEL_SRF_15                                     0xF467FC\n\n#define mmTPC5_CFG_KERNEL_SRF_16                                     0xF46800\n\n#define mmTPC5_CFG_KERNEL_SRF_17                                     0xF46804\n\n#define mmTPC5_CFG_KERNEL_SRF_18                                     0xF46808\n\n#define mmTPC5_CFG_KERNEL_SRF_19                                     0xF4680C\n\n#define mmTPC5_CFG_KERNEL_SRF_20                                     0xF46810\n\n#define mmTPC5_CFG_KERNEL_SRF_21                                     0xF46814\n\n#define mmTPC5_CFG_KERNEL_SRF_22                                     0xF46818\n\n#define mmTPC5_CFG_KERNEL_SRF_23                                     0xF4681C\n\n#define mmTPC5_CFG_KERNEL_SRF_24                                     0xF46820\n\n#define mmTPC5_CFG_KERNEL_SRF_25                                     0xF46824\n\n#define mmTPC5_CFG_KERNEL_SRF_26                                     0xF46828\n\n#define mmTPC5_CFG_KERNEL_SRF_27                                     0xF4682C\n\n#define mmTPC5_CFG_KERNEL_SRF_28                                     0xF46830\n\n#define mmTPC5_CFG_KERNEL_SRF_29                                     0xF46834\n\n#define mmTPC5_CFG_KERNEL_SRF_30                                     0xF46838\n\n#define mmTPC5_CFG_KERNEL_SRF_31                                     0xF4683C\n\n#define mmTPC5_CFG_ROUND_CSR                                         0xF468FC\n\n#define mmTPC5_CFG_PROT                                              0xF46900\n\n#define mmTPC5_CFG_SEMAPHORE                                         0xF46908\n\n#define mmTPC5_CFG_VFLAGS                                            0xF4690C\n\n#define mmTPC5_CFG_SFLAGS                                            0xF46910\n\n#define mmTPC5_CFG_LFSR_POLYNOM                                      0xF46918\n\n#define mmTPC5_CFG_STATUS                                            0xF4691C\n\n#define mmTPC5_CFG_CFG_BASE_ADDRESS_HIGH                             0xF46920\n\n#define mmTPC5_CFG_CFG_SUBTRACT_VALUE                                0xF46924\n\n#define mmTPC5_CFG_SM_BASE_ADDRESS_HIGH                              0xF4692C\n\n#define mmTPC5_CFG_TPC_CMD                                           0xF46930\n\n#define mmTPC5_CFG_TPC_EXECUTE                                       0xF46938\n\n#define mmTPC5_CFG_TPC_STALL                                         0xF4693C\n\n#define mmTPC5_CFG_ICACHE_BASE_ADDERESS_LOW                          0xF46940\n\n#define mmTPC5_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xF46944\n\n#define mmTPC5_CFG_RD_RATE_LIMIT                                     0xF46948\n\n#define mmTPC5_CFG_WR_RATE_LIMIT                                     0xF46950\n\n#define mmTPC5_CFG_MSS_CONFIG                                        0xF46954\n\n#define mmTPC5_CFG_TPC_INTR_CAUSE                                    0xF46958\n\n#define mmTPC5_CFG_TPC_INTR_MASK                                     0xF4695C\n\n#define mmTPC5_CFG_WQ_CREDITS                                        0xF46960\n\n#define mmTPC5_CFG_ARUSER_LO                                         0xF46964\n\n#define mmTPC5_CFG_ARUSER_HI                                         0xF46968\n\n#define mmTPC5_CFG_AWUSER_LO                                         0xF4696C\n\n#define mmTPC5_CFG_AWUSER_HI                                         0xF46970\n\n#define mmTPC5_CFG_OPCODE_EXEC                                       0xF46974\n\n#define mmTPC5_CFG_LUT_FUNC32_BASE_ADDR_LO                           0xF46978\n\n#define mmTPC5_CFG_LUT_FUNC32_BASE_ADDR_HI                           0xF4697C\n\n#define mmTPC5_CFG_LUT_FUNC64_BASE_ADDR_LO                           0xF46980\n\n#define mmTPC5_CFG_LUT_FUNC64_BASE_ADDR_HI                           0xF46984\n\n#define mmTPC5_CFG_LUT_FUNC128_BASE_ADDR_LO                          0xF46988\n\n#define mmTPC5_CFG_LUT_FUNC128_BASE_ADDR_HI                          0xF4698C\n\n#define mmTPC5_CFG_LUT_FUNC256_BASE_ADDR_LO                          0xF46990\n\n#define mmTPC5_CFG_LUT_FUNC256_BASE_ADDR_HI                          0xF46994\n\n#define mmTPC5_CFG_TSB_CFG_MAX_SIZE                                  0xF46998\n\n#define mmTPC5_CFG_TSB_CFG                                           0xF4699C\n\n#define mmTPC5_CFG_DBGMEM_ADD                                        0xF469A0\n\n#define mmTPC5_CFG_DBGMEM_DATA_WR                                    0xF469A4\n\n#define mmTPC5_CFG_DBGMEM_DATA_RD                                    0xF469A8\n\n#define mmTPC5_CFG_DBGMEM_CTRL                                       0xF469AC\n\n#define mmTPC5_CFG_DBGMEM_RC                                         0xF469B0\n\n#define mmTPC5_CFG_TSB_INFLIGHT_CNTR                                 0xF469B4\n\n#define mmTPC5_CFG_WQ_INFLIGHT_CNTR                                  0xF469B8\n\n#define mmTPC5_CFG_WQ_LBW_TOTAL_CNTR                                 0xF469BC\n\n#define mmTPC5_CFG_WQ_HBW_TOTAL_CNTR                                 0xF469C0\n\n#define mmTPC5_CFG_IRQ_OCCOUPY_CNTR                                  0xF469C4\n\n#define mmTPC5_CFG_FUNC_MBIST_CNTRL                                  0xF469D0\n\n#define mmTPC5_CFG_FUNC_MBIST_PAT                                    0xF469D4\n\n#define mmTPC5_CFG_FUNC_MBIST_MEM_0                                  0xF469D8\n\n#define mmTPC5_CFG_FUNC_MBIST_MEM_1                                  0xF469DC\n\n#define mmTPC5_CFG_FUNC_MBIST_MEM_2                                  0xF469E0\n\n#define mmTPC5_CFG_FUNC_MBIST_MEM_3                                  0xF469E4\n\n#define mmTPC5_CFG_FUNC_MBIST_MEM_4                                  0xF469E8\n\n#define mmTPC5_CFG_FUNC_MBIST_MEM_5                                  0xF469EC\n\n#define mmTPC5_CFG_FUNC_MBIST_MEM_6                                  0xF469F0\n\n#define mmTPC5_CFG_FUNC_MBIST_MEM_7                                  0xF469F4\n\n#define mmTPC5_CFG_FUNC_MBIST_MEM_8                                  0xF469F8\n\n#define mmTPC5_CFG_FUNC_MBIST_MEM_9                                  0xF469FC\n\n#define mmTPC5_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xF46A00\n\n#define mmTPC5_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xF46A04\n\n#define mmTPC5_CFG_QM_TENSOR_0_PADDING_VALUE                         0xF46A08\n\n#define mmTPC5_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xF46A0C\n\n#define mmTPC5_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xF46A10\n\n#define mmTPC5_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xF46A14\n\n#define mmTPC5_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xF46A18\n\n#define mmTPC5_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xF46A1C\n\n#define mmTPC5_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xF46A20\n\n#define mmTPC5_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xF46A24\n\n#define mmTPC5_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xF46A28\n\n#define mmTPC5_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xF46A2C\n\n#define mmTPC5_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xF46A30\n\n#define mmTPC5_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xF46A34\n\n#define mmTPC5_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xF46A38\n\n#define mmTPC5_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xF46A3C\n\n#define mmTPC5_CFG_QM_TENSOR_1_PADDING_VALUE                         0xF46A40\n\n#define mmTPC5_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xF46A44\n\n#define mmTPC5_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xF46A48\n\n#define mmTPC5_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xF46A4C\n\n#define mmTPC5_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xF46A50\n\n#define mmTPC5_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xF46A54\n\n#define mmTPC5_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xF46A58\n\n#define mmTPC5_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xF46A5C\n\n#define mmTPC5_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xF46A60\n\n#define mmTPC5_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xF46A64\n\n#define mmTPC5_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xF46A68\n\n#define mmTPC5_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xF46A6C\n\n#define mmTPC5_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xF46A70\n\n#define mmTPC5_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xF46A74\n\n#define mmTPC5_CFG_QM_TENSOR_2_PADDING_VALUE                         0xF46A78\n\n#define mmTPC5_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xF46A7C\n\n#define mmTPC5_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xF46A80\n\n#define mmTPC5_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xF46A84\n\n#define mmTPC5_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xF46A88\n\n#define mmTPC5_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xF46A8C\n\n#define mmTPC5_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xF46A90\n\n#define mmTPC5_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xF46A94\n\n#define mmTPC5_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xF46A98\n\n#define mmTPC5_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xF46A9C\n\n#define mmTPC5_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xF46AA0\n\n#define mmTPC5_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xF46AA4\n\n#define mmTPC5_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xF46AA8\n\n#define mmTPC5_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xF46AAC\n\n#define mmTPC5_CFG_QM_TENSOR_3_PADDING_VALUE                         0xF46AB0\n\n#define mmTPC5_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xF46AB4\n\n#define mmTPC5_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xF46AB8\n\n#define mmTPC5_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xF46ABC\n\n#define mmTPC5_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xF46AC0\n\n#define mmTPC5_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xF46AC4\n\n#define mmTPC5_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xF46AC8\n\n#define mmTPC5_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xF46ACC\n\n#define mmTPC5_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xF46AD0\n\n#define mmTPC5_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xF46AD4\n\n#define mmTPC5_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xF46AD8\n\n#define mmTPC5_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xF46ADC\n\n#define mmTPC5_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xF46AE0\n\n#define mmTPC5_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xF46AE4\n\n#define mmTPC5_CFG_QM_TENSOR_4_PADDING_VALUE                         0xF46AE8\n\n#define mmTPC5_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xF46AEC\n\n#define mmTPC5_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xF46AF0\n\n#define mmTPC5_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xF46AF4\n\n#define mmTPC5_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xF46AF8\n\n#define mmTPC5_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xF46AFC\n\n#define mmTPC5_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xF46B00\n\n#define mmTPC5_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xF46B04\n\n#define mmTPC5_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xF46B08\n\n#define mmTPC5_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xF46B0C\n\n#define mmTPC5_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xF46B10\n\n#define mmTPC5_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xF46B14\n\n#define mmTPC5_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xF46B18\n\n#define mmTPC5_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xF46B1C\n\n#define mmTPC5_CFG_QM_TENSOR_5_PADDING_VALUE                         0xF46B20\n\n#define mmTPC5_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xF46B24\n\n#define mmTPC5_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xF46B28\n\n#define mmTPC5_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xF46B2C\n\n#define mmTPC5_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xF46B30\n\n#define mmTPC5_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xF46B34\n\n#define mmTPC5_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xF46B38\n\n#define mmTPC5_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xF46B3C\n\n#define mmTPC5_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xF46B40\n\n#define mmTPC5_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xF46B44\n\n#define mmTPC5_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xF46B48\n\n#define mmTPC5_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xF46B4C\n\n#define mmTPC5_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xF46B50\n\n#define mmTPC5_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xF46B54\n\n#define mmTPC5_CFG_QM_TENSOR_6_PADDING_VALUE                         0xF46B58\n\n#define mmTPC5_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xF46B5C\n\n#define mmTPC5_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xF46B60\n\n#define mmTPC5_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xF46B64\n\n#define mmTPC5_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xF46B68\n\n#define mmTPC5_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xF46B6C\n\n#define mmTPC5_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xF46B70\n\n#define mmTPC5_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xF46B74\n\n#define mmTPC5_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xF46B78\n\n#define mmTPC5_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xF46B7C\n\n#define mmTPC5_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xF46B80\n\n#define mmTPC5_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xF46B84\n\n#define mmTPC5_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xF46B88\n\n#define mmTPC5_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xF46B8C\n\n#define mmTPC5_CFG_QM_TENSOR_7_PADDING_VALUE                         0xF46B90\n\n#define mmTPC5_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xF46B94\n\n#define mmTPC5_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xF46B98\n\n#define mmTPC5_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xF46B9C\n\n#define mmTPC5_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xF46BA0\n\n#define mmTPC5_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xF46BA4\n\n#define mmTPC5_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xF46BA8\n\n#define mmTPC5_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xF46BAC\n\n#define mmTPC5_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xF46BB0\n\n#define mmTPC5_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xF46BB4\n\n#define mmTPC5_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xF46BB8\n\n#define mmTPC5_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xF46BBC\n\n#define mmTPC5_CFG_QM_TENSOR_8_BASE_ADDR_LOW                         0xF46BC0\n\n#define mmTPC5_CFG_QM_TENSOR_8_BASE_ADDR_HIGH                        0xF46BC4\n\n#define mmTPC5_CFG_QM_TENSOR_8_PADDING_VALUE                         0xF46BC8\n\n#define mmTPC5_CFG_QM_TENSOR_8_TENSOR_CONFIG                         0xF46BCC\n\n#define mmTPC5_CFG_QM_TENSOR_8_DIM_0_SIZE                            0xF46BD0\n\n#define mmTPC5_CFG_QM_TENSOR_8_DIM_0_STRIDE                          0xF46BD4\n\n#define mmTPC5_CFG_QM_TENSOR_8_DIM_1_SIZE                            0xF46BD8\n\n#define mmTPC5_CFG_QM_TENSOR_8_DIM_1_STRIDE                          0xF46BDC\n\n#define mmTPC5_CFG_QM_TENSOR_8_DIM_2_SIZE                            0xF46BE0\n\n#define mmTPC5_CFG_QM_TENSOR_8_DIM_2_STRIDE                          0xF46BE4\n\n#define mmTPC5_CFG_QM_TENSOR_8_DIM_3_SIZE                            0xF46BE8\n\n#define mmTPC5_CFG_QM_TENSOR_8_DIM_3_STRIDE                          0xF46BEC\n\n#define mmTPC5_CFG_QM_TENSOR_8_DIM_4_SIZE                            0xF46BF0\n\n#define mmTPC5_CFG_QM_TENSOR_8_DIM_4_STRIDE                          0xF46BF4\n\n#define mmTPC5_CFG_QM_TENSOR_9_BASE_ADDR_LOW                         0xF46BF8\n\n#define mmTPC5_CFG_QM_TENSOR_9_BASE_ADDR_HIGH                        0xF46BFC\n\n#define mmTPC5_CFG_QM_TENSOR_9_PADDING_VALUE                         0xF46C00\n\n#define mmTPC5_CFG_QM_TENSOR_9_TENSOR_CONFIG                         0xF46C04\n\n#define mmTPC5_CFG_QM_TENSOR_9_DIM_0_SIZE                            0xF46C08\n\n#define mmTPC5_CFG_QM_TENSOR_9_DIM_0_STRIDE                          0xF46C0C\n\n#define mmTPC5_CFG_QM_TENSOR_9_DIM_1_SIZE                            0xF46C10\n\n#define mmTPC5_CFG_QM_TENSOR_9_DIM_1_STRIDE                          0xF46C14\n\n#define mmTPC5_CFG_QM_TENSOR_9_DIM_2_SIZE                            0xF46C18\n\n#define mmTPC5_CFG_QM_TENSOR_9_DIM_2_STRIDE                          0xF46C1C\n\n#define mmTPC5_CFG_QM_TENSOR_9_DIM_3_SIZE                            0xF46C20\n\n#define mmTPC5_CFG_QM_TENSOR_9_DIM_3_STRIDE                          0xF46C24\n\n#define mmTPC5_CFG_QM_TENSOR_9_DIM_4_SIZE                            0xF46C28\n\n#define mmTPC5_CFG_QM_TENSOR_9_DIM_4_STRIDE                          0xF46C2C\n\n#define mmTPC5_CFG_QM_TENSOR_10_BASE_ADDR_LOW                        0xF46C30\n\n#define mmTPC5_CFG_QM_TENSOR_10_BASE_ADDR_HIGH                       0xF46C34\n\n#define mmTPC5_CFG_QM_TENSOR_10_PADDING_VALUE                        0xF46C38\n\n#define mmTPC5_CFG_QM_TENSOR_10_TENSOR_CONFIG                        0xF46C3C\n\n#define mmTPC5_CFG_QM_TENSOR_10_DIM_0_SIZE                           0xF46C40\n\n#define mmTPC5_CFG_QM_TENSOR_10_DIM_0_STRIDE                         0xF46C44\n\n#define mmTPC5_CFG_QM_TENSOR_10_DIM_1_SIZE                           0xF46C48\n\n#define mmTPC5_CFG_QM_TENSOR_10_DIM_1_STRIDE                         0xF46C4C\n\n#define mmTPC5_CFG_QM_TENSOR_10_DIM_2_SIZE                           0xF46C50\n\n#define mmTPC5_CFG_QM_TENSOR_10_DIM_2_STRIDE                         0xF46C54\n\n#define mmTPC5_CFG_QM_TENSOR_10_DIM_3_SIZE                           0xF46C58\n\n#define mmTPC5_CFG_QM_TENSOR_10_DIM_3_STRIDE                         0xF46C5C\n\n#define mmTPC5_CFG_QM_TENSOR_10_DIM_4_SIZE                           0xF46C60\n\n#define mmTPC5_CFG_QM_TENSOR_10_DIM_4_STRIDE                         0xF46C64\n\n#define mmTPC5_CFG_QM_TENSOR_11_BASE_ADDR_LOW                        0xF46C68\n\n#define mmTPC5_CFG_QM_TENSOR_11_BASE_ADDR_HIGH                       0xF46C6C\n\n#define mmTPC5_CFG_QM_TENSOR_11_PADDING_VALUE                        0xF46C70\n\n#define mmTPC5_CFG_QM_TENSOR_11_TENSOR_CONFIG                        0xF46C74\n\n#define mmTPC5_CFG_QM_TENSOR_11_DIM_0_SIZE                           0xF46C78\n\n#define mmTPC5_CFG_QM_TENSOR_11_DIM_0_STRIDE                         0xF46C7C\n\n#define mmTPC5_CFG_QM_TENSOR_11_DIM_1_SIZE                           0xF46C80\n\n#define mmTPC5_CFG_QM_TENSOR_11_DIM_1_STRIDE                         0xF46C84\n\n#define mmTPC5_CFG_QM_TENSOR_11_DIM_2_SIZE                           0xF46C88\n\n#define mmTPC5_CFG_QM_TENSOR_11_DIM_2_STRIDE                         0xF46C8C\n\n#define mmTPC5_CFG_QM_TENSOR_11_DIM_3_SIZE                           0xF46C90\n\n#define mmTPC5_CFG_QM_TENSOR_11_DIM_3_STRIDE                         0xF46C94\n\n#define mmTPC5_CFG_QM_TENSOR_11_DIM_4_SIZE                           0xF46C98\n\n#define mmTPC5_CFG_QM_TENSOR_11_DIM_4_STRIDE                         0xF46C9C\n\n#define mmTPC5_CFG_QM_TENSOR_12_BASE_ADDR_LOW                        0xF46CA0\n\n#define mmTPC5_CFG_QM_TENSOR_12_BASE_ADDR_HIGH                       0xF46CA4\n\n#define mmTPC5_CFG_QM_TENSOR_12_PADDING_VALUE                        0xF46CA8\n\n#define mmTPC5_CFG_QM_TENSOR_12_TENSOR_CONFIG                        0xF46CAC\n\n#define mmTPC5_CFG_QM_TENSOR_12_DIM_0_SIZE                           0xF46CB0\n\n#define mmTPC5_CFG_QM_TENSOR_12_DIM_0_STRIDE                         0xF46CB4\n\n#define mmTPC5_CFG_QM_TENSOR_12_DIM_1_SIZE                           0xF46CB8\n\n#define mmTPC5_CFG_QM_TENSOR_12_DIM_1_STRIDE                         0xF46CBC\n\n#define mmTPC5_CFG_QM_TENSOR_12_DIM_2_SIZE                           0xF46CC0\n\n#define mmTPC5_CFG_QM_TENSOR_12_DIM_2_STRIDE                         0xF46CC4\n\n#define mmTPC5_CFG_QM_TENSOR_12_DIM_3_SIZE                           0xF46CC8\n\n#define mmTPC5_CFG_QM_TENSOR_12_DIM_3_STRIDE                         0xF46CCC\n\n#define mmTPC5_CFG_QM_TENSOR_12_DIM_4_SIZE                           0xF46CD0\n\n#define mmTPC5_CFG_QM_TENSOR_12_DIM_4_STRIDE                         0xF46CD4\n\n#define mmTPC5_CFG_QM_TENSOR_13_BASE_ADDR_LOW                        0xF46CD8\n\n#define mmTPC5_CFG_QM_TENSOR_13_BASE_ADDR_HIGH                       0xF46CDC\n\n#define mmTPC5_CFG_QM_TENSOR_13_PADDING_VALUE                        0xF46CE0\n\n#define mmTPC5_CFG_QM_TENSOR_13_TENSOR_CONFIG                        0xF46CE4\n\n#define mmTPC5_CFG_QM_TENSOR_13_DIM_0_SIZE                           0xF46CE8\n\n#define mmTPC5_CFG_QM_TENSOR_13_DIM_0_STRIDE                         0xF46CEC\n\n#define mmTPC5_CFG_QM_TENSOR_13_DIM_1_SIZE                           0xF46CF0\n\n#define mmTPC5_CFG_QM_TENSOR_13_DIM_1_STRIDE                         0xF46CF4\n\n#define mmTPC5_CFG_QM_TENSOR_13_DIM_2_SIZE                           0xF46CF8\n\n#define mmTPC5_CFG_QM_TENSOR_13_DIM_2_STRIDE                         0xF46CFC\n\n#define mmTPC5_CFG_QM_TENSOR_13_DIM_3_SIZE                           0xF46D00\n\n#define mmTPC5_CFG_QM_TENSOR_13_DIM_3_STRIDE                         0xF46D04\n\n#define mmTPC5_CFG_QM_TENSOR_13_DIM_4_SIZE                           0xF46D08\n\n#define mmTPC5_CFG_QM_TENSOR_13_DIM_4_STRIDE                         0xF46D0C\n\n#define mmTPC5_CFG_QM_TENSOR_14_BASE_ADDR_LOW                        0xF46D10\n\n#define mmTPC5_CFG_QM_TENSOR_14_BASE_ADDR_HIGH                       0xF46D14\n\n#define mmTPC5_CFG_QM_TENSOR_14_PADDING_VALUE                        0xF46D18\n\n#define mmTPC5_CFG_QM_TENSOR_14_TENSOR_CONFIG                        0xF46D1C\n\n#define mmTPC5_CFG_QM_TENSOR_14_DIM_0_SIZE                           0xF46D20\n\n#define mmTPC5_CFG_QM_TENSOR_14_DIM_0_STRIDE                         0xF46D24\n\n#define mmTPC5_CFG_QM_TENSOR_14_DIM_1_SIZE                           0xF46D28\n\n#define mmTPC5_CFG_QM_TENSOR_14_DIM_1_STRIDE                         0xF46D2C\n\n#define mmTPC5_CFG_QM_TENSOR_14_DIM_2_SIZE                           0xF46D30\n\n#define mmTPC5_CFG_QM_TENSOR_14_DIM_2_STRIDE                         0xF46D34\n\n#define mmTPC5_CFG_QM_TENSOR_14_DIM_3_SIZE                           0xF46D38\n\n#define mmTPC5_CFG_QM_TENSOR_14_DIM_3_STRIDE                         0xF46D3C\n\n#define mmTPC5_CFG_QM_TENSOR_14_DIM_4_SIZE                           0xF46D40\n\n#define mmTPC5_CFG_QM_TENSOR_14_DIM_4_STRIDE                         0xF46D44\n\n#define mmTPC5_CFG_QM_TENSOR_15_BASE_ADDR_LOW                        0xF46D48\n\n#define mmTPC5_CFG_QM_TENSOR_15_BASE_ADDR_HIGH                       0xF46D4C\n\n#define mmTPC5_CFG_QM_TENSOR_15_PADDING_VALUE                        0xF46D50\n\n#define mmTPC5_CFG_QM_TENSOR_15_TENSOR_CONFIG                        0xF46D54\n\n#define mmTPC5_CFG_QM_TENSOR_15_DIM_0_SIZE                           0xF46D58\n\n#define mmTPC5_CFG_QM_TENSOR_15_DIM_0_STRIDE                         0xF46D5C\n\n#define mmTPC5_CFG_QM_TENSOR_15_DIM_1_SIZE                           0xF46D60\n\n#define mmTPC5_CFG_QM_TENSOR_15_DIM_1_STRIDE                         0xF46D64\n\n#define mmTPC5_CFG_QM_TENSOR_15_DIM_2_SIZE                           0xF46D68\n\n#define mmTPC5_CFG_QM_TENSOR_15_DIM_2_STRIDE                         0xF46D6C\n\n#define mmTPC5_CFG_QM_TENSOR_15_DIM_3_SIZE                           0xF46D70\n\n#define mmTPC5_CFG_QM_TENSOR_15_DIM_3_STRIDE                         0xF46D74\n\n#define mmTPC5_CFG_QM_TENSOR_15_DIM_4_SIZE                           0xF46D78\n\n#define mmTPC5_CFG_QM_TENSOR_15_DIM_4_STRIDE                         0xF46D7C\n\n#define mmTPC5_CFG_QM_SYNC_OBJECT_MESSAGE                            0xF46D80\n\n#define mmTPC5_CFG_QM_SYNC_OBJECT_ADDR                               0xF46D84\n\n#define mmTPC5_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xF46D88\n\n#define mmTPC5_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xF46D8C\n\n#define mmTPC5_CFG_QM_TID_BASE_DIM_0                                 0xF46D90\n\n#define mmTPC5_CFG_QM_TID_SIZE_DIM_0                                 0xF46D94\n\n#define mmTPC5_CFG_QM_TID_BASE_DIM_1                                 0xF46D98\n\n#define mmTPC5_CFG_QM_TID_SIZE_DIM_1                                 0xF46D9C\n\n#define mmTPC5_CFG_QM_TID_BASE_DIM_2                                 0xF46DA0\n\n#define mmTPC5_CFG_QM_TID_SIZE_DIM_2                                 0xF46DA4\n\n#define mmTPC5_CFG_QM_TID_BASE_DIM_3                                 0xF46DA8\n\n#define mmTPC5_CFG_QM_TID_SIZE_DIM_3                                 0xF46DAC\n\n#define mmTPC5_CFG_QM_TID_BASE_DIM_4                                 0xF46DB0\n\n#define mmTPC5_CFG_QM_TID_SIZE_DIM_4                                 0xF46DB4\n\n#define mmTPC5_CFG_QM_KERNEL_CONFIG                                  0xF46DB8\n\n#define mmTPC5_CFG_QM_KERNEL_ID                                      0xF46DBC\n\n#define mmTPC5_CFG_QM_SRF_0                                          0xF46DC0\n\n#define mmTPC5_CFG_QM_SRF_1                                          0xF46DC4\n\n#define mmTPC5_CFG_QM_SRF_2                                          0xF46DC8\n\n#define mmTPC5_CFG_QM_SRF_3                                          0xF46DCC\n\n#define mmTPC5_CFG_QM_SRF_4                                          0xF46DD0\n\n#define mmTPC5_CFG_QM_SRF_5                                          0xF46DD4\n\n#define mmTPC5_CFG_QM_SRF_6                                          0xF46DD8\n\n#define mmTPC5_CFG_QM_SRF_7                                          0xF46DDC\n\n#define mmTPC5_CFG_QM_SRF_8                                          0xF46DE0\n\n#define mmTPC5_CFG_QM_SRF_9                                          0xF46DE4\n\n#define mmTPC5_CFG_QM_SRF_10                                         0xF46DE8\n\n#define mmTPC5_CFG_QM_SRF_11                                         0xF46DEC\n\n#define mmTPC5_CFG_QM_SRF_12                                         0xF46DF0\n\n#define mmTPC5_CFG_QM_SRF_13                                         0xF46DF4\n\n#define mmTPC5_CFG_QM_SRF_14                                         0xF46DF8\n\n#define mmTPC5_CFG_QM_SRF_15                                         0xF46DFC\n\n#define mmTPC5_CFG_QM_SRF_16                                         0xF46E00\n\n#define mmTPC5_CFG_QM_SRF_17                                         0xF46E04\n\n#define mmTPC5_CFG_QM_SRF_18                                         0xF46E08\n\n#define mmTPC5_CFG_QM_SRF_19                                         0xF46E0C\n\n#define mmTPC5_CFG_QM_SRF_20                                         0xF46E10\n\n#define mmTPC5_CFG_QM_SRF_21                                         0xF46E14\n\n#define mmTPC5_CFG_QM_SRF_22                                         0xF46E18\n\n#define mmTPC5_CFG_QM_SRF_23                                         0xF46E1C\n\n#define mmTPC5_CFG_QM_SRF_24                                         0xF46E20\n\n#define mmTPC5_CFG_QM_SRF_25                                         0xF46E24\n\n#define mmTPC5_CFG_QM_SRF_26                                         0xF46E28\n\n#define mmTPC5_CFG_QM_SRF_27                                         0xF46E2C\n\n#define mmTPC5_CFG_QM_SRF_28                                         0xF46E30\n\n#define mmTPC5_CFG_QM_SRF_29                                         0xF46E34\n\n#define mmTPC5_CFG_QM_SRF_30                                         0xF46E38\n\n#define mmTPC5_CFG_QM_SRF_31                                         0xF46E3C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}