{
  "Top": "histogram",
  "RtlTop": "histogram",
  "RtlPrefix": "",
  "RtlSubPrefix": "histogram_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "in_r_address0",
          "name": "in_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_r_ce0",
          "name": "in_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "in_r_q0",
          "name": "in_r_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "hist": {
      "index": "1",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "hist_address0",
          "name": "hist_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_ce0",
          "name": "hist_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_we0",
          "name": "hist_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_d0",
          "name": "hist_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_address1",
          "name": "hist_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_ce1",
          "name": "hist_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "hist_q1",
          "name": "hist_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top histogram -name histogram"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "histogram"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "10244",
    "Latency": "10243"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "histogram",
    "Version": "1.0",
    "DisplayName": "Histogram",
    "Revision": "2114094203",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_histogram_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/zqy\/LLM4CHIP\/dataset\/pair_slow_fast\/New\/polybench\/histogram\/histogram_slow.c"],
    "Vhdl": [
      "impl\/vhdl\/histogram_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/histogram.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/histogram_flow_control_loop_pipe.v",
      "impl\/verilog\/histogram.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/histogram.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "in_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"in_r_address0": "DATA"},
      "ports": ["in_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "in_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"in_r_q0": "DATA"},
      "ports": ["in_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "in"
        }]
    },
    "hist_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"hist_address0": "DATA"},
      "ports": ["hist_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "hist"
        }]
    },
    "hist_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"hist_d0": "DATA"},
      "ports": ["hist_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "hist"
        }]
    },
    "hist_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"hist_address1": "DATA"},
      "ports": ["hist_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "hist"
        }]
    },
    "hist_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"hist_q1": "DATA"},
      "ports": ["hist_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "hist"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "in_r_address0": {
      "dir": "out",
      "width": "14"
    },
    "in_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "in_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "hist_address0": {
      "dir": "out",
      "width": "8"
    },
    "hist_ce0": {
      "dir": "out",
      "width": "1"
    },
    "hist_we0": {
      "dir": "out",
      "width": "1"
    },
    "hist_d0": {
      "dir": "out",
      "width": "32"
    },
    "hist_address1": {
      "dir": "out",
      "width": "8"
    },
    "hist_ce1": {
      "dir": "out",
      "width": "1"
    },
    "hist_q1": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "histogram"},
    "Info": {"histogram": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"histogram": {
        "Latency": {
          "LatencyBest": "10243",
          "LatencyAvg": "10243",
          "LatencyWorst": "10243",
          "PipelineII": "10244",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.272"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_6_1",
            "TripCount": "10240",
            "Latency": "10241",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "124",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "193",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-22 09:23:40 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
