

================================================================
== Vivado HLS Report for 'outer_product'
================================================================
* Date:           Tue Apr 14 19:36:14 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical-flow
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7v2000tfhg1761-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.522|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   53|   53|   53|   53|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- OUTER_OUTER_OUTER_INNER  |   51|   51|         3|          1|          1|    50|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   |
+---------------------+---------+-------+---------+---------+
|DSP                  |        -|      6|        -|        -|
|Expression           |        -|      -|        0|       38|
|FIFO                 |        -|      -|        -|        -|
|Instance             |        -|      -|        -|        -|
|Memory               |        -|      -|        -|        -|
|Multiplexer          |        -|      -|        -|      102|
|Register             |        -|      -|      202|        -|
+---------------------+---------+-------+---------+---------+
|Total                |        0|      6|      202|      140|
+---------------------+---------+-------+---------+---------+
|Available SLR        |      646|    540|   610800|   305400|
+---------------------+---------+-------+---------+---------+
|Utilization SLR (%)  |        0|      1|    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+
|Available            |     2584|   2160|  2443200|  1221600|
+---------------------+---------+-------+---------+---------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |optical_flow_mul_yd2_U39  |optical_flow_mul_yd2  |  i0 * i0  |
    |optical_flow_mul_yd2_U40  |optical_flow_mul_yd2  |  i0 * i0  |
    |optical_flow_mul_yd2_U41  |optical_flow_mul_yd2  |  i0 * i0  |
    |optical_flow_mul_yd2_U42  |optical_flow_mul_yd2  |  i0 * i1  |
    |optical_flow_mul_yd2_U43  |optical_flow_mul_yd2  |  i0 * i1  |
    |optical_flow_mul_yd2_U44  |optical_flow_mul_yd2  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_102_p2     |     +    |      0|  0|  15|           6|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_96_p2         |   icmp   |      0|  0|  11|           6|           5|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  38|          19|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |filtered_gradient_x_s_blk_n  |   9|          2|    1|          2|
    |filtered_gradient_y_s_blk_n  |   9|          2|    1|          2|
    |filtered_gradient_z_s_blk_n  |   9|          2|    1|          2|
    |indvar_flatten_reg_85        |   9|          2|    6|         12|
    |out_product_val_V_blk_n      |   9|          2|    1|          2|
    |real_start                   |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 102|         22|   15|         32|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   3|   0|    3|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |exitcond_flatten_reg_277                |   1|   0|    1|          0|
    |exitcond_flatten_reg_277_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_85                   |   6|   0|    6|          0|
    |start_once_reg                          |   1|   0|    1|          0|
    |tmp_10_reg_311                          |  31|   0|   31|          0|
    |tmp_1_reg_286                           |  31|   0|   31|          0|
    |tmp_4_reg_291                           |  31|   0|   31|          0|
    |tmp_6_reg_306                           |  31|   0|   31|          0|
    |tmp_7_reg_296                           |  31|   0|   31|          0|
    |tmp_s_reg_301                           |  31|   0|   31|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 202|   0|  202|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |     outer_product     | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |     outer_product     | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |     outer_product     | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |     outer_product     | return value |
|ap_done                        | out |    1| ap_ctrl_hs |     outer_product     | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |     outer_product     | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |     outer_product     | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |     outer_product     | return value |
|start_out                      | out |    1| ap_ctrl_hs |     outer_product     | return value |
|start_write                    | out |    1| ap_ctrl_hs |     outer_product     | return value |
|filtered_gradient_x_s_dout     |  in |   32|   ap_fifo  | filtered_gradient_x_s |    pointer   |
|filtered_gradient_x_s_empty_n  |  in |    1|   ap_fifo  | filtered_gradient_x_s |    pointer   |
|filtered_gradient_x_s_read     | out |    1|   ap_fifo  | filtered_gradient_x_s |    pointer   |
|filtered_gradient_y_s_dout     |  in |   32|   ap_fifo  | filtered_gradient_y_s |    pointer   |
|filtered_gradient_y_s_empty_n  |  in |    1|   ap_fifo  | filtered_gradient_y_s |    pointer   |
|filtered_gradient_y_s_read     | out |    1|   ap_fifo  | filtered_gradient_y_s |    pointer   |
|filtered_gradient_z_s_dout     |  in |   32|   ap_fifo  | filtered_gradient_z_s |    pointer   |
|filtered_gradient_z_s_empty_n  |  in |    1|   ap_fifo  | filtered_gradient_z_s |    pointer   |
|filtered_gradient_z_s_read     | out |    1|   ap_fifo  | filtered_gradient_z_s |    pointer   |
|out_product_val_V_din          | out |  191|   ap_fifo  |   out_product_val_V   |    pointer   |
|out_product_val_V_full_n       |  in |    1|   ap_fifo  |   out_product_val_V   |    pointer   |
|out_product_val_V_write        | out |    1|   ap_fifo  |   out_product_val_V   |    pointer   |
+-------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i191* @out_product_val_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @filtered_gradient_z_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @filtered_gradient_y_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @filtered_gradient_x_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.18ns)   --->   "br label %0" [optical_flow.cpp:233]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %entry ], [ %indvar_flatten_next, %.reset ]"   --->   Operation 11 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.12ns)   --->   "%exitcond_flatten = icmp eq i6 %indvar_flatten, -14"   --->   Operation 12 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.37ns)   --->   "%indvar_flatten_next = add i6 %indvar_flatten, 1"   --->   Operation 13 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %outer_product.exit, label %.reset"   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.52>
ST_3 : Operation 15 [1/1] (2.93ns)   --->   "%grad_x_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @filtered_gradient_x_s)" [optical_flow.cpp:238]   --->   Operation 15 'read' 'grad_x_V' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 16 [1/1] (2.93ns)   --->   "%grad_y_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @filtered_gradient_y_s)" [optical_flow.cpp:238]   --->   Operation 16 'read' 'grad_y_V' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 17 [1/1] (2.93ns)   --->   "%grad_z_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @filtered_gradient_z_s)" [optical_flow.cpp:238]   --->   Operation 17 'read' 'grad_z_V' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_38_i = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %grad_x_V, i32 14, i32 31)" [optical_flow.cpp:239]   --->   Operation 18 'partselect' 'tmp_38_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_40_i = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %grad_y_V, i32 14, i32 31)" [optical_flow.cpp:240]   --->   Operation 19 'partselect' 'tmp_40_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_42_i = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %grad_z_V, i32 14, i32 31)" [optical_flow.cpp:241]   --->   Operation 20 'partselect' 'tmp_42_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%OP1_V_cast_i = sext i18 %tmp_38_i to i36" [optical_flow.cpp:243]   --->   Operation 21 'sext' 'OP1_V_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (5.59ns)   --->   "%p_Val2_3 = mul i36 %OP1_V_cast_i, %OP1_V_cast_i" [optical_flow.cpp:243]   --->   Operation 22 'mul' 'p_Val2_3' <Predicate = (!exitcond_flatten)> <Delay = 5.59> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i36.i32.i32(i36 %p_Val2_3, i32 5, i32 35)" [optical_flow.cpp:243]   --->   Operation 23 'partselect' 'tmp_1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%OP1_V_1_cast_i = sext i18 %tmp_40_i to i36" [optical_flow.cpp:244]   --->   Operation 24 'sext' 'OP1_V_1_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (5.59ns)   --->   "%p_Val2_4 = mul i36 %OP1_V_1_cast_i, %OP1_V_1_cast_i" [optical_flow.cpp:244]   --->   Operation 25 'mul' 'p_Val2_4' <Predicate = (!exitcond_flatten)> <Delay = 5.59> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i36.i32.i32(i36 %p_Val2_4, i32 5, i32 35)" [optical_flow.cpp:244]   --->   Operation 26 'partselect' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%OP1_V_2_cast_i = sext i18 %tmp_42_i to i36" [optical_flow.cpp:245]   --->   Operation 27 'sext' 'OP1_V_2_cast_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (5.59ns)   --->   "%p_Val2_5 = mul i36 %OP1_V_2_cast_i, %OP1_V_2_cast_i" [optical_flow.cpp:245]   --->   Operation 28 'mul' 'p_Val2_5' <Predicate = (!exitcond_flatten)> <Delay = 5.59> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_7 = call i31 @_ssdm_op_PartSelect.i31.i36.i32.i32(i36 %p_Val2_5, i32 5, i32 35)" [optical_flow.cpp:245]   --->   Operation 29 'partselect' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (5.59ns)   --->   "%p_Val2_6 = mul i36 %OP1_V_cast_i, %OP1_V_1_cast_i" [optical_flow.cpp:246]   --->   Operation 30 'mul' 'p_Val2_6' <Predicate = (!exitcond_flatten)> <Delay = 5.59> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_s = call i31 @_ssdm_op_PartSelect.i31.i36.i32.i32(i36 %p_Val2_6, i32 5, i32 35)" [optical_flow.cpp:246]   --->   Operation 31 'partselect' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (5.59ns)   --->   "%p_Val2_7 = mul i36 %OP1_V_cast_i, %OP1_V_2_cast_i" [optical_flow.cpp:247]   --->   Operation 32 'mul' 'p_Val2_7' <Predicate = (!exitcond_flatten)> <Delay = 5.59> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_6 = call i31 @_ssdm_op_PartSelect.i31.i36.i32.i32(i36 %p_Val2_7, i32 5, i32 35)" [optical_flow.cpp:247]   --->   Operation 33 'partselect' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (5.59ns)   --->   "%p_Val2_8 = mul i36 %OP1_V_1_cast_i, %OP1_V_2_cast_i" [optical_flow.cpp:248]   --->   Operation 34 'mul' 'p_Val2_8' <Predicate = (!exitcond_flatten)> <Delay = 5.59> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i36.i32.i32(i36 %p_Val2_8, i32 5, i32 35)" [optical_flow.cpp:248]   --->   Operation 35 'partselect' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.93>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @OUTER_OUTER_OUTER_IN)"   --->   Operation 36 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str15) nounwind" [optical_flow.cpp:236]   --->   Operation 37 'specloopname' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_36_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [optical_flow.cpp:236]   --->   Operation 38 'specregionbegin' 'tmp_36_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [optical_flow.cpp:237]   --->   Operation 39 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_2 = sext i31 %tmp_1 to i32" [optical_flow.cpp:243]   --->   Operation 40 'sext' 'tmp_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_5 = sext i31 %tmp_4 to i32" [optical_flow.cpp:244]   --->   Operation 41 'sext' 'tmp_5' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8 = sext i31 %tmp_7 to i32" [optical_flow.cpp:245]   --->   Operation 42 'sext' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = sext i31 %tmp_s to i32" [optical_flow.cpp:246]   --->   Operation 43 'sext' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = sext i31 %tmp_6 to i32" [optical_flow.cpp:247]   --->   Operation 44 'sext' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_11 = call i191 @_ssdm_op_BitConcatenate.i191.i31.i32.i32.i32.i32.i32(i31 %tmp_10, i32 %tmp_9, i32 %tmp_3, i32 %tmp_8, i32 %tmp_5, i32 %tmp_2)" [optical_flow.cpp:248]   --->   Operation 45 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.93ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i191P(i191* @out_product_val_V, i191 %tmp_11)" [./../host/typedefs.h:44->optical_flow.cpp:249]   --->   Operation 46 'write' <Predicate = (!exitcond_flatten)> <Delay = 2.93> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_36_i)" [optical_flow.cpp:250]   --->   Operation 47 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 48 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 49 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ filtered_gradient_x_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ filtered_gradient_y_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ filtered_gradient_z_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ out_product_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6          (specinterface  ) [ 000000]
StgValue_7          (specinterface  ) [ 000000]
StgValue_8          (specinterface  ) [ 000000]
StgValue_9          (specinterface  ) [ 000000]
StgValue_10         (br             ) [ 011110]
indvar_flatten      (phi            ) [ 001000]
exitcond_flatten    (icmp           ) [ 001110]
indvar_flatten_next (add            ) [ 011110]
StgValue_14         (br             ) [ 000000]
grad_x_V            (read           ) [ 000000]
grad_y_V            (read           ) [ 000000]
grad_z_V            (read           ) [ 000000]
tmp_38_i            (partselect     ) [ 000000]
tmp_40_i            (partselect     ) [ 000000]
tmp_42_i            (partselect     ) [ 000000]
OP1_V_cast_i        (sext           ) [ 000000]
p_Val2_3            (mul            ) [ 000000]
tmp_1               (partselect     ) [ 001010]
OP1_V_1_cast_i      (sext           ) [ 000000]
p_Val2_4            (mul            ) [ 000000]
tmp_4               (partselect     ) [ 001010]
OP1_V_2_cast_i      (sext           ) [ 000000]
p_Val2_5            (mul            ) [ 000000]
tmp_7               (partselect     ) [ 001010]
p_Val2_6            (mul            ) [ 000000]
tmp_s               (partselect     ) [ 001010]
p_Val2_7            (mul            ) [ 000000]
tmp_6               (partselect     ) [ 001010]
p_Val2_8            (mul            ) [ 000000]
tmp_10              (partselect     ) [ 001010]
StgValue_36         (specloopname   ) [ 000000]
StgValue_37         (specloopname   ) [ 000000]
tmp_36_i            (specregionbegin) [ 000000]
StgValue_39         (specpipeline   ) [ 000000]
tmp_2               (sext           ) [ 000000]
tmp_5               (sext           ) [ 000000]
tmp_8               (sext           ) [ 000000]
tmp_3               (sext           ) [ 000000]
tmp_9               (sext           ) [ 000000]
tmp_11              (bitconcatenate ) [ 000000]
StgValue_46         (write          ) [ 000000]
empty               (specregionend  ) [ 000000]
StgValue_48         (br             ) [ 011110]
StgValue_49         (ret            ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="filtered_gradient_x_s">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_gradient_x_s"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filtered_gradient_y_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_gradient_y_s"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filtered_gradient_z_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filtered_gradient_z_s"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_product_val_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_product_val_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i36.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUTER_OUTER_OUTER_IN"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i191.i31.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i191P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="grad_x_V_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="grad_x_V/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grad_y_V_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="grad_y_V/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grad_z_V_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="grad_z_V/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_46_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="191" slack="0"/>
<pin id="81" dir="0" index="2" bw="191" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_46/4 "/>
</bind>
</comp>

<comp id="85" class="1005" name="indvar_flatten_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="1"/>
<pin id="87" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="indvar_flatten_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="exitcond_flatten_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="6" slack="0"/>
<pin id="98" dir="0" index="1" bw="6" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_next_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_38_i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="18" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="0" index="3" bw="6" slack="0"/>
<pin id="113" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38_i/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_40_i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="18" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="5" slack="0"/>
<pin id="122" dir="0" index="3" bw="6" slack="0"/>
<pin id="123" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40_i/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_42_i_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="18" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="0" index="3" bw="6" slack="0"/>
<pin id="133" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42_i/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="OP1_V_cast_i_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="18" slack="0"/>
<pin id="140" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast_i/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="0"/>
<pin id="144" dir="0" index="1" bw="36" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="7" slack="0"/>
<pin id="147" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="OP1_V_1_cast_i_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="18" slack="0"/>
<pin id="153" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_cast_i/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_4_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="31" slack="0"/>
<pin id="157" dir="0" index="1" bw="36" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="0" index="3" bw="7" slack="0"/>
<pin id="160" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="OP1_V_2_cast_i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="18" slack="0"/>
<pin id="166" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2_cast_i/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_7_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="31" slack="0"/>
<pin id="170" dir="0" index="1" bw="36" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="0" index="3" bw="7" slack="0"/>
<pin id="173" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_s_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="31" slack="0"/>
<pin id="179" dir="0" index="1" bw="36" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="0" index="3" bw="7" slack="0"/>
<pin id="182" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_6_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="0" index="1" bw="36" slack="0"/>
<pin id="189" dir="0" index="2" bw="4" slack="0"/>
<pin id="190" dir="0" index="3" bw="7" slack="0"/>
<pin id="191" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_10_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="31" slack="0"/>
<pin id="197" dir="0" index="1" bw="36" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="0" index="3" bw="7" slack="0"/>
<pin id="200" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="31" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_5_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_8_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_9_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="31" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_11_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="191" slack="0"/>
<pin id="221" dir="0" index="1" bw="31" slack="1"/>
<pin id="222" dir="0" index="2" bw="31" slack="0"/>
<pin id="223" dir="0" index="3" bw="31" slack="0"/>
<pin id="224" dir="0" index="4" bw="31" slack="0"/>
<pin id="225" dir="0" index="5" bw="31" slack="0"/>
<pin id="226" dir="0" index="6" bw="31" slack="0"/>
<pin id="227" dir="1" index="7" bw="191" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="235" class="1007" name="p_Val2_3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="18" slack="0"/>
<pin id="237" dir="0" index="1" bw="18" slack="0"/>
<pin id="238" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_3/3 "/>
</bind>
</comp>

<comp id="242" class="1007" name="p_Val2_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="18" slack="0"/>
<pin id="244" dir="0" index="1" bw="18" slack="0"/>
<pin id="245" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/3 "/>
</bind>
</comp>

<comp id="249" class="1007" name="p_Val2_5_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="18" slack="0"/>
<pin id="251" dir="0" index="1" bw="18" slack="0"/>
<pin id="252" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/3 "/>
</bind>
</comp>

<comp id="256" class="1007" name="p_Val2_6_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="18" slack="0"/>
<pin id="258" dir="0" index="1" bw="18" slack="0"/>
<pin id="259" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="263" class="1007" name="p_Val2_7_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="18" slack="0"/>
<pin id="265" dir="0" index="1" bw="18" slack="0"/>
<pin id="266" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="270" class="1007" name="p_Val2_8_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="18" slack="0"/>
<pin id="272" dir="0" index="1" bw="18" slack="0"/>
<pin id="273" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="exitcond_flatten_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="1"/>
<pin id="279" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="281" class="1005" name="indvar_flatten_next_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="6" slack="0"/>
<pin id="283" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_1_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="31" slack="1"/>
<pin id="288" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_4_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="31" slack="1"/>
<pin id="293" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_7_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="31" slack="1"/>
<pin id="298" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_s_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="31" slack="1"/>
<pin id="303" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_6_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="31" slack="1"/>
<pin id="308" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="311" class="1005" name="tmp_10_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="31" slack="1"/>
<pin id="313" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="26" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="56" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="89" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="89" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="60" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="66" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="72" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="141"><net_src comp="108" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="34" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="36" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="154"><net_src comp="118" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="155" pin=3"/></net>

<net id="167"><net_src comp="128" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="183"><net_src comp="34" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="177" pin=3"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="216" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="213" pin="1"/><net_sink comp="219" pin=3"/></net>

<net id="231"><net_src comp="210" pin="1"/><net_sink comp="219" pin=4"/></net>

<net id="232"><net_src comp="207" pin="1"/><net_sink comp="219" pin=5"/></net>

<net id="233"><net_src comp="204" pin="1"/><net_sink comp="219" pin=6"/></net>

<net id="234"><net_src comp="219" pin="7"/><net_sink comp="78" pin=2"/></net>

<net id="239"><net_src comp="138" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="138" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="246"><net_src comp="151" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="151" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="242" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="253"><net_src comp="164" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="164" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="260"><net_src comp="138" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="151" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="267"><net_src comp="138" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="164" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="274"><net_src comp="151" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="164" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="270" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="280"><net_src comp="96" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="102" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="289"><net_src comp="142" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="294"><net_src comp="155" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="299"><net_src comp="168" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="304"><net_src comp="177" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="309"><net_src comp="186" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="314"><net_src comp="195" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="219" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filtered_gradient_x_s | {}
	Port: filtered_gradient_y_s | {}
	Port: filtered_gradient_z_s | {}
	Port: out_product_val_V | {4 }
 - Input state : 
	Port: outer_product : filtered_gradient_x_s | {3 }
	Port: outer_product : filtered_gradient_y_s | {3 }
	Port: outer_product : filtered_gradient_z_s | {3 }
	Port: outer_product : out_product_val_V | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_14 : 2
	State 3
		OP1_V_cast_i : 1
		p_Val2_3 : 2
		tmp_1 : 3
		OP1_V_1_cast_i : 1
		p_Val2_4 : 2
		tmp_4 : 3
		OP1_V_2_cast_i : 1
		p_Val2_5 : 2
		tmp_7 : 3
		p_Val2_6 : 2
		tmp_s : 3
		p_Val2_7 : 2
		tmp_6 : 3
		p_Val2_8 : 2
		tmp_10 : 3
	State 4
		tmp_11 : 1
		StgValue_46 : 2
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|    add   | indvar_flatten_next_fu_102 |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_96   |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|          |       p_Val2_3_fu_235      |    1    |    0    |    0    |
|          |       p_Val2_4_fu_242      |    1    |    0    |    0    |
|    mul   |       p_Val2_5_fu_249      |    1    |    0    |    0    |
|          |       p_Val2_6_fu_256      |    1    |    0    |    0    |
|          |       p_Val2_7_fu_263      |    1    |    0    |    0    |
|          |       p_Val2_8_fu_270      |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     grad_x_V_read_fu_60    |    0    |    0    |    0    |
|   read   |     grad_y_V_read_fu_66    |    0    |    0    |    0    |
|          |     grad_z_V_read_fu_72    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |   StgValue_46_write_fu_78  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_38_i_fu_108      |    0    |    0    |    0    |
|          |       tmp_40_i_fu_118      |    0    |    0    |    0    |
|          |       tmp_42_i_fu_128      |    0    |    0    |    0    |
|          |        tmp_1_fu_142        |    0    |    0    |    0    |
|partselect|        tmp_4_fu_155        |    0    |    0    |    0    |
|          |        tmp_7_fu_168        |    0    |    0    |    0    |
|          |        tmp_s_fu_177        |    0    |    0    |    0    |
|          |        tmp_6_fu_186        |    0    |    0    |    0    |
|          |        tmp_10_fu_195       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     OP1_V_cast_i_fu_138    |    0    |    0    |    0    |
|          |    OP1_V_1_cast_i_fu_151   |    0    |    0    |    0    |
|          |    OP1_V_2_cast_i_fu_164   |    0    |    0    |    0    |
|   sext   |        tmp_2_fu_204        |    0    |    0    |    0    |
|          |        tmp_5_fu_207        |    0    |    0    |    0    |
|          |        tmp_8_fu_210        |    0    |    0    |    0    |
|          |        tmp_3_fu_213        |    0    |    0    |    0    |
|          |        tmp_9_fu_216        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_11_fu_219       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    6    |    0    |    26   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  exitcond_flatten_reg_277 |    1   |
|indvar_flatten_next_reg_281|    6   |
|   indvar_flatten_reg_85   |    6   |
|       tmp_10_reg_311      |   31   |
|       tmp_1_reg_286       |   31   |
|       tmp_4_reg_291       |   31   |
|       tmp_6_reg_306       |   31   |
|       tmp_7_reg_296       |   31   |
|       tmp_s_reg_301       |   31   |
+---------------------------+--------+
|           Total           |   199  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |    0   |   26   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   199  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   199  |   26   |
+-----------+--------+--------+--------+
