# 316_stopwatch
Verilog implementation, testbench, and constraints for a 4-mode stopwatch


ANATOMY OF STOPWATCH_SM
@61, @100, @227 - display fsm (lab 4) define/states/sequential
@68, @122, @227 - controller fsm define/states/sequential
@142 upcounter / @194 downcounter

Video implementation can be found at
# http://www.youtube.com/watch?v=eKGfiuE-65Y
