<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: chips/p9/procedures/xml/attribute_info/pervasive_attributes.xml $ -->
<!--                                                                        -->
<!-- IBM CONFIDENTIAL                                                       -->
<!--                                                                        -->
<!-- EKB Project                                                            -->
<!--                                                                        -->
<!-- COPYRIGHT 2015,2016                                                    -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- The source code for this program is not published or otherwise         -->
<!-- divested of its trade secrets, irrespective of what has been           -->
<!-- deposited with the U.S. Copyright Office.                              -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- This is an automatically generated file. -->
<!-- File: pervasive_attributes.xml. -->
<!-- XML file specifying attributes used by HW Procedures. Attributes are taken from model pervasive -->
<!--pervasive_attributes.xml-->
<attributes>

<attribute>
  <id>ATTR_CLOCK_PLL_MUX</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>setup clock mux settings</description>
  <valueType>uint32</valueType>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_CLOCK_PLL_MUX0</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Clock Mux#0 settings</description>
  <valueType>uint8</valueType>
  <writeable/> 
</attribute>

<attribute>
  <id>ATTR_I2C_BUS_DIV_REF</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Ref clock I2C bus divider consumed by code running out of OTPROM</description>
  <valueType>uint16</valueType>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_FUNCTIONAL_EQ_EC_VALID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates the validitiy of FW functional EQ/EQ register</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_EQ_GARD</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Capturing EQ Gard value</description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_EC_GARD</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Capturing EC Gard Value</description>
  <valueType>uint32</valueType>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_I2C_BUS_DIV_REF_VALID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates the validity of ref clock I2C bus divider consumed by
      code running out of OTPROM</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_FW_MODE_FLAGS_VALID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates the validity of FW flags. Ex: ISTEP_MODE,
      SBE_RUNTIME_MODE, MPIPL_MODE, SP_MODE, SBE_FFDC_ENABLE</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_ISTEP_MODE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates istep IPL</description>
  <valueType>uint8</valueType>
  <enum>NON_IPL = 0x0,IPL = 0x1</enum>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_SBE_RUNTIME_MODE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates that SBE should go directly to runtime functionality</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_IS_SP_MODE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates whether we are connected to FSP or not</description>
  <valueType>uint8</valueType>
  <enum>FSP_LESS = 0x0,FSP = 0x1</enum>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_SBE_FFDC_ENABLE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates whether SBE should collect FFDC</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_SBE_INTERNAL_FFDC_ENABLE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates that the SBE should send back internal FFDC on any
      chipOp failure response</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_BOOT_FREQUENCY_VALID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates if BOOT_FREQ_MULT and NEST_PLL_BUCKET
      are valid</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_NEST_PLL_BUCKET</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>Select Nest I2C and pll setting from one of the supported frequencies</description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_BOOT_FREQ_MULT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>EQ boot frequency multiplier</description>
  <valueType>uint16</valueType>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_HWP_CONTROL_FLAGS_VALID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates if HWP control flags
      are valid</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_RISK_LEVEL</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>HWP/Init "risk level" enabled. Used by HB to pass to HB driven
      HWPs</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_DISABLE_HBBL_VECTORS</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>BootLoader HWP flag to not place 12K exception vectors.
  This flag is only applicable when security is disabled.</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_CHIP_SELECTION_VALID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates that master/slave, node/chip selection attributes
  are valid</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_CHIP_SELECTION</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>master/slave bit</description>
  <valueType>uint8</valueType>
  <enum>MASTER = 0x0,SLAVE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_NODE_POS</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicate the node position in FSP based systems (unused in Spless systems)</description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_CHIP_POS</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicate the chip position</description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_SCRATCH6_VALID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicate if scratch reg6 bits are valid</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_SCRATCH7_VALID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicate if scratch reg7 bits are valid</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_BACKUP_SEEPROM_SELECT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Set with Primary SEEPROM</description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_BOOT_FLAGS</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>Switch to using a flag to indicate SEEPROM side SBE</description>
  <valueType>uint32</valueType>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_BOOT_FREQ</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>EQ boot frequency</description>
  <valueType>uint32</valueType>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_BOOT_FMULT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>EQ boot frequency multiplier</description>
  <valueType>uint16</valueType>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_BRANCH_PIBMEM_ADDR</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_CHIP_REGIONS_TO_ENABLE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint32</valueType>
</attribute>

<attribute>
  <id>ATTR_DEVICE_ID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_ECID</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint64</valueType>
</attribute>

<attribute>
  <id>ATTR_I2C_BUS_DIV_NEST</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>I2C Bus speed based on nest freq, ref clock</description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_LEN_OF_SEEPROM_DATA</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_MB_BIT_RATE_DIVISOR_PLL</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_MB_BIT_RATE_DIVISOR_REFCLK</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_MC_SYNC_MODE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>MC mesh to use Nest mesh or not</description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_PG</id>
  <targetType>TARGET_TYPE_PERV</targetType>
  <description>Chiplet Partial good info attribute. Provided by Ring scans</description>
  <valueType>uint32</valueType>
</attribute>

<attribute>
  <id>ATTR_PROC_PB_BNDY_DMIPLL_DATA</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Ring image for pb_bndy_dmipll ring creator: platform firmware notes:</description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_PROC_PB_BNDY_DMIPLL_FOR_DCCAL_DATA</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Ring image for pb_bndy_dmipll ring for DC cal creator: platform firmware notes:</description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_PROC_PERV_BNDY_PLL_DATA</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Ring image for perv_bndy_pll ring containing filter plls and xb_pll,nest_pll creator: platform firmware notes:</description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_PROC_SBE_MASTER_CHIP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates if SBE on this chip is serving as hosboot drawer master</description>
  <valueType>uint8</valueType>
  <enum>FALSE = 0x0,TRUE = 0x1</enum>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_SBE_SEEPROM_I2C_DEVICE_ADDRESS</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint64</valueType>
</attribute>

<attribute>
  <id>ATTR_SBE_SEEPROM_I2C_PORT</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint64</valueType>
</attribute>

<attribute>
  <id>ATTR_START_PIBMEM_ADDR</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_START_SEEPROM_ADDR</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_WAIT_N0</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_WAIT_N1</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_WAIT_N2</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_WAIT_N3</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description></description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_SYS_FORCE_ALL_CORES</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>Indicate that p9_sbe_select_ex should force selection to ALL good
    EX chiplets having good cores even if only a single EX chiplet mode is executed.
  </description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_MASTER_CORE</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates the master boot core chiplet selected by p9_sbe_select_ex.
  </description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_MASTER_EX</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Indicates the EX targert associated with the master boot core selected
    by p9_sbe_select_ex.
  </description>
  <valueType>uint8</valueType>
  <persistRuntime/>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_SDISN_SETUP</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Sdis_n set or clear : flushing LCBES condition woraround</description>
  <valueType>uint8</valueType>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_SECURITY_ENABLE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>Holds the state of Security Access Bit (SAB)</description>
  <valueType>uint8</valueType>
  <platInit/>
  <writeable/>
</attribute> 

<attribute>
  <id>ATTR_SECURITY_MODE</id>
  <targetType>TARGET_TYPE_SYSTEM</targetType>
  <description>If SBE image has ATTR_SECURITY_MODE == 0b1, then leave SAB bit as is
  Else ATTR_SECURITY_MODE == 0b0, then clear the SAB bit</description>
  <valueType>uint8</valueType>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_PFET_OFF_CONTROLS</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>To disable force pfet off control from fuse status</description>
  <valueType>uint32</valueType>
  <platInit/>
</attribute>

<attribute>
  <id>ATTR_PERV_CTRL0_SHADOW</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Flush value for Perv_ctrl0</description>
  <valueType>uint32</valueType>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_PERV_CTRL1_SHADOW</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Flush value of Perv_ctrl1</description>
  <valueType>uint32</valueType>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_ROOT_CTRL0_SHADOW</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Flush value for Root_ctrl0</description>
  <valueType>uint32</valueType>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_ROOT_CTRL1_SHADOW</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Flush value for Root_ctrl1</description>
  <valueType>uint32</valueType>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_ROOT_CTRL2_SHADOW</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Flush value for Root_ctrl2</description>
  <valueType>uint32</valueType>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_ROOT_CTRL3_SHADOW</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Flush value of Root_ctrl3</description>
  <valueType>uint32</valueType>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_ROOT_CTRL4_SHADOW</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Flush value for Root_ctrl4</description>
  <valueType>uint32</valueType>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_ROOT_CTRL5_SHADOW</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Flush value for Root_ctrl5</description>
  <valueType>uint32</valueType>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_ROOT_CTRL6_SHADOW</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Flush value for Root_ctrl6</description>
  <valueType>uint32</valueType>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_ROOT_CTRL7_SHADOW</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Flush value for Root_ctrl7</description>
  <valueType>uint32</valueType>
  <platInit/>
  <writeable/>
</attribute>

<attribute>
  <id>ATTR_ROOT_CTRL8_SHADOW</id>
  <targetType>TARGET_TYPE_PROC_CHIP</targetType>
  <description>Flush value for Root_ctrl8</description>
  <valueType>uint32</valueType>
  <platInit/>
  <writeable/>
</attribute>

</attributes>
