
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: D:\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.1

Hostname: EYE-02

Implementation : rev_1

# Written on Mon Sep 28 15:06:01 2020

##### DESIGN INFO #######################################################

Top View:                "video_top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                                            Ending                                                                   |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                              System                                                                   |     0.336            |     No paths         |     No paths         |     No paths                         
System                                                              video_top|pix_clk                                                        |     13.104           |     No paths         |     No paths         |     No paths                         
System                                                              video_top|I_clk                                                          |     4.504            |     No paths         |     No paths         |     No paths                         
System                                                              _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock          |     6.667            |     No paths         |     No paths         |     No paths                         
System                                                              _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock          |     6.667            |     No paths         |     No paths         |     No paths                         
System                                                              _~ddr_phy_data_io_DDR3_Memory_Interface_Top_0_|dqsr90_inferred_clock     |     No paths         |     No paths         |     6.667            |     No paths                         
System                                                              _~ddr_phy_data_io_DDR3_Memory_Interface_Top_|dqsr90_inferred_clock       |     No paths         |     No paths         |     6.667            |     No paths                         
System                                                              _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                       |     5.664            |     No paths         |     No paths         |     No paths                         
video_top|pix_clk                                                   video_top|pix_clk                                                        |     13.104           |     13.104           |     No paths         |     6.552                            
video_top|pix_clk                                                   _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock          |     Diff grp         |     No paths         |     No paths         |     No paths                         
video_top|I_clk                                                     System                                                                   |     4.504            |     No paths         |     No paths         |     No paths                         
video_top|I_clk                                                     video_top|pix_clk                                                        |     Diff grp         |     No paths         |     No paths         |     No paths                         
video_top|I_clk                                                     video_top|I_clk                                                          |     4.504            |     No paths         |     No paths         |     No paths                         
video_top|I_clk                                                     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock          |     Diff grp         |     No paths         |     No paths         |     No paths                         
video_top|I_clk                                                     pll_8bit_2lane|clkout_inferred_clock                                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
video_top|I_clk                                                     _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     System                                                                   |     6.667            |     No paths         |     No paths         |     No paths                         
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     video_top|pix_clk                                                        |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     video_top|I_clk                                                          |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock          |     6.667            |     6.667            |     No paths         |     3.333                            
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_x4i_inferred_clock          |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock     pll_8bit_2lane|clkout_inferred_clock                                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_8bit_2lane|clkout_inferred_clock                                _~ddr_phy_top_DDR3_Memory_Interface_Top_|clk_out_inferred_clock          |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_8bit_2lane|clkout_inferred_clock                                pll_8bit_2lane|clkout_inferred_clock                                     |     5.593            |     5.593            |     No paths         |     2.797                            
pll_8bit_2lane|clkout_inferred_clock                                _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                  pll_8bit_2lane|clkout_inferred_clock                                     |     Diff grp         |     No paths         |     No paths         |     No paths                         
_~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                  _~idesx4_DPHY_RX_TOP__|clk_byte_out_inferred_clock                       |     5.664            |     5.664            |     No paths         |     No paths                         
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                       System                                                                   |     0.666            |     No paths         |     No paths         |     No paths                         
_~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                       _~DPHY_RX_DPHY_RX_TOP__|HS_CLK_inferred_clock                            |     0.666            |     No paths         |     No paths         |     No paths                         
========================================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:IO_csi_sda
p:IO_ddr_dq[0] (bidir end point)
p:IO_ddr_dq[0] (bidir start point)
p:IO_ddr_dq[1] (bidir end point)
p:IO_ddr_dq[1] (bidir start point)
p:IO_ddr_dq[2] (bidir end point)
p:IO_ddr_dq[2] (bidir start point)
p:IO_ddr_dq[3] (bidir end point)
p:IO_ddr_dq[3] (bidir start point)
p:IO_ddr_dq[4] (bidir end point)
p:IO_ddr_dq[4] (bidir start point)
p:IO_ddr_dq[5] (bidir end point)
p:IO_ddr_dq[5] (bidir start point)
p:IO_ddr_dq[6] (bidir end point)
p:IO_ddr_dq[6] (bidir start point)
p:IO_ddr_dq[7] (bidir end point)
p:IO_ddr_dq[7] (bidir start point)
p:IO_ddr_dq[8] (bidir end point)
p:IO_ddr_dq[8] (bidir start point)
p:IO_ddr_dq[9] (bidir end point)
p:IO_ddr_dq[9] (bidir start point)
p:IO_ddr_dq[10] (bidir end point)
p:IO_ddr_dq[10] (bidir start point)
p:IO_ddr_dq[11] (bidir end point)
p:IO_ddr_dq[11] (bidir start point)
p:IO_ddr_dq[12] (bidir end point)
p:IO_ddr_dq[12] (bidir start point)
p:IO_ddr_dq[13] (bidir end point)
p:IO_ddr_dq[13] (bidir start point)
p:IO_ddr_dq[14] (bidir end point)
p:IO_ddr_dq[14] (bidir start point)
p:IO_ddr_dq[15] (bidir end point)
p:IO_ddr_dq[15] (bidir start point)
p:IO_ddr_dqs[0] (bidir end point)
p:IO_ddr_dqs[0] (bidir start point)
p:IO_ddr_dqs[1] (bidir end point)
p:IO_ddr_dqs[1] (bidir start point)
p:IO_ddr_dqs_n[0] (bidir end point)
p:IO_ddr_dqs_n[0] (bidir start point)
p:IO_ddr_dqs_n[1] (bidir end point)
p:IO_ddr_dqs_n[1] (bidir start point)
p:I_CSI_CKN
p:I_CSI_CKP
p:I_CSI_D0N
p:I_CSI_D0P
p:I_CSI_D1N
p:I_CSI_D1P
p:I_CSI_LP0[0] (bidir end point)
p:I_CSI_LP0[0] (bidir start point)
p:I_CSI_LP0[1] (bidir end point)
p:I_CSI_LP0[1] (bidir start point)
p:I_CSI_LP1[0] (bidir end point)
p:I_CSI_LP1[0] (bidir start point)
p:I_CSI_LP1[1] (bidir end point)
p:I_CSI_LP1[1] (bidir start point)
p:I_CSI_LPCLK[0] (bidir end point)
p:I_CSI_LPCLK[0] (bidir start point)
p:I_CSI_LPCLK[1] (bidir end point)
p:I_CSI_LPCLK[1] (bidir start point)
p:I_clk_27m
p:I_key1
p:I_rst_n
p:I_sw1
p:O_csi_pwdn
p:O_csi_resetb
p:O_csi_scl
p:O_ddr_addr[0]
p:O_ddr_addr[1]
p:O_ddr_addr[2]
p:O_ddr_addr[3]
p:O_ddr_addr[4]
p:O_ddr_addr[5]
p:O_ddr_addr[6]
p:O_ddr_addr[7]
p:O_ddr_addr[8]
p:O_ddr_addr[9]
p:O_ddr_addr[10]
p:O_ddr_addr[11]
p:O_ddr_addr[12]
p:O_ddr_addr[13]
p:O_ddr_ba[0]
p:O_ddr_ba[1]
p:O_ddr_ba[2]
p:O_ddr_cas_n
p:O_ddr_cke
p:O_ddr_clk
p:O_ddr_clk_n
p:O_ddr_cs_n
p:O_ddr_dqm[0]
p:O_ddr_dqm[1]
p:O_ddr_odt
p:O_ddr_ras_n
p:O_ddr_reset_n
p:O_ddr_we_n
p:O_gpio[0]
p:O_gpio[1]
p:O_led[0]
p:O_led[1]
p:O_led[2]
p:O_led[3]
p:O_tmds_clk_p
p:O_tmds_data_p[0]
p:O_tmds_data_p[1]
p:O_tmds_data_p[2]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
