$date
	Sun Mar  2 20:38:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module cpu_tb $end
$var wire 5 ! stall [4:0] $end
$var wire 32 " memwb_wdata [31:0] $end
$var wire 1 # memwb_wb_reg_wr $end
$var wire 5 $ memwb_rd [4:0] $end
$var wire 5 % flush [4:0] $end
$var wire 1 & exmem_wb_reg_wr $end
$var wire 5 ' exmem_rd [4:0] $end
$var wire 32 ( exmem_alu [31:0] $end
$var reg 1 ) clk $end
$var reg 1 * rst $end
$scope module d_mem $end
$var wire 32 + addr [31:0] $end
$var wire 1 ) clk $end
$var wire 1 * rst $end
$var wire 32 , wdata_i [31:0] $end
$var wire 4 - unique_f3 [3:0] $end
$var wire 1 . mem_wr_i $end
$var wire 1 / mem_re_i $end
$var wire 3 0 mem_f3_i [2:0] $end
$var reg 32 1 data [31:0] $end
$upscope $end
$scope module ex_mem_reg_0 $end
$var wire 1 ) clk $end
$var wire 1 * rst $end
$var wire 5 2 stall_i [4:0] $end
$var wire 32 3 wdata_i [31:0] $end
$var wire 1 4 wb_reg_wr_i $end
$var wire 1 5 wb_mem_sel_i $end
$var wire 5 6 rd_i [4:0] $end
$var wire 1 7 mem_wr_i $end
$var wire 1 8 mem_re_i $end
$var wire 3 9 mem_f3_i [2:0] $end
$var wire 32 : alu_i [31:0] $end
$var reg 32 ; alu [31:0] $end
$var reg 3 < mem_f3 [2:0] $end
$var reg 1 / mem_re $end
$var reg 1 . mem_wr $end
$var reg 5 = rd [4:0] $end
$var reg 1 > wb_mem_sel $end
$var reg 1 & wb_reg_wr $end
$var reg 32 ? wdata [31:0] $end
$upscope $end
$scope module ex_stage_0 $end
$var wire 1 @ br_jmp_en $end
$var wire 32 A exmem_alu_i [31:0] $end
$var wire 5 B exmem_rd_i [4:0] $end
$var wire 1 & exmem_wb_reg_wr_i $end
$var wire 32 C op1 [31:0] $end
$var wire 32 D op2 [31:0] $end
$var wire 1 * rst $end
$var wire 32 E wdata [31:0] $end
$var wire 5 F rd_i [4:0] $end
$var wire 5 G r2_i [4:0] $end
$var wire 32 H r2_forw_mux [31:0] $end
$var wire 5 I r1_i [4:0] $end
$var wire 32 J r1_forw_mux [31:0] $end
$var wire 32 K pc_mux [31:0] $end
$var wire 32 L pc_i [31:0] $end
$var wire 32 M memwb_wdata_i [31:0] $end
$var wire 1 # memwb_wb_reg_wr_i $end
$var wire 5 N memwb_rd_i [4:0] $end
$var wire 32 O imm_mux [31:0] $end
$var wire 32 P imm_i [31:0] $end
$var wire 1 Q ex_pc_sel_i $end
$var wire 1 R ex_jmp_i $end
$var wire 1 S ex_imm_sel_i $end
$var wire 7 T ex_f7_mux [6:0] $end
$var wire 7 U ex_f7_i [6:0] $end
$var wire 3 V ex_f3_mux [2:0] $end
$var wire 3 W ex_f3_i [2:0] $end
$var wire 1 X ex_br_i $end
$var wire 32 Y d2_i [31:0] $end
$var wire 32 Z d1_i [31:0] $end
$var wire 32 [ alu [31:0] $end
$var reg 2 \ r1_forw_sel [1:0] $end
$var reg 2 ] r2_forw_sel [1:0] $end
$scope module alu_0 $end
$var wire 1 ^ c $end
$var wire 3 _ f3_i [2:0] $end
$var wire 7 ` f7_i [6:0] $end
$var wire 1 a n $end
$var wire 32 b op1_i [31:0] $end
$var wire 32 c op2_i [31:0] $end
$var wire 1 * rst $end
$var wire 1 d v_sub $end
$var wire 1 e z $end
$var wire 32 f alu [31:0] $end
$var reg 33 g alu_arithm [32:0] $end
$upscope $end
$scope module br_unit_0 $end
$var wire 32 h op1_i [31:0] $end
$var wire 32 i op2_i [31:0] $end
$var wire 1 * rst $end
$var wire 1 j v_sub $end
$var wire 1 k z $end
$var wire 32 l sub_s [31:0] $end
$var wire 32 m op2_n [31:0] $end
$var wire 1 n n $end
$var wire 1 o c $end
$var wire 3 p br_f3_i [2:0] $end
$var wire 33 q alu_arithm [32:0] $end
$var reg 1 r branch_taken $end
$upscope $end
$upscope $end
$scope module i_mem $end
$var wire 1 ) clk $end
$var wire 32 s data_i [31:0] $end
$var wire 1 t re $end
$var wire 1 * rst $end
$var wire 1 u we $end
$var wire 32 v addr [31:0] $end
$var reg 32 w data [31:0] $end
$upscope $end
$scope module id_ex_reg_0 $end
$var wire 1 ) clk $end
$var wire 5 x flush_i [4:0] $end
$var wire 1 * rst $end
$var wire 5 y stall_i [4:0] $end
$var wire 1 z wb_reg_wr_i $end
$var wire 1 { wb_mem_sel_i $end
$var wire 5 | rd_i [4:0] $end
$var wire 5 } r2_i [4:0] $end
$var wire 5 ~ r1_i [4:0] $end
$var wire 32 !" pc_i [31:0] $end
$var wire 1 "" mem_wr_i $end
$var wire 1 #" mem_re_i $end
$var wire 3 $" mem_f3_i [2:0] $end
$var wire 32 %" imm_i [31:0] $end
$var wire 1 &" ex_pc_sel_i $end
$var wire 1 '" ex_jmp_i $end
$var wire 1 (" ex_imm_sel_i $end
$var wire 7 )" ex_f7_i [6:0] $end
$var wire 3 *" ex_f3_i [2:0] $end
$var wire 1 +" ex_br_i $end
$var wire 32 ," d2_i [31:0] $end
$var wire 32 -" d1_i [31:0] $end
$var reg 32 ." d1 [31:0] $end
$var reg 32 /" d2 [31:0] $end
$var reg 1 X ex_br $end
$var reg 3 0" ex_f3 [2:0] $end
$var reg 7 1" ex_f7 [6:0] $end
$var reg 1 S ex_imm_sel $end
$var reg 1 R ex_jmp $end
$var reg 1 Q ex_pc_sel $end
$var reg 32 2" imm [31:0] $end
$var reg 3 3" mem_f3 [2:0] $end
$var reg 1 8 mem_re $end
$var reg 1 7 mem_wr $end
$var reg 32 4" pc [31:0] $end
$var reg 5 5" r1 [4:0] $end
$var reg 5 6" r2 [4:0] $end
$var reg 5 7" rd [4:0] $end
$var reg 1 5 wb_mem_sel $end
$var reg 1 4 wb_reg_wr $end
$upscope $end
$scope module id_stage_0 $end
$var wire 1 ) clk $end
$var wire 5 8" reg_file_waddr_i [4:0] $end
$var wire 32 9" reg_file_wdata_i [31:0] $end
$var wire 1 :" reg_file_we_i $end
$var wire 1 * rst $end
$var wire 32 ;" x0 [31:0] $end
$var wire 32 <" x1 [31:0] $end
$var wire 32 =" x10 [31:0] $end
$var wire 32 >" x11 [31:0] $end
$var wire 32 ?" x12 [31:0] $end
$var wire 32 @" x2 [31:0] $end
$var wire 32 A" x3 [31:0] $end
$var wire 32 B" x4 [31:0] $end
$var wire 32 C" x5 [31:0] $end
$var wire 32 D" x6 [31:0] $end
$var wire 32 E" x7 [31:0] $end
$var wire 32 F" x8 [31:0] $end
$var wire 32 G" x9 [31:0] $end
$var wire 10 H" unique_f3 [9:0] $end
$var wire 5 I" rd [4:0] $end
$var wire 5 J" r2 [4:0] $end
$var wire 5 K" r1 [4:0] $end
$var wire 7 L" op [6:0] $end
$var wire 32 M" ins_i [31:0] $end
$var wire 32 N" imm [31:0] $end
$var wire 7 O" f7 [6:0] $end
$var wire 3 P" f3 [2:0] $end
$var wire 32 Q" d2 [31:0] $end
$var wire 32 R" d1 [31:0] $end
$var reg 1 +" ex_br $end
$var reg 3 S" ex_f3 [2:0] $end
$var reg 7 T" ex_f7 [6:0] $end
$var reg 1 (" ex_imm_sel $end
$var reg 1 '" ex_jmp $end
$var reg 1 &" ex_pc_sel $end
$var reg 3 U" mem_f3 [2:0] $end
$var reg 1 #" mem_re $end
$var reg 1 "" mem_wr $end
$var reg 1 { wb_mem_sel $end
$var reg 1 z wb_reg_wr $end
$scope module imm_gen_0 $end
$var wire 1 V" I_type $end
$var wire 1 W" U_type $end
$var wire 7 X" op [6:0] $end
$var wire 1 * rst $end
$var wire 32 Y" ins_i [31:0] $end
$var wire 32 Z" imm_out [31:0] $end
$var wire 32 [" U_imm [31:0] $end
$var wire 1 \" S_type $end
$var wire 32 ]" S_imm [31:0] $end
$var wire 1 ^" J_type $end
$var wire 32 _" J_imm [31:0] $end
$var wire 32 `" I_imm [31:0] $end
$var wire 1 a" B_type $end
$var wire 32 b" B_imm [31:0] $end
$upscope $end
$scope module reg_file_0 $end
$var wire 1 ) clk $end
$var wire 5 c" r1 [4:0] $end
$var wire 5 d" r2 [4:0] $end
$var wire 1 e" re1 $end
$var wire 1 f" re2 $end
$var wire 1 * rst $end
$var wire 5 g" waddr [4:0] $end
$var wire 32 h" wdata [31:0] $end
$var wire 1 :" we $end
$var reg 32 i" d1 [31:0] $end
$var reg 32 j" d2 [31:0] $end
$var integer 32 k" i [31:0] $end
$upscope $end
$upscope $end
$scope module if_id_reg_0 $end
$var wire 1 ) clk $end
$var wire 5 l" flush_i [4:0] $end
$var wire 32 m" ins_i [31:0] $end
$var wire 1 * rst $end
$var wire 5 n" stall_i [4:0] $end
$var wire 32 o" pc_i [31:0] $end
$var reg 32 p" ins [31:0] $end
$var reg 32 q" pc [31:0] $end
$upscope $end
$scope module mem_wb_reg_0 $end
$var wire 32 r" alu_i [31:0] $end
$var wire 1 ) clk $end
$var wire 32 s" d_mem_i [31:0] $end
$var wire 5 t" rd_i [4:0] $end
$var wire 1 * rst $end
$var wire 5 u" stall_i [4:0] $end
$var wire 1 > wb_mem_sel_i $end
$var wire 1 & wb_reg_wr_i $end
$var reg 32 v" alu [31:0] $end
$var reg 32 w" d_mem [31:0] $end
$var reg 5 x" rd [4:0] $end
$var reg 1 y" wb_mem_sel $end
$var reg 1 # wb_reg_wr $end
$upscope $end
$scope module pc_reg_0 $end
$var wire 32 z" br_addr [31:0] $end
$var wire 1 {" br_en $end
$var wire 1 ) clk $end
$var wire 1 * rst $end
$var wire 5 |" stall_i [4:0] $end
$var reg 32 }" pc [31:0] $end
$upscope $end
$scope module wb_stage_0 $end
$var wire 32 ~" alu_i [31:0] $end
$var wire 1 ) clk $end
$var wire 32 !# d_mem_i [31:0] $end
$var wire 1 * rst $end
$var wire 1 > wb_mem_sel_i $end
$var wire 32 "# reg_data_mux [31:0] $end
$var wire 32 ## reg_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ##
bx "#
bx !#
bx ~"
bx }"
b0 |"
x{"
b0 z"
xy"
bx x"
bx w"
bx v"
b0 u"
bx t"
b0 s"
bx r"
bx q"
bx p"
bx o"
b0 n"
b0 m"
b0xx0 l"
b100000 k"
b0 j"
b0 i"
b0 h"
bx g"
zf"
ze"
bx d"
bx c"
bx0 b"
xa"
bx `"
bx0 _"
x^"
bx ]"
x\"
bx000000000000 ["
bx Z"
bx Y"
bx X"
xW"
xV"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
x:"
b0 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
b0 -"
b0 ,"
0+"
b0 *"
b0 )"
0("
0'"
0&"
bx %"
b0 $"
0#"
0""
bx !"
bx ~
bx }
bx |
0{
0z
b0 y
b0xx0 x
b0 w
bx v
0u
1t
bz s
0r
bx q
bx p
xo
xn
bx m
bx l
xk
xj
bx i
bx h
b0 g
b0 f
ze
zd
bx c
bx b
za
bx `
bx _
z^
bx ]
bx \
b0 [
bx Z
bx Y
xX
bx W
bx V
bx U
bx T
xS
xR
xQ
bx P
bx O
bx N
b0 M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
x@
bx ?
x>
bx =
bx <
bx ;
b0 :
bx 9
x8
x7
bx 6
x5
x4
bx 3
b0 2
b0 1
bx 0
x/
x.
bx -
bx ,
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx +
1*
0)
bx (
bx '
x&
b0xx0 %
bx $
x#
b0 "
b0 !
$end
#50
b0 ]
b0 \
0j
b0 l
0o
0n
1k
b0 D
b0 c
b0 3
b0 E
b0 O
b0 q
b0 m
b0 C
b0 b
b0 K
b0 H
b0 i
b0 J
b0 h
b0 _"
b0 %"
b0 N"
b0 Z"
0V"
0W"
b0 ["
b0 b"
b0 ]"
b0 `"
b0 O"
b0 P"
b0 |
b0 I"
b0 }
b0 J"
b0 d"
b0 ~
b0 K"
b0 c"
b0 H"
0^"
0\"
0a"
b0 L"
b0 X"
b0 %
b0 x
b0 l"
0{"
0@
b0 T
b0 `
b0 V
b0 _
b0 +
b0 "#
b0 v
b0 o"
b0 }"
b0 M"
b0 Y"
b0 p"
b0 !"
b0 q"
05
04
b0 9
b0 3"
07
08
0X
0R
0Q
0S
b0 U
b0 1"
b0 W
b0 p
b0 0"
b0 P
b0 2"
b0 Y
b0 /"
b0 Z
b0 ."
b0 6
b0 F
b0 7"
b0 G
b0 6"
b0 I
b0 5"
b0 L
b0 4"
0>
0&
b0 0
b0 <
b0 -
0.
0/
b0 ,
b0 ?
b0 (
b0 ;
b0 A
b0 r"
b0 '
b0 =
b0 B
b0 t"
0y"
0:"
0#
b0 v"
b0 ~"
b0 w"
b0 !#
b0 8"
b0 g"
b0 $
b0 N
b0 x"
1)
#100
1r
b100000000000010010011 w
b100000000000010010011 m"
0)
0*
#150
b1 %"
b1 N"
b1 Z"
b100000000000 _"
1V"
1z
1("
b100000000000000000000 ["
b100000000000 b"
b1 ]"
b1 `"
b1 |
b1 I"
b1 }
b1 J"
b1 d"
b10011000 H"
b10011 L"
b10011 X"
b1000000000000100010011 w
b1000000000000100010011 m"
b100000000000010010011 M"
b100000000000010010011 Y"
b100000000000010010011 p"
b100 v
b100 o"
b100 }"
1)
#200
0)
#250
b1 z"
b1 :
b1 [
b1 f
b1 g
b10 _"
b10 %"
b10 N"
b10 Z"
b1100000000000110010011 w
b1100000000000110010011 m"
b1000000000000000000000 ["
b10 b"
b10 ]"
b10 `"
b10 |
b10 I"
b10 }
b10 J"
b10 d"
b1 D
b1 c
b1 3
b1 E
b1 O
b1000 v
b1000 o"
b1000 }"
b1000000000000100010011 M"
b1000000000000100010011 Y"
b1000000000000100010011 p"
b100 !"
b100 q"
14
1S
b1 P
b1 2"
b1 6
b1 F
b1 7"
b1 G
b1 6"
1)
#300
0)
#350
b10 z"
b10 :
b10 [
b10 f
b10 g
b100000000010 _"
b11 %"
b11 N"
b11 Z"
b1 +
b10 D
b10 c
b10 3
b10 E
b10 O
b1100000000000000000000 ["
b100000000010 b"
b11 ]"
b11 `"
b11 |
b11 I"
b11 }
b11 J"
b11 d"
b10000000000001000010011 w
b10000000000001000010011 m"
1&
b1 ,
b1 ?
b1 (
b1 ;
b1 A
b1 r"
b1 '
b1 =
b1 B
b1 t"
b10 P
b10 2"
b10 6
b10 F
b10 7"
b10 G
b10 6"
b100 L
b100 4"
b1100000000000110010011 M"
b1100000000000110010011 Y"
b1100000000000110010011 p"
b1000 !"
b1000 q"
b1100 v
b1100 o"
b1100 }"
1)
#400
0)
#450
b11 z"
b11 :
b11 [
b11 f
b11 g
b100 _"
b100 %"
b100 N"
b100 Z"
b1 9"
b1 h"
b1 "
b1 M
b1 ##
b1000001100110001100011 w
b1000001100110001100011 m"
b10000000000000000000000 ["
b100 b"
b100 ]"
b100 `"
b100 |
b100 I"
b100 }
b100 J"
b100 d"
b11 D
b11 c
b11 3
b11 E
b11 O
b10 +
b1 "#
b10000 v
b10000 o"
b10000 }"
b10000000000001000010011 M"
b10000000000001000010011 Y"
b10000000000001000010011 p"
b1100 !"
b1100 q"
b11 P
b11 2"
b11 6
b11 F
b11 7"
b11 G
b11 6"
b1000 L
b1000 4"
b10 ,
b10 ?
b10 (
b10 ;
b10 A
b10 r"
b10 '
b10 =
b10 B
b10 t"
1:"
1#
b1 v"
b1 ~"
b1 8"
b1 g"
b1 $
b1 N
b1 x"
1)
#500
0)
#550
b100 z"
b100 :
b100 [
b100 f
b100 g
b10 ,"
b10 Q"
b10 j"
b1 -"
b1 R"
b1 i"
b10 9"
b10 h"
b10 "
b10 M
b10 ##
b1100000000000010 _"
b11000 %"
b11000 N"
b11000 Z"
0V"
0z
1+"
1&"
b100 *"
b100 S"
b10 "#
b11 +
b100 D
b100 c
b100 3
b100 E
b100 O
b1000001100000000000000 ["
b11000 b"
b11000 ]"
b10 `"
b100 P"
b11000 |
b11000 I"
b10 }
b10 J"
b10 d"
b1 ~
b1 K"
b1 c"
b1100011100 H"
1a"
b1100011 L"
b1100011 X"
b1010000000000000001101111 w
b1010000000000000001101111 m"
b10 v"
b10 ~"
b10 8"
b10 g"
b10 $
b10 N
b10 x"
b11 ,
b11 ?
b11 (
b11 ;
b11 A
b11 r"
b11 '
b11 =
b11 B
b11 t"
b100 P
b100 2"
b100 6
b100 F
b100 7"
b100 G
b100 6"
b1100 L
b1100 4"
b1 <"
b1000001100110001100011 M"
b1000001100110001100011 Y"
b1000001100110001100011 p"
b10000 !"
b10000 q"
b10100 v
b10100 o"
b10100 }"
1)
#600
0)
#650
b101000 z"
b101000 :
b101000 [
b101000 f
b0 ,"
b0 Q"
b0 j"
b0 -"
b0 R"
b0 i"
b101000 g
1r
b10100 %"
b10100 N"
b10100 Z"
1n
b10100 _"
0+"
1'"
b0 *"
b0 S"
b110 %
b110 x
b110 l"
1{"
1@
b11111111111111111111111111111110 m
b11111111111111111111111111111111 l
0k
b11 9"
b11 h"
b11 "
b11 M
b11 ##
b1000001000000010110011 w
b1000001000000010110011 m"
b1010000000000000000000000 ["
b0 b"
b0 ]"
b10100 `"
b0 P"
b0 |
b0 I"
b10100 }
b10100 J"
b10100 d"
b0 ~
b0 K"
b0 c"
b1101111000 H"
1^"
0a"
b1101111 L"
b1101111 X"
b10000 C
b10000 b
b10000 K
b0 V
b0 _
b11000 D
b11000 c
b11000 3
b11000 E
b11000 O
b10 H
b10 i
b11111111111111111111111111111111 q
b1 J
b1 h
b100 +
b11 "#
b11000 v
b11000 o"
b11000 }"
b1010000000000000001101111 M"
b1010000000000000001101111 Y"
b1010000000000000001101111 p"
b10100 !"
b10100 q"
b10 @"
04
1X
1Q
b100 W
b100 p
b100 0"
b11000 P
b11000 2"
b10 Y
b10 /"
b1 Z
b1 ."
b11000 6
b11000 F
b11000 7"
b10 G
b10 6"
b1 I
b1 5"
b10000 L
b10000 4"
b100 ,
b100 ?
b100 (
b100 ;
b100 A
b100 r"
b100 '
b100 =
b100 B
b100 t"
b11 v"
b11 ~"
b11 8"
b11 g"
b11 $
b11 N
b11 x"
1)
#700
0)
#750
b0 z"
b0 :
b0 [
b0 f
b0 g
1r
0n
1k
b0 %"
b0 N"
b0 Z"
b100 9"
b100 h"
b100 "
b100 M
b100 ##
b0 %
b0 x
b0 l"
0{"
0@
b0 m
b0 l
b0 _"
1V"
1z
0'"
0&"
b100 "#
b101000 +
b0 D
b0 c
b0 3
b0 E
b0 O
b0 H
b0 i
b0 q
b0 J
b0 h
b0 C
b0 b
b0 K
b0 ["
b0 `"
b0 }
b0 J"
b0 d"
b10011000 H"
0^"
b10011 L"
b10011 X"
b10100000000001010010011 w
b10100000000001010010011 m"
b100 v"
b100 ~"
b100 8"
b100 g"
b100 $
b100 N
b100 x"
0&
b11000 ,
b11000 ?
b101000 (
b101000 ;
b101000 A
b101000 r"
b11000 '
b11000 =
b11000 B
b11000 t"
0X
0Q
0S
b0 W
b0 p
b0 0"
b0 P
b0 2"
b0 Y
b0 /"
b0 Z
b0 ."
b0 6
b0 F
b0 7"
b0 G
b0 6"
b0 I
b0 5"
b10100 L
b10100 4"
b11 A"
b10011 M"
b10011 Y"
b10011 p"
b101000 v
b101000 o"
b101000 }"
1)
#800
0)
#850
b100000000100 _"
b101 %"
b101 N"
b101 Z"
b101000 9"
b101000 h"
b101000 "
b101000 M
b101000 ##
b0 w
b0 m"
b10100000000000000000000 ["
b100000000100 b"
b101 ]"
b101 `"
b101 |
b101 I"
b101 }
b101 J"
b101 d"
b0 +
b101000 "#
b101100 v
b101100 o"
b101100 }"
b10100000000001010010011 M"
b10100000000001010010011 Y"
b10100000000001010010011 p"
b101000 !"
b101000 q"
b100 B"
14
1S
b0 ,
b0 ?
b0 (
b0 ;
b0 A
b0 r"
b0 '
b0 =
b0 B
b0 t"
0:"
0#
b101000 v"
b101000 ~"
b11000 8"
b11000 g"
b11000 $
b11000 N
b11000 x"
1)
#900
0)
#950
b101 z"
b101 :
b101 [
b101 f
b101 g
b0 9"
b0 h"
b0 "
b0 M
b0 ##
b0 _"
b0 %"
b0 N"
b0 Z"
0V"
0z
0("
b0 "#
b101 D
b101 c
b101 3
b101 E
b101 O
b0 ["
b0 b"
b0 ]"
b0 `"
b0 |
b0 I"
b0 }
b0 J"
b0 d"
b0 H"
b0 L"
b0 X"
b0 v"
b0 ~"
b0 8"
b0 g"
b0 $
b0 N
b0 x"
1&
b101 P
b101 2"
b101 6
b101 F
b101 7"
b101 G
b101 6"
b101000 L
b101000 4"
b0 M"
b0 Y"
b0 p"
b101100 !"
b101100 q"
b110000 v
b110000 o"
b110000 }"
1)
#1000
0)
#1050
b0 z"
b0 :
b0 [
b0 f
b0 g
b0 D
b0 c
b0 3
b0 E
b0 O
b101 +
b110100 v
b110100 o"
b110100 }"
b110000 !"
b110000 q"
04
0S
b0 P
b0 2"
b0 6
b0 F
b0 7"
b0 G
b0 6"
b101100 L
b101100 4"
b101 ,
b101 ?
b101 (
b101 ;
b101 A
b101 r"
b101 '
b101 =
b101 B
b101 t"
1:"
1#
1)
#1100
0)
#1150
b101 9"
b101 h"
b101 "
b101 M
b101 ##
b101 "#
b0 +
b101 v"
b101 ~"
b101 8"
b101 g"
b101 $
b101 N
b101 x"
0&
b0 ,
b0 ?
b0 (
b0 ;
b0 A
b0 r"
b0 '
b0 =
b0 B
b0 t"
b110000 L
b110000 4"
b110100 !"
b110100 q"
b111000 v
b111000 o"
b111000 }"
1)
#1200
0)
#1250
b0 9"
b0 h"
b0 "
b0 M
b0 ##
b0 "#
b111100 v
b111100 o"
b111100 }"
b111000 !"
b111000 q"
b101 C"
b110100 L
b110100 4"
0:"
0#
b0 v"
b0 ~"
b0 8"
b0 g"
b0 $
b0 N
b0 x"
1)
#1300
0)
#1350
b111000 L
b111000 4"
b111100 !"
b111100 q"
b1000000 v
b1000000 o"
b1000000 }"
1)
#1400
0)
#1450
b1000100 v
b1000100 o"
b1000100 }"
b1000000 !"
b1000000 q"
b111100 L
b111100 4"
1)
#1500
0)
#1550
b1000000 L
b1000000 4"
b1000100 !"
b1000100 q"
b1001000 v
b1001000 o"
b1001000 }"
1)
#1600
0)
#1650
b1001100 v
b1001100 o"
b1001100 }"
b1001000 !"
b1001000 q"
b1000100 L
b1000100 4"
1)
#1700
0)
#1750
b1001000 L
b1001000 4"
b1001100 !"
b1001100 q"
b1010000 v
b1010000 o"
b1010000 }"
1)
#1800
0)
#1850
b1010100 v
b1010100 o"
b1010100 }"
b1010000 !"
b1010000 q"
b1001100 L
b1001100 4"
1)
#1900
0)
#1950
b1010000 L
b1010000 4"
b1010100 !"
b1010100 q"
b1011000 v
b1011000 o"
b1011000 }"
1)
#2000
0)
#2050
b1011100 v
b1011100 o"
b1011100 }"
b1011000 !"
b1011000 q"
b1010100 L
b1010100 4"
1)
#2100
0)
#2150
b1011000 L
b1011000 4"
b1011100 !"
b1011100 q"
b1100000 v
b1100000 o"
b1100000 }"
1)
#2200
0)
#2250
b1100100 v
b1100100 o"
b1100100 }"
b1100000 !"
b1100000 q"
b1011100 L
b1011100 4"
1)
#2300
0)
#2350
b1100000 L
b1100000 4"
b1100100 !"
b1100100 q"
b1101000 v
b1101000 o"
b1101000 }"
1)
#2400
0)
#2450
b1101100 v
b1101100 o"
b1101100 }"
b1101000 !"
b1101000 q"
b1100100 L
b1100100 4"
1)
#2500
0)
#2550
b1101000 L
b1101000 4"
b1101100 !"
b1101100 q"
b1110000 v
b1110000 o"
b1110000 }"
1)
#2600
0)
#2650
b1110100 v
b1110100 o"
b1110100 }"
b1110000 !"
b1110000 q"
b1101100 L
b1101100 4"
1)
#2700
0)
#2750
b1110000 L
b1110000 4"
b1110100 !"
b1110100 q"
b1111000 v
b1111000 o"
b1111000 }"
1)
#2800
0)
#2850
b1111100 v
b1111100 o"
b1111100 }"
b1111000 !"
b1111000 q"
b1110100 L
b1110100 4"
1)
#2900
0)
#2950
b1111000 L
b1111000 4"
b1111100 !"
b1111100 q"
b10000000 v
b10000000 o"
b10000000 }"
1)
#3000
0)
#3050
b10000100 v
b10000100 o"
b10000100 }"
b10000000 !"
b10000000 q"
b1111100 L
b1111100 4"
1)
#3100
0)
#3150
b10000000 L
b10000000 4"
b10000100 !"
b10000100 q"
b10001000 v
b10001000 o"
b10001000 }"
1)
#3200
0)
#3250
b10001100 v
b10001100 o"
b10001100 }"
b10001000 !"
b10001000 q"
b10000100 L
b10000100 4"
1)
#3300
0)
#3350
b10001000 L
b10001000 4"
b10001100 !"
b10001100 q"
b10010000 v
b10010000 o"
b10010000 }"
1)
#3400
0)
#3450
b10010100 v
b10010100 o"
b10010100 }"
b10010000 !"
b10010000 q"
b10001100 L
b10001100 4"
1)
#3500
0)
#3550
b10010000 L
b10010000 4"
b10010100 !"
b10010100 q"
b10011000 v
b10011000 o"
b10011000 }"
1)
#3600
0)
#3650
b10011100 v
b10011100 o"
b10011100 }"
b10011000 !"
b10011000 q"
b10010100 L
b10010100 4"
1)
#3700
0)
