{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712092596294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712092596295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  2 17:16:35 2024 " "Processing started: Tue Apr  2 17:16:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712092596295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712092596295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g31_SHA256 -c g31_SHA256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g31_SHA256 -c g31_SHA256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712092596296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712092596657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712092596657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2/g31_sig_ch_maj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab2/g31_sig_ch_maj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_SIG_CH_MAJ-Behavioral " "Found design unit 1: g31_SIG_CH_MAJ-Behavioral" {  } { { "lab2/g31_SIG_CH_MAJ.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/lab2/g31_SIG_CH_MAJ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712092600805 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_SIG_CH_MAJ " "Found entity 1: g31_SIG_CH_MAJ" {  } { { "lab2/g31_SIG_CH_MAJ.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/lab2/g31_SIG_CH_MAJ.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712092600805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712092600805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_sha256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g31_sha256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_SHA256-lab3 " "Found design unit 1: g31_SHA256-lab3" {  } { { "g31_SHA256.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712092600834 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_SHA256 " "Found entity 1: g31_SHA256" {  } { { "g31_SHA256.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_SHA256.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712092600834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712092600834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g31_hash_core.vhd 4 2 " "Found 4 design units, including 2 entities, in source file g31_hash_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g31_Hash_Core-Behavioral " "Found design unit 1: g31_Hash_Core-Behavioral" {  } { { "g31_Hash_Core.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712092600841 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 g31_Message_Schedule-Behavioral " "Found design unit 2: g31_Message_Schedule-Behavioral" {  } { { "g31_Hash_Core.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712092600841 ""} { "Info" "ISGN_ENTITY_NAME" "1 g31_Hash_Core " "Found entity 1: g31_Hash_Core" {  } { { "g31_Hash_Core.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712092600841 ""} { "Info" "ISGN_ENTITY_NAME" "2 g31_Message_Schedule " "Found entity 2: g31_Message_Schedule" {  } { { "g31_Hash_Core.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712092600841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712092600841 ""}
{ "Error" "EVRFX_VHDL_ERROR_CANT_CONVERT_TYPE" "constant_array UNSIGNED g31_Hash_Core.vhd(114) " "VHDL Type Conversion error at g31_Hash_Core.vhd(114): cannot convert type \"constant_array\" to type \"UNSIGNED\"" {  } { { "g31_Hash_Core.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 114 0 0 } }  } 0 10305 "VHDL Type Conversion error at %3!s!: cannot convert type \"%1!s!\" to type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712092600843 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_EXPRESSION" "UNSIGNED g31_Hash_Core.vhd(114) " "VHDL expression error at g31_Hash_Core.vhd(114): illegal UNSIGNED in expression" {  } { { "g31_Hash_Core.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 114 0 0 } }  } 0 10552 "VHDL expression error at %2!s!: illegal %1!s! in expression" 0 0 "Analysis & Synthesis" 0 -1 1712092600843 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "std_logic_vector g31_Hash_Core.vhd(114) " "VHDL Type Conversion error at g31_Hash_Core.vhd(114): can't determine type of object or expression near text or symbol \"std_logic_vector\"" {  } { { "g31_Hash_Core.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 114 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712092600843 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Wt g31_Hash_Core.vhd(111) " "VHDL error at g31_Hash_Core.vhd(111): object \"Wt\" is used but not declared" {  } { { "g31_Hash_Core.vhd" "" { Text "//campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/g31_Hash_Core.vhd" 111 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1712092600843 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712092601155 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr  2 17:16:41 2024 " "Processing ended: Tue Apr  2 17:16:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712092601155 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712092601155 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712092601155 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712092601155 ""}
