

================================================================
== Vitis HLS Report for 'aes_generate_round_keys'
================================================================
* Date:           Sat Dec 10 14:02:48 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.810 us|  0.810 us|   81|   81|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                         |                                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                |                             Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87  |aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys  |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
        |grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94              |aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1              |       24|       24|  0.240 us|  0.240 us|   24|   24|       no|
        +-------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_7 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read"   --->   Operation 7 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.25ns)   --->   "%p_round_key_V = alloca i64 1" [hw-impl/src/pynqrypt.cpp:164]   --->   Operation 8 'alloca' 'p_round_key_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_7, i32 96, i32 127"   --->   Operation 9 'partselect' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_round_key_V_addr = getelementptr i32 %p_round_key_V, i64 0, i64 0" [hw-impl/src/pynqrypt.cpp:166]   --->   Operation 10 'getelementptr' 'p_round_key_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%store_ln166 = store i32 %tmp3, i6 %p_round_key_V_addr" [hw-impl/src/pynqrypt.cpp:166]   --->   Operation 11 'store' 'store_ln166' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_7, i32 64, i32 95"   --->   Operation 12 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_1 = getelementptr i32 %p_round_key_V, i64 0, i64 1" [hw-impl/src/pynqrypt.cpp:167]   --->   Operation 13 'getelementptr' 'p_round_key_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%store_ln167 = store i32 %tmp_4, i6 %p_round_key_V_addr_1" [hw-impl/src/pynqrypt.cpp:167]   --->   Operation 14 'store' 'store_ln167' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_7, i32 32, i32 63"   --->   Operation 15 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %p_read_7"   --->   Operation 16 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_2 = getelementptr i32 %p_round_key_V, i64 0, i64 2" [hw-impl/src/pynqrypt.cpp:168]   --->   Operation 17 'getelementptr' 'p_round_key_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.25ns)   --->   "%store_ln168 = store i32 %tmp_s, i6 %p_round_key_V_addr_2" [hw-impl/src/pynqrypt.cpp:168]   --->   Operation 18 'store' 'store_ln168' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_3 = getelementptr i32 %p_round_key_V, i64 0, i64 3" [hw-impl/src/pynqrypt.cpp:169]   --->   Operation 19 'getelementptr' 'p_round_key_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.25ns)   --->   "%store_ln169 = store i32 %trunc_ln628, i6 %p_round_key_V_addr_3" [hw-impl/src/pynqrypt.cpp:169]   --->   Operation 20 'store' 'store_ln169' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys, i32 %p_round_key_V, i8 %crypto_aes_rcon_V"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys, i32 %p_round_key_V, i8 %crypto_aes_rcon_V"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1, i32 %p_round_key_V, i128 %this_round_keys"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1, i32 %p_round_key_V, i128 %this_round_keys"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln190 = ret" [hw-impl/src/pynqrypt.cpp:190]   --->   Operation 25 'ret' 'ret_ln190' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ this_round_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ crypto_aes_rcon_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_7             (read         ) [ 0000000]
p_round_key_V        (alloca       ) [ 0011111]
tmp3                 (partselect   ) [ 0000000]
p_round_key_V_addr   (getelementptr) [ 0000000]
store_ln166          (store        ) [ 0000000]
tmp_4                (partselect   ) [ 0000000]
p_round_key_V_addr_1 (getelementptr) [ 0000000]
store_ln167          (store        ) [ 0000000]
tmp_s                (partselect   ) [ 0010000]
trunc_ln628          (trunc        ) [ 0010000]
p_round_key_V_addr_2 (getelementptr) [ 0000000]
store_ln168          (store        ) [ 0000000]
p_round_key_V_addr_3 (getelementptr) [ 0000000]
store_ln169          (store        ) [ 0000000]
call_ln0             (call         ) [ 0000000]
call_ln0             (call         ) [ 0000000]
ret_ln190            (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="this_round_keys">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_round_keys"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="crypto_aes_rcon_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_rcon_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="p_round_key_V_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_round_key_V/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="p_read_7_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="128" slack="0"/>
<pin id="40" dir="0" index="1" bw="128" slack="0"/>
<pin id="41" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_round_key_V_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="6" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="0" slack="0"/>
<pin id="57" dir="0" index="4" bw="6" slack="0"/>
<pin id="58" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="60" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 store_ln167/1 store_ln168/2 store_ln169/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_round_key_V_addr_1_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_1/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="p_round_key_V_addr_2_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="3" slack="0"/>
<pin id="75" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_2/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="p_round_key_V_addr_3_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="3" slack="0"/>
<pin id="83" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_3/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="128" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp3_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="128" slack="0"/>
<pin id="104" dir="0" index="2" bw="8" slack="0"/>
<pin id="105" dir="0" index="3" bw="8" slack="0"/>
<pin id="106" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_4_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="128" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="0"/>
<pin id="116" dir="0" index="3" bw="8" slack="0"/>
<pin id="117" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_s_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="128" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="0" index="3" bw="7" slack="0"/>
<pin id="128" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln628_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="128" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="137" class="1005" name="tmp_s_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="142" class="1005" name="trunc_ln628_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="34" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="16" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="61"><net_src comp="44" pin="3"/><net_sink comp="52" pin=2"/></net>

<net id="67"><net_src comp="34" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="70"><net_src comp="62" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="78"><net_src comp="71" pin="3"/><net_sink comp="52" pin=2"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="86"><net_src comp="79" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="38" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="101" pin=3"/></net>

<net id="111"><net_src comp="101" pin="4"/><net_sink comp="52" pin=4"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="38" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="122"><net_src comp="112" pin="4"/><net_sink comp="52" pin=1"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="38" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="136"><net_src comp="38" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="123" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="52" pin=4"/></net>

<net id="145"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="52" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: this_round_keys | {5 6 }
 - Input state : 
	Port: aes_generate_round_keys : p_read | {1 }
	Port: aes_generate_round_keys : crypto_aes_rcon_V | {3 4 }
  - Chain level:
	State 1
		p_round_key_V_addr : 1
		store_ln166 : 2
		p_round_key_V_addr_1 : 1
		store_ln167 : 2
	State 2
		store_ln168 : 1
		store_ln169 : 1
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------|---------|---------|---------|
| Operation|                             Functional Unit                             |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87 | 10.4824 |   208   |   9011  |
|          |       grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94       |  3.6532 |   105   |    64   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|
|   read   |                           p_read_7_read_fu_38                           |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|
|          |                               tmp3_fu_101                               |    0    |    0    |    0    |
|partselect|                               tmp_4_fu_112                              |    0    |    0    |    0    |
|          |                               tmp_s_fu_123                              |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                            trunc_ln628_fu_133                           |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                         | 14.1356 |   313   |   9075  |
|----------|-------------------------------------------------------------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|p_round_key_V|    2   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    2   |    0   |    0   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   tmp_s_reg_137   |   32   |
|trunc_ln628_reg_142|   32   |
+-------------------+--------+
|       Total       |   64   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_52 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_52 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_52 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_52 |  p4  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |   313  |  9075  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |   64   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   20   |   377  |  9111  |    0   |
+-----------+--------+--------+--------+--------+--------+
