Escreva uma palavra para testar gravacao de arquivo: Dados gravados com sucesso!
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_draw_box_top glbl -prj draw_box.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s draw_box 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.darknetsrcimage.c_draw_box_with_main.c/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.darknetsrcimage.c_draw_box_with_main.c/solution1/sim/verilog/draw_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_box
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.darknetsrcimage.c_draw_box_with_main.c/solution1/sim/verilog/draw_box.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_draw_box_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.draw_box
Compiling module xil_defaultlib.apatb_draw_box_top
Compiling module work.glbl
Built simulation snapshot draw_box

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.darknetsrcimage.c_draw_box_with_main.c/solution1/sim/verilog/xsim.dir/draw_box/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.darknetsrcimage.c_draw_box_with_main.c/solution1/sim/verilog/xsim.dir/draw_box/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 29 04:53:16 2020. For additional details about this file, please refer to the WebTalk help file at /opt/xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 29 04:53:16 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/draw_box/xsim_script.tcl
# xsim {draw_box} -autoloadwcfg -tclbatch {draw_box.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source draw_box.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 225 ns : File "/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.darknetsrcimage.c_draw_box_with_main.c/solution1/sim/verilog/draw_box.autotb.v" Line 578
## quit
INFO: [Common 17-206] Exiting xsim at Fri May 29 04:53:42 2020...
