# CSE 401

Computer Architecture (CSE 401) homework and labs for Spring 2014, working to implement the MIPS 5-stage system in Verilog.

Compiled/tested using Icarus Verilog. Functionality not guaranteed on other systems.

Do not share or steal, please.
