

================================================================
== Vitis HLS Report for 'makeSuperPoint_alignedToLine11'
================================================================
* Date:           Thu Aug  1 23:30:37 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.100 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      306|        ?|  0.918 us|         ?|  306|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                            Loop Name                                            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- makeSuperPoint_alignedToLine_rowListSet_loop                                                   |      258|      258|         4|          1|          1|    256|       yes|
        |- mSP_findStartIndex_startValue                                                                  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- mSP_findLRBounds_LRdiscovery                                                                   |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter  |       35|       35|         5|          1|          1|     32|       yes|
        +-------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 4
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
  Pipeline-1 : II = 1, D = 4, States = { 13 14 15 16 }
  Pipeline-2 : II = 1, D = 4, States = { 19 20 21 22 }
  Pipeline-3 : II = 1, D = 5, States = { 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 23 13 
13 --> 17 14 
14 --> 15 
15 --> 16 
16 --> 13 
17 --> 18 
18 --> 19 
19 --> 23 20 
20 --> 21 
21 --> 22 
22 --> 19 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 31 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 26 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 32 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%row_list_V = alloca i64 1" [patchMaker.cpp:1543]   --->   Operation 33 'alloca' 'row_list_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1547 = zext i3 %i_read" [patchMaker.cpp:1547]   --->   Operation 34 'zext' 'zext_ln1547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %zext_ln1547" [patchMaker.cpp:1547]   --->   Operation 35 'getelementptr' 'GDn_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.69ns)   --->   "%row_list_size = load i3 %GDn_points_addr" [patchMaker.cpp:1547]   --->   Operation 36 'load' 'row_list_size' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%leftRight_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %leftRight"   --->   Operation 37 'read' 'leftRight_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%original_ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_ppl"   --->   Operation 38 'read' 'original_ppl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0"   --->   Operation 39 'read' 'apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%z_top_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top"   --->   Operation 40 'read' 'z_top_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = trunc i32 %original_ppl_read"   --->   Operation 41 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_33, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %i_read, i4 0" [patchMaker.cpp:1709]   --->   Operation 43 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1555 = zext i7 %tmp" [patchMaker.cpp:1555]   --->   Operation 44 'zext' 'zext_ln1555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %i_read, i8 0" [patchMaker.cpp:1555]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1547_1 = zext i11 %tmp_s" [patchMaker.cpp:1547]   --->   Operation 46 'zext' 'zext_ln1547_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (0.69ns)   --->   "%row_list_size = load i3 %GDn_points_addr" [patchMaker.cpp:1547]   --->   Operation 47 'load' 'row_list_size' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln1550 = br void" [patchMaker.cpp:1550]   --->   Operation 48 'br' 'br_ln1550' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j = phi i9 %add_ln1550, void %.split10, i9 0, void" [patchMaker.cpp:1550]   --->   Operation 49 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.71ns)   --->   "%add_ln1550 = add i9 %j, i9 1" [patchMaker.cpp:1550]   --->   Operation 50 'add' 'add_ln1550' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.59ns)   --->   "%icmp_ln1550 = icmp_eq  i9 %j, i9 256" [patchMaker.cpp:1550]   --->   Operation 52 'icmp' 'icmp_ln1550' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 53 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1550 = br i1 %icmp_ln1550, void %.split10, void" [patchMaker.cpp:1550]   --->   Operation 54 'br' 'br_ln1550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln1555_1 = zext i9 %j" [patchMaker.cpp:1555]   --->   Operation 55 'zext' 'zext_ln1555_1' <Predicate = (!icmp_ln1550)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.73ns)   --->   "%add_ln1555 = add i12 %zext_ln1547_1, i12 %zext_ln1555_1" [patchMaker.cpp:1555]   --->   Operation 56 'add' 'add_ln1555' <Predicate = (!icmp_ln1550)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln1555 = shl i12 %add_ln1555, i12 1" [patchMaker.cpp:1555]   --->   Operation 57 'shl' 'shl_ln1555' <Predicate = (!icmp_ln1550)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln1555 = or i12 %shl_ln1555, i12 1" [patchMaker.cpp:1555]   --->   Operation 58 'or' 'or_ln1555' <Predicate = (!icmp_ln1550)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1555_2 = zext i12 %or_ln1555" [patchMaker.cpp:1555]   --->   Operation 59 'zext' 'zext_ln1555_2' <Predicate = (!icmp_ln1550)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1555_2" [patchMaker.cpp:1555]   --->   Operation 60 'getelementptr' 'GDarrayDecoded_addr' <Predicate = (!icmp_ln1550)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.64ns)   --->   "%GDarrayDecoded_load = load i12 %GDarrayDecoded_addr" [patchMaker.cpp:1555]   --->   Operation 61 'load' 'GDarrayDecoded_load' <Predicate = (!icmp_ln1550)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 62 [1/2] (1.64ns)   --->   "%GDarrayDecoded_load = load i12 %GDarrayDecoded_addr" [patchMaker.cpp:1555]   --->   Operation 62 'load' 'GDarrayDecoded_load' <Predicate = (!icmp_ln1550)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>

State 6 <SV = 5> <Delay = 1.19>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%j_cast = zext i9 %j" [patchMaker.cpp:1550]   --->   Operation 63 'zext' 'j_cast' <Predicate = (!icmp_ln1550)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln1550 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [patchMaker.cpp:1550]   --->   Operation 64 'specloopname' 'specloopname_ln1550' <Predicate = (!icmp_ln1550)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%row_list_V_addr = getelementptr i32 %row_list_V, i64 0, i64 %j_cast" [patchMaker.cpp:1555]   --->   Operation 65 'getelementptr' 'row_list_V_addr' <Predicate = (!icmp_ln1550)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.19ns)   --->   "%store_ln1555 = store i32 %GDarrayDecoded_load, i8 %row_list_V_addr" [patchMaker.cpp:1555]   --->   Operation 66 'store' 'store_ln1555' <Predicate = (!icmp_ln1550)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln1550)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.71>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%radiiDivisionList_1_4_addr = getelementptr i33 %radiiDivisionList_1_4, i64 0, i64 %zext_ln1547" [patchMaker.cpp:1558]   --->   Operation 68 'getelementptr' 'radiiDivisionList_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [2/2] (0.71ns)   --->   "%radiiDivisionList_1_4_load = load i3 %radiiDivisionList_1_4_addr" [patchMaker.cpp:1558]   --->   Operation 69 'load' 'radiiDivisionList_1_4_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 33> <Depth = 6> <ROM>

State 8 <SV = 4> <Delay = 0.88>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %z_top_read"   --->   Operation 70 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln215_25 = sext i32 %apexZ0_read"   --->   Operation 71 'sext' 'sext_ln215_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.88ns)   --->   "%ret = sub i33 %sext_ln215, i33 %sext_ln215_25"   --->   Operation 72 'sub' 'ret' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/2] (0.71ns)   --->   "%radiiDivisionList_1_4_load = load i3 %radiiDivisionList_1_4_addr" [patchMaker.cpp:1558]   --->   Operation 73 'load' 'radiiDivisionList_1_4_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 33> <Depth = 6> <ROM>

State 9 <SV = 5> <Delay = 2.10>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln534 = sext i33 %ret"   --->   Operation 74 'sext' 'sext_ln534' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1558 = zext i33 %radiiDivisionList_1_4_load" [patchMaker.cpp:1558]   --->   Operation 75 'zext' 'zext_ln1558' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [3/3] (2.10ns)   --->   "%mul_ln1558 = mul i64 %zext_ln1558, i64 %sext_ln534" [patchMaker.cpp:1558]   --->   Operation 76 'mul' 'mul_ln1558' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 6> <Delay = 2.10>
ST_10 : Operation 77 [2/3] (2.10ns)   --->   "%mul_ln1558 = mul i64 %zext_ln1558, i64 %sext_ln534" [patchMaker.cpp:1558]   --->   Operation 77 'mul' 'mul_ln1558' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 7> <Delay = 2.10>
ST_11 : Operation 78 [1/3] (2.10ns)   --->   "%mul_ln1558 = mul i64 %zext_ln1558, i64 %sext_ln534" [patchMaker.cpp:1558]   --->   Operation 78 'mul' 'mul_ln1558' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%i_op_assign = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %mul_ln1558, i32 32, i32 63" [patchMaker.cpp:1558]   --->   Operation 79 'partselect' 'i_op_assign' <Predicate = true> <Delay = 0.00>

State 12 <SV = 8> <Delay = 1.24>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1465 = sext i32 %i_op_assign"   --->   Operation 80 'sext' 'sext_ln1465' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.85ns)   --->   "%icmp_ln1751 = icmp_sgt  i32 %row_list_size, i32 0" [patchMaker.cpp:1751]   --->   Operation 81 'icmp' 'icmp_ln1751' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.38ns)   --->   "%br_ln1751 = br i1 %icmp_ln1751, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv, void %.lr.ph16" [patchMaker.cpp:1751]   --->   Operation 82 'br' 'br_ln1751' <Predicate = true> <Delay = 0.38>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln534 = trunc i32 %row_list_size"   --->   Operation 83 'trunc' 'trunc_ln534' <Predicate = (icmp_ln1751)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.88ns)   --->   "%add_ln534 = add i33 %sext_ln1465, i33 %sext_ln215_25"   --->   Operation 84 'add' 'add_ln534' <Predicate = (icmp_ln1751)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1751 = sext i33 %add_ln534" [patchMaker.cpp:1751]   --->   Operation 85 'sext' 'sext_ln1751' <Predicate = (icmp_ln1751)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.38ns)   --->   "%br_ln1751 = br void" [patchMaker.cpp:1751]   --->   Operation 86 'br' 'br_ln1751' <Predicate = (icmp_ln1751)> <Delay = 0.38>

State 13 <SV = 9> <Delay = 1.19>
ST_13 : Operation 87 [1/1] (0.00ns)   --->   "%j_1 = phi i31 0, void %.lr.ph16, i31 %add_ln1751, void %.split8" [patchMaker.cpp:1754]   --->   Operation 87 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%start_index = phi i32 0, void %.lr.ph16, i32 %start_index_1, void %.split8"   --->   Operation 88 'phi' 'start_index' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%start_value = phi i64 9223372036854775807, void %.lr.ph16, i64 %start_value_1, void %.split8"   --->   Operation 89 'phi' 'start_value' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 90 [1/1] (0.87ns)   --->   "%add_ln1751 = add i31 %j_1, i31 1" [patchMaker.cpp:1751]   --->   Operation 90 'add' 'add_ln1751' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 91 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (0.84ns)   --->   "%icmp_ln1751_1 = icmp_eq  i31 %j_1, i31 %trunc_ln534" [patchMaker.cpp:1751]   --->   Operation 92 'icmp' 'icmp_ln1751_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%empty_72 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 93 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln1751 = br i1 %icmp_ln1751_1, void %.split8, void %_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit" [patchMaker.cpp:1751]   --->   Operation 94 'br' 'br_ln1751' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1754_cast = zext i31 %j_1" [patchMaker.cpp:1754]   --->   Operation 95 'zext' 'trunc_ln1754_cast' <Predicate = (!icmp_ln1751_1)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%row_list_V_addr_1 = getelementptr i32 %row_list_V, i64 0, i64 %trunc_ln1754_cast"   --->   Operation 96 'getelementptr' 'row_list_V_addr_1' <Predicate = (!icmp_ln1751_1)> <Delay = 0.00>
ST_13 : Operation 97 [2/2] (1.19ns)   --->   "%row_list_V_load = load i8 %row_list_V_addr_1"   --->   Operation 97 'load' 'row_list_V_load' <Predicate = (!icmp_ln1751_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 14 <SV = 10> <Delay = 1.19>
ST_14 : Operation 98 [1/2] (1.19ns)   --->   "%row_list_V_load = load i8 %row_list_V_addr_1"   --->   Operation 98 'load' 'row_list_V_load' <Predicate = (!icmp_ln1751_1)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 15 <SV = 11> <Delay = 2.01>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln534_2 = sext i32 %row_list_V_load"   --->   Operation 99 'sext' 'sext_ln534_2' <Predicate = (!icmp_ln1751_1)> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.89ns)   --->   "%sub_ln534 = sub i34 %sext_ln534_2, i34 %sext_ln1751"   --->   Operation 100 'sub' 'sub_ln534' <Predicate = (!icmp_ln1751_1)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 101 [1/1] (0.90ns)   --->   "%sub_ln180 = sub i34 0, i34 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 101 'sub' 'sub_ln180' <Predicate = (!icmp_ln1751_1)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sub_ln534, i32 33" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 102 'bitselect' 'tmp_23' <Predicate = (!icmp_ln1751_1)> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.22ns)   --->   "%adjustedZ = select i1 %tmp_23, i34 %sub_ln180, i34 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 103 'select' 'adjustedZ' <Predicate = (!icmp_ln1751_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 12> <Delay = 1.47>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln1560 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [patchMaker.cpp:1560]   --->   Operation 104 'specloopname' 'specloopname_ln1560' <Predicate = (!icmp_ln1751_1)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1753 = sext i34 %adjustedZ" [patchMaker.cpp:1753]   --->   Operation 105 'sext' 'sext_ln1753' <Predicate = (!icmp_ln1751_1)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (1.06ns)   --->   "%icmp_ln1754 = icmp_slt  i64 %sext_ln1753, i64 %start_value" [patchMaker.cpp:1754]   --->   Operation 106 'icmp' 'icmp_ln1754' <Predicate = (!icmp_ln1751_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 107 [1/1] (0.41ns)   --->   "%start_value_1 = select i1 %icmp_ln1754, i64 %sext_ln1753, i64 %start_value" [patchMaker.cpp:1754]   --->   Operation 107 'select' 'start_value_1' <Predicate = (!icmp_ln1751_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1754 = zext i31 %j_1" [patchMaker.cpp:1754]   --->   Operation 108 'zext' 'zext_ln1754' <Predicate = (!icmp_ln1751_1)> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (0.22ns)   --->   "%start_index_1 = select i1 %icmp_ln1754, i32 %zext_ln1754, i32 %start_index" [patchMaker.cpp:1754]   --->   Operation 109 'select' 'start_index_1' <Predicate = (!icmp_ln1751_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 110 'br' 'br_ln0' <Predicate = (!icmp_ln1751_1)> <Delay = 0.00>

State 17 <SV = 10> <Delay = 0.69>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%trapezoid_edges_V_addr = getelementptr i26 %trapezoid_edges_V, i64 0, i64 %zext_ln1547" [patchMaker.cpp:1547]   --->   Operation 111 'getelementptr' 'trapezoid_edges_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [2/2] (0.69ns)   --->   "%rhs = load i3 %trapezoid_edges_V_addr" [patchMaker.cpp:1547]   --->   Operation 112 'load' 'rhs' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>

State 18 <SV = 11> <Delay = 0.69>
ST_18 : Operation 113 [1/2] (0.69ns)   --->   "%rhs = load i3 %trapezoid_edges_V_addr" [patchMaker.cpp:1547]   --->   Operation 113 'load' 'rhs' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 5> <ROM>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%rhs_16 = zext i26 %rhs" [patchMaker.cpp:1547]   --->   Operation 114 'zext' 'rhs_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln1725 = br void" [patchMaker.cpp:1725]   --->   Operation 115 'br' 'br_ln1725' <Predicate = true> <Delay = 0.38>

State 19 <SV = 12> <Delay = 1.19>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%j_4 = phi i31 0, void %_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit, i31 %add_ln1725, void %.split6" [patchMaker.cpp:1730]   --->   Operation 116 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%rbVal = phi i64 9223372036854775807, void %_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit, i64 %rbVal_2, void %.split6"   --->   Operation 117 'phi' 'rbVal' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%lbVal = phi i64 9223372036854775807, void %_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit, i64 %lbVal_1, void %.split6"   --->   Operation 118 'phi' 'lbVal' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%left_bound = phi i32 0, void %_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit, i32 %left_bound_1, void %.split6"   --->   Operation 119 'phi' 'left_bound' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%right_bound = phi i32 0, void %_Z18mSP_findStartIndexP6ap_intILi32EEixRiRx.exit, i32 %right_bound_2, void %.split6"   --->   Operation 120 'phi' 'right_bound' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.87ns)   --->   "%add_ln1725 = add i31 %j_4, i31 1" [patchMaker.cpp:1725]   --->   Operation 121 'add' 'add_ln1725' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 122 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/1] (0.84ns)   --->   "%icmp_ln1725 = icmp_eq  i31 %j_4, i31 %trunc_ln534" [patchMaker.cpp:1725]   --->   Operation 123 'icmp' 'icmp_ln1725' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%empty_73 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 124 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln1725 = br i1 %icmp_ln1725, void %.split6, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv.loopexit" [patchMaker.cpp:1725]   --->   Operation 125 'br' 'br_ln1725' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln1730_cast = zext i31 %j_4" [patchMaker.cpp:1730]   --->   Operation 126 'zext' 'trunc_ln1730_cast' <Predicate = (!icmp_ln1725)> <Delay = 0.00>
ST_19 : Operation 127 [1/1] (0.00ns)   --->   "%row_list_V_addr_2 = getelementptr i32 %row_list_V, i64 0, i64 %trunc_ln1730_cast"   --->   Operation 127 'getelementptr' 'row_list_V_addr_2' <Predicate = (!icmp_ln1725)> <Delay = 0.00>
ST_19 : Operation 128 [2/2] (1.19ns)   --->   "%lhs = load i8 %row_list_V_addr_2"   --->   Operation 128 'load' 'lhs' <Predicate = (!icmp_ln1725)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1730 = zext i31 %j_4" [patchMaker.cpp:1730]   --->   Operation 129 'zext' 'zext_ln1730' <Predicate = (!icmp_ln1725)> <Delay = 0.00>

State 20 <SV = 13> <Delay = 1.19>
ST_20 : Operation 130 [1/2] (1.19ns)   --->   "%lhs = load i8 %row_list_V_addr_2"   --->   Operation 130 'load' 'lhs' <Predicate = (!icmp_ln1725)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 21 <SV = 14> <Delay = 1.99>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln215_26 = sext i32 %lhs"   --->   Operation 131 'sext' 'sext_ln215_26' <Predicate = (!icmp_ln1725)> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.88ns)   --->   "%ret_13 = add i33 %sext_ln215_26, i33 %rhs_16"   --->   Operation 132 'add' 'ret_13' <Predicate = (!icmp_ln1725)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 133 [1/1] (0.89ns)   --->   "%sub_ln180_7 = sub i33 0, i33 %ret_13" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 133 'sub' 'sub_ln180_7' <Predicate = (!icmp_ln1725)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_13, i32 32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 134 'bitselect' 'tmp_24' <Predicate = (!icmp_ln1725)> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.22ns)   --->   "%adjustedZL = select i1 %tmp_24, i33 %sub_ln180_7, i33 %ret_13" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 135 'select' 'adjustedZL' <Predicate = (!icmp_ln1725)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (0.88ns)   --->   "%ret_14 = sub i33 %sext_ln215_26, i33 %rhs_16"   --->   Operation 136 'sub' 'ret_14' <Predicate = (!icmp_ln1725)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 137 [1/1] (0.89ns)   --->   "%sub_ln180_8 = sub i33 0, i33 %ret_14" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 137 'sub' 'sub_ln180_8' <Predicate = (!icmp_ln1725)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_14, i32 32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 138 'bitselect' 'tmp_25' <Predicate = (!icmp_ln1725)> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.22ns)   --->   "%adjustedZR = select i1 %tmp_25, i33 %sub_ln180_8, i33 %ret_14" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 139 'select' 'adjustedZR' <Predicate = (!icmp_ln1725)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 15> <Delay = 1.47>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln1564 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [patchMaker.cpp:1564]   --->   Operation 140 'specloopname' 'specloopname_ln1564' <Predicate = (!icmp_ln1725)> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1727 = sext i33 %adjustedZL" [patchMaker.cpp:1727]   --->   Operation 141 'sext' 'sext_ln1727' <Predicate = (!icmp_ln1725)> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1728 = sext i33 %adjustedZR" [patchMaker.cpp:1728]   --->   Operation 142 'sext' 'sext_ln1728' <Predicate = (!icmp_ln1725)> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (1.06ns)   --->   "%icmp_ln1730 = icmp_slt  i64 %sext_ln1727, i64 %lbVal" [patchMaker.cpp:1730]   --->   Operation 143 'icmp' 'icmp_ln1730' <Predicate = (!icmp_ln1725)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 144 [1/1] (0.22ns)   --->   "%left_bound_1 = select i1 %icmp_ln1730, i32 %zext_ln1730, i32 %left_bound" [patchMaker.cpp:1730]   --->   Operation 144 'select' 'left_bound_1' <Predicate = (!icmp_ln1725)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 145 [1/1] (0.41ns)   --->   "%lbVal_1 = select i1 %icmp_ln1730, i64 %sext_ln1727, i64 %lbVal" [patchMaker.cpp:1730]   --->   Operation 145 'select' 'lbVal_1' <Predicate = (!icmp_ln1725)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 146 [1/1] (1.06ns)   --->   "%icmp_ln1736 = icmp_slt  i64 %sext_ln1728, i64 %rbVal" [patchMaker.cpp:1736]   --->   Operation 146 'icmp' 'icmp_ln1736' <Predicate = (!icmp_ln1725)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 147 [1/1] (0.22ns)   --->   "%right_bound_2 = select i1 %icmp_ln1736, i32 %zext_ln1730, i32 %right_bound" [patchMaker.cpp:1736]   --->   Operation 147 'select' 'right_bound_2' <Predicate = (!icmp_ln1725)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 148 [1/1] (0.41ns)   --->   "%rbVal_2 = select i1 %icmp_ln1736, i64 %sext_ln1728, i64 %rbVal" [patchMaker.cpp:1736]   --->   Operation 148 'select' 'rbVal_2' <Predicate = (!icmp_ln1725)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!icmp_ln1725)> <Delay = 0.00>

State 23 <SV = 13> <Delay = 1.73>
ST_23 : Operation 150 [1/1] (0.38ns)   --->   "%br_ln0 = br void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv"   --->   Operation 150 'br' 'br_ln0' <Predicate = (icmp_ln1751)> <Delay = 0.38>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%start_index_0_lcssa5 = phi i32 0, void, i32 %start_index, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv.loopexit"   --->   Operation 151 'phi' 'start_index_0_lcssa5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%start_value_0_lcssa4 = phi i64 9223372036854775807, void, i64 %start_value, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv.loopexit"   --->   Operation 152 'phi' 'start_value_0_lcssa4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (0.88ns)   --->   "%add_ln1637 = add i32 %row_list_size, i32 4294967295" [patchMaker.cpp:1637]   --->   Operation 153 'add' 'add_ln1637' <Predicate = (!leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [1/1] (0.85ns)   --->   "%icmp_ln1637 = icmp_eq  i32 %start_index_0_lcssa5, i32 %add_ln1637" [patchMaker.cpp:1637]   --->   Operation 154 'icmp' 'icmp_ln1637' <Predicate = (!leftRight_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 155 [1/1] (1.06ns)   --->   "%icmp_ln1586_1 = icmp_sgt  i64 %start_value_0_lcssa4, i64 10" [patchMaker.cpp:1586]   --->   Operation 155 'icmp' 'icmp_ln1586_1' <Predicate = (leftRight_read)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 156 [1/1] (1.06ns)   --->   "%icmp_ln1642 = icmp_slt  i64 %start_value_0_lcssa4, i64 18446744073709551606" [patchMaker.cpp:1642]   --->   Operation 156 'icmp' 'icmp_ln1642' <Predicate = (!leftRight_read)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 157 [1/1] (0.88ns)   --->   "%add_ln1644 = add i32 %start_index_0_lcssa5, i32 1" [patchMaker.cpp:1644]   --->   Operation 157 'add' 'add_ln1644' <Predicate = (!leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 1.76>
ST_24 : Operation 158 [1/1] (0.85ns)   --->   "%icmp_ln1586 = icmp_eq  i32 %start_index_0_lcssa5, i32 0" [patchMaker.cpp:1586]   --->   Operation 158 'icmp' 'icmp_ln1586' <Predicate = (leftRight_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 159 [1/1] (0.88ns)   --->   "%add_ln1588 = add i32 %start_index_0_lcssa5, i32 4294967295" [patchMaker.cpp:1588]   --->   Operation 159 'add' 'add_ln1588' <Predicate = (icmp_ln1586_1 & leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node start_index_3)   --->   "%select_ln1586 = select i1 %icmp_ln1586_1, i32 %add_ln1588, i32 %start_index_0_lcssa5" [patchMaker.cpp:1586]   --->   Operation 160 'select' 'select_ln1586' <Predicate = (leftRight_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1652)   --->   "%start_index_2 = select i1 %icmp_ln1642, i32 %add_ln1644, i32 %start_index_0_lcssa5" [patchMaker.cpp:1642]   --->   Operation 161 'select' 'start_index_2' <Predicate = (!icmp_ln1637 & !leftRight_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 162 [1/1] (0.22ns) (out node of the LUT)   --->   "%start_index_3 = select i1 %icmp_ln1586, i32 0, i32 %select_ln1586" [patchMaker.cpp:1586]   --->   Operation 162 'select' 'start_index_3' <Predicate = (leftRight_read)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1652)   --->   "%start_index_4 = select i1 %icmp_ln1637, i32 %start_index_0_lcssa5, i32 %start_index_2" [patchMaker.cpp:1637]   --->   Operation 163 'select' 'start_index_4' <Predicate = (!leftRight_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 164 [1/1] (0.88ns) (out node of the LUT)   --->   "%sub_ln1652 = sub i32 %start_index_4, i32 %original_ppl_read" [patchMaker.cpp:1652]   --->   Operation 164 'sub' 'sub_ln1652' <Predicate = (!leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln1652 = trunc i32 %sub_ln1652" [patchMaker.cpp:1652]   --->   Operation 165 'trunc' 'trunc_ln1652' <Predicate = (!leftRight_read)> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.88ns)   --->   "%add_ln1652 = add i32 %sub_ln1652, i32 1" [patchMaker.cpp:1652]   --->   Operation 166 'add' 'add_ln1652' <Predicate = (!leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 15> <Delay = 2.04>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%right_bound_0_lcssa = phi i32 0, void, i32 %right_bound, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv.loopexit"   --->   Operation 167 'phi' 'right_bound_0_lcssa' <Predicate = (leftRight_read)> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%left_bound_0_lcssa = phi i32 0, void, i32 %left_bound, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv.loopexit"   --->   Operation 168 'phi' 'left_bound_0_lcssa' <Predicate = (!leftRight_read)> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node temp_start)   --->   "%trunc_ln1559 = trunc i32 %start_index_3" [patchMaker.cpp:1559]   --->   Operation 169 'trunc' 'trunc_ln1559' <Predicate = (leftRight_read)> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.88ns)   --->   "%add_ln1591 = add i32 %start_index_3, i32 %original_ppl_read" [patchMaker.cpp:1591]   --->   Operation 170 'add' 'add_ln1591' <Predicate = (leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln1591 = trunc i32 %right_bound_0_lcssa" [patchMaker.cpp:1591]   --->   Operation 171 'trunc' 'trunc_ln1591' <Predicate = (leftRight_read)> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.88ns)   --->   "%add_ln1591_1 = add i32 %right_bound_0_lcssa, i32 1" [patchMaker.cpp:1591]   --->   Operation 172 'add' 'add_ln1591_1' <Predicate = (leftRight_read)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1591_2 = add i11 %trunc_ln1591, i11 1" [patchMaker.cpp:1591]   --->   Operation 173 'add' 'add_ln1591_2' <Predicate = (leftRight_read)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 174 [1/1] (0.85ns)   --->   "%icmp_ln1591 = icmp_sgt  i32 %add_ln1591, i32 %add_ln1591_1" [patchMaker.cpp:1591]   --->   Operation 174 'icmp' 'icmp_ln1591' <Predicate = (leftRight_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 175 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1610 = sub i11 %add_ln1591_2, i11 %empty" [patchMaker.cpp:1610]   --->   Operation 175 'sub' 'sub_ln1610' <Predicate = (leftRight_read)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_25 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node temp_start)   --->   "%select_ln1591 = select i1 %icmp_ln1591, i11 %sub_ln1610, i11 %trunc_ln1559" [patchMaker.cpp:1591]   --->   Operation 176 'select' 'select_ln1591' <Predicate = (leftRight_read)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (0.85ns)   --->   "%icmp_ln1652 = icmp_slt  i32 %add_ln1652, i32 %left_bound_0_lcssa" [patchMaker.cpp:1652]   --->   Operation 177 'icmp' 'icmp_ln1652' <Predicate = (!leftRight_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln1652)   --->   "%trunc_ln1652_1 = trunc i32 %left_bound_0_lcssa" [patchMaker.cpp:1652]   --->   Operation 178 'trunc' 'trunc_ln1652_1' <Predicate = (!leftRight_read)> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.73ns)   --->   "%add_ln1652_1 = add i11 %trunc_ln1652, i11 1" [patchMaker.cpp:1652]   --->   Operation 179 'add' 'add_ln1652_1' <Predicate = (!leftRight_read)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln1652 = select i1 %icmp_ln1652, i11 %trunc_ln1652_1, i11 %add_ln1652_1" [patchMaker.cpp:1652]   --->   Operation 180 'select' 'select_ln1652' <Predicate = (!leftRight_read)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 181 [1/1] (0.30ns) (out node of the LUT)   --->   "%temp_start = select i1 %leftRight_read, i11 %select_ln1591, i11 %select_ln1652" [patchMaker.cpp:1584]   --->   Operation 181 'select' 'temp_start' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 182 [1/1] (0.38ns)   --->   "%br_ln1698 = br void" [patchMaker.cpp:1698]   --->   Operation 182 'br' 'br_ln1698' <Predicate = true> <Delay = 0.38>

State 26 <SV = 16> <Delay = 1.72>
ST_26 : Operation 183 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv, i6 %add_ln1698_2, void %.split4" [patchMaker.cpp:1698]   --->   Operation 183 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%j_3 = phi i5 0, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv, i5 %select_ln1698_1, void %.split4" [patchMaker.cpp:1698]   --->   Operation 184 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%z = phi i2 0, void %_Z16mSP_findLRBoundsiP6ap_intILi32EEiRiS2_.exit_ifconv, i2 %add_ln1704, void %.split4" [patchMaker.cpp:1704]   --->   Operation 185 'phi' 'z' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 186 [1/1] (0.70ns)   --->   "%add_ln1698_2 = add i6 %indvar_flatten, i6 1" [patchMaker.cpp:1698]   --->   Operation 186 'add' 'add_ln1698_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 187 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.61ns)   --->   "%icmp_ln1698 = icmp_eq  i6 %indvar_flatten, i6 32" [patchMaker.cpp:1698]   --->   Operation 188 'icmp' 'icmp_ln1698' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln1698 = br i1 %icmp_ln1698, void %.split4, void" [patchMaker.cpp:1698]   --->   Operation 189 'br' 'br_ln1698' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (0.70ns)   --->   "%add_ln1698 = add i5 %j_3, i5 1" [patchMaker.cpp:1698]   --->   Operation 190 'add' 'add_ln1698' <Predicate = (!icmp_ln1698)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 191 [1/1] (0.34ns)   --->   "%icmp_ln1704 = icmp_eq  i2 %z, i2 2" [patchMaker.cpp:1704]   --->   Operation 191 'icmp' 'icmp_ln1704' <Predicate = (!icmp_ln1698)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 192 [1/1] (0.27ns)   --->   "%select_ln1698 = select i1 %icmp_ln1704, i2 0, i2 %z" [patchMaker.cpp:1698]   --->   Operation 192 'select' 'select_ln1698' <Predicate = (!icmp_ln1698)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 193 [1/1] (0.27ns)   --->   "%select_ln1698_1 = select i1 %icmp_ln1704, i5 %add_ln1698, i5 %j_3" [patchMaker.cpp:1698]   --->   Operation 193 'select' 'select_ln1698_1' <Predicate = (!icmp_ln1698)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1698 = zext i5 %select_ln1698_1" [patchMaker.cpp:1698]   --->   Operation 194 'zext' 'zext_ln1698' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.73ns)   --->   "%add_ln1698_1 = add i11 %zext_ln1698, i11 %temp_start" [patchMaker.cpp:1698]   --->   Operation 195 'add' 'add_ln1698_1' <Predicate = (!icmp_ln1698)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 196 [1/1] (0.43ns)   --->   "%add_ln1704 = add i2 %select_ln1698, i2 1" [patchMaker.cpp:1704]   --->   Operation 196 'add' 'add_ln1704' <Predicate = (!icmp_ln1698)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 17> <Delay = 1.48>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1709_1 = zext i11 %add_ln1698_1" [patchMaker.cpp:1709]   --->   Operation 197 'zext' 'zext_ln1709_1' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_27 : Operation 198 [1/1] (0.73ns)   --->   "%add_ln1709_1 = add i12 %zext_ln1547_1, i12 %zext_ln1709_1" [patchMaker.cpp:1709]   --->   Operation 198 'add' 'add_ln1709_1' <Predicate = (!icmp_ln1698)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln1709_3)   --->   "%empty_75 = shl i12 %add_ln1709_1, i12 1" [patchMaker.cpp:1709]   --->   Operation 199 'shl' 'empty_75' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_27 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln1709_3)   --->   "%zext_ln1709_2 = zext i2 %select_ln1698" [patchMaker.cpp:1709]   --->   Operation 200 'zext' 'zext_ln1709_2' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_27 : Operation 201 [1/1] (0.74ns) (out node of the LUT)   --->   "%add_ln1709_3 = add i12 %empty_75, i12 %zext_ln1709_2" [patchMaker.cpp:1709]   --->   Operation 201 'add' 'add_ln1709_3' <Predicate = (!icmp_ln1698)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 18> <Delay = 1.64>
ST_28 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1709 = zext i5 %select_ln1698_1" [patchMaker.cpp:1709]   --->   Operation 202 'zext' 'zext_ln1709' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_28 : Operation 203 [1/1] (0.70ns)   --->   "%add_ln1709 = add i8 %zext_ln1555, i8 %zext_ln1709" [patchMaker.cpp:1709]   --->   Operation 203 'add' 'add_ln1709' <Predicate = (!icmp_ln1698)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node add_ln1709_2)   --->   "%shl_ln1698 = shl i8 %add_ln1709, i8 1" [patchMaker.cpp:1698]   --->   Operation 204 'shl' 'shl_ln1698' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_28 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln1709_2)   --->   "%zext_ln1709_3 = zext i2 %select_ln1698" [patchMaker.cpp:1709]   --->   Operation 205 'zext' 'zext_ln1709_3' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_28 : Operation 206 [1/1] (0.70ns) (out node of the LUT)   --->   "%add_ln1709_2 = add i8 %shl_ln1698, i8 %zext_ln1709_3" [patchMaker.cpp:1709]   --->   Operation 206 'add' 'add_ln1709_2' <Predicate = (!icmp_ln1698)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1709_5 = zext i12 %add_ln1709_3" [patchMaker.cpp:1709]   --->   Operation 207 'zext' 'zext_ln1709_5' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_28 : Operation 208 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_4 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln1709_5" [patchMaker.cpp:1709]   --->   Operation 208 'getelementptr' 'GDarrayDecoded_addr_4' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_28 : Operation 209 [2/2] (1.64ns)   --->   "%GDarrayDecoded_load_4 = load i12 %GDarrayDecoded_addr_4" [patchMaker.cpp:1709]   --->   Operation 209 'load' 'GDarrayDecoded_load_4' <Predicate = (!icmp_ln1698)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>

State 29 <SV = 19> <Delay = 1.64>
ST_29 : Operation 210 [1/2] (1.64ns)   --->   "%GDarrayDecoded_load_4 = load i12 %GDarrayDecoded_addr_4" [patchMaker.cpp:1709]   --->   Operation 210 'load' 'GDarrayDecoded_load_4' <Predicate = (!icmp_ln1698)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>

State 30 <SV = 20> <Delay = 1.19>
ST_30 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @makeSuperPoint_alignedToLine_initSP_perPoint_makeSuperPoint_alignedToLine_initSP_perParameter_str"   --->   Operation 211 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 212 'speclooptripcount' 'empty_74' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 213 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_30 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln1709_4 = zext i8 %add_ln1709_2" [patchMaker.cpp:1709]   --->   Operation 214 'zext' 'zext_ln1709_4' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_30 : Operation 215 [1/1] (0.00ns)   --->   "%init_patch_addr = getelementptr i32 %init_patch, i64 0, i64 %zext_ln1709_4" [patchMaker.cpp:1709]   --->   Operation 215 'getelementptr' 'init_patch_addr' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_30 : Operation 216 [1/1] (0.00ns)   --->   "%specloopname_ln1704 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [patchMaker.cpp:1704]   --->   Operation 216 'specloopname' 'specloopname_ln1704' <Predicate = (!icmp_ln1698)> <Delay = 0.00>
ST_30 : Operation 217 [1/1] (1.19ns)   --->   "%store_ln1709 = store i32 %GDarrayDecoded_load_4, i8 %init_patch_addr" [patchMaker.cpp:1709]   --->   Operation 217 'store' 'store_ln1709' <Predicate = (!icmp_ln1698)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_30 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 218 'br' 'br_ln0' <Predicate = (!icmp_ln1698)> <Delay = 0.00>

State 31 <SV = 17> <Delay = 0.00>
ST_31 : Operation 219 [1/1] (0.00ns)   --->   "%ret_ln1714 = ret i32 %original_ppl_read" [patchMaker.cpp:1714]   --->   Operation 219 'ret' 'ret_ln1714' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	wire read on port 'i' [17]  (0 ns)
	'getelementptr' operation ('GDn_points_addr', patchMaker.cpp:1547) [26]  (0 ns)
	'load' operation ('row_list_size', patchMaker.cpp:1547) on array 'GDn_points' [27]  (0.699 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'load' operation ('row_list_size', patchMaker.cpp:1547) on array 'GDn_points' [27]  (0.699 ns)

 <State 3>: 0.735ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1550) with incoming values : ('add_ln1550', patchMaker.cpp:1550) [30]  (0 ns)
	'add' operation ('add_ln1555', patchMaker.cpp:1555) [39]  (0.735 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'shl' operation ('shl_ln1555', patchMaker.cpp:1555) [40]  (0 ns)
	'or' operation ('or_ln1555', patchMaker.cpp:1555) [41]  (0 ns)
	'getelementptr' operation ('GDarrayDecoded_addr', patchMaker.cpp:1555) [43]  (0 ns)
	'load' operation ('GDarrayDecoded_load', patchMaker.cpp:1555) on array 'GDarrayDecoded' [46]  (1.65 ns)

 <State 5>: 1.65ns
The critical path consists of the following:
	'load' operation ('GDarrayDecoded_load', patchMaker.cpp:1555) on array 'GDarrayDecoded' [46]  (1.65 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('row_list_V_addr', patchMaker.cpp:1555) [45]  (0 ns)
	'store' operation ('store_ln1555', patchMaker.cpp:1555) of variable 'GDarrayDecoded_load', patchMaker.cpp:1555 on array 'row_list.V', patchMaker.cpp:1543 [47]  (1.2 ns)

 <State 7>: 0.714ns
The critical path consists of the following:
	'getelementptr' operation ('radiiDivisionList_1_4_addr', patchMaker.cpp:1558) [54]  (0 ns)
	'load' operation ('radiiDivisionList_1_4_load', patchMaker.cpp:1558) on array 'radiiDivisionList_1_4' [55]  (0.714 ns)

 <State 8>: 0.88ns
The critical path consists of the following:
	'sub' operation ('ret') [52]  (0.88 ns)

 <State 9>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln1558', patchMaker.cpp:1558) [57]  (2.1 ns)

 <State 10>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln1558', patchMaker.cpp:1558) [57]  (2.1 ns)

 <State 11>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln1558', patchMaker.cpp:1558) [57]  (2.1 ns)

 <State 12>: 1.25ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1751', patchMaker.cpp:1751) [60]  (0.859 ns)
	multiplexor before 'phi' operation ('start_index') with incoming values : ('start_index', patchMaker.cpp:1754) [135]  (0.387 ns)

 <State 13>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1754) with incoming values : ('add_ln1751', patchMaker.cpp:1751) [68]  (0 ns)
	'getelementptr' operation ('row_list_V_addr_1') [79]  (0 ns)
	'load' operation ('row_list_V_load') on array 'row_list.V', patchMaker.cpp:1543 [80]  (1.2 ns)

 <State 14>: 1.2ns
The critical path consists of the following:
	'load' operation ('row_list_V_load') on array 'row_list.V', patchMaker.cpp:1543 [80]  (1.2 ns)

 <State 15>: 2.02ns
The critical path consists of the following:
	'sub' operation ('__x') [82]  (0.89 ns)
	'sub' operation ('sub_ln180', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [83]  (0.901 ns)
	'select' operation ('adjustedZ', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [85]  (0.228 ns)

 <State 16>: 1.48ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1754', patchMaker.cpp:1754) [87]  (1.06 ns)
	'select' operation ('start_value', patchMaker.cpp:1754) [88]  (0.411 ns)

 <State 17>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('trapezoid_edges_V_addr', patchMaker.cpp:1547) [93]  (0 ns)
	'load' operation ('rhs', patchMaker.cpp:1547) on array 'trapezoid_edges_V' [94]  (0.699 ns)

 <State 18>: 0.699ns
The critical path consists of the following:
	'load' operation ('rhs', patchMaker.cpp:1547) on array 'trapezoid_edges_V' [94]  (0.699 ns)

 <State 19>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1730) with incoming values : ('add_ln1725', patchMaker.cpp:1725) [98]  (0 ns)
	'getelementptr' operation ('row_list_V_addr_2') [111]  (0 ns)
	'load' operation ('lhs') on array 'row_list.V', patchMaker.cpp:1543 [112]  (1.2 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'row_list.V', patchMaker.cpp:1543 [112]  (1.2 ns)

 <State 21>: 2ns
The critical path consists of the following:
	'add' operation ('ret') [114]  (0.88 ns)
	'sub' operation ('sub_ln180_7', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [115]  (0.89 ns)
	'select' operation ('adjustedZL', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [117]  (0.227 ns)

 <State 22>: 1.48ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1730', patchMaker.cpp:1730) [124]  (1.06 ns)
	'select' operation ('lbVal', patchMaker.cpp:1730) [127]  (0.411 ns)

 <State 23>: 1.74ns
The critical path consists of the following:
	'add' operation ('add_ln1637', patchMaker.cpp:1637) [140]  (0.88 ns)
	'icmp' operation ('icmp_ln1637', patchMaker.cpp:1637) [141]  (0.859 ns)

 <State 24>: 1.76ns
The critical path consists of the following:
	'select' operation ('start_index', patchMaker.cpp:1642) [147]  (0 ns)
	'select' operation ('start_index', patchMaker.cpp:1637) [157]  (0 ns)
	'sub' operation ('sub_ln1652', patchMaker.cpp:1652) [158]  (0.88 ns)
	'add' operation ('add_ln1652', patchMaker.cpp:1652) [160]  (0.88 ns)

 <State 25>: 2.04ns
The critical path consists of the following:
	'phi' operation ('right_bound') with incoming values : ('right_bound', patchMaker.cpp:1736) [137]  (0 ns)
	'add' operation ('add_ln1591_1', patchMaker.cpp:1591) [152]  (0.88 ns)
	'icmp' operation ('icmp_ln1591', patchMaker.cpp:1591) [154]  (0.859 ns)
	'select' operation ('select_ln1591', patchMaker.cpp:1591) [156]  (0 ns)
	'select' operation ('temp_start', patchMaker.cpp:1584) [165]  (0.301 ns)

 <State 26>: 1.72ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1698) with incoming values : ('select_ln1698_1', patchMaker.cpp:1698) [169]  (0 ns)
	'add' operation ('add_ln1698', patchMaker.cpp:1698) [176]  (0.707 ns)
	'select' operation ('select_ln1698_1', patchMaker.cpp:1698) [181]  (0.278 ns)
	'add' operation ('add_ln1698_1', patchMaker.cpp:1698) [186]  (0.735 ns)

 <State 27>: 1.48ns
The critical path consists of the following:
	'add' operation ('add_ln1709_1', patchMaker.cpp:1709) [188]  (0.735 ns)
	'shl' operation ('empty_75', patchMaker.cpp:1709) [189]  (0 ns)
	'add' operation ('add_ln1709_3', patchMaker.cpp:1709) [196]  (0.745 ns)

 <State 28>: 1.65ns
The critical path consists of the following:
	'getelementptr' operation ('GDarrayDecoded_addr_4', patchMaker.cpp:1709) [198]  (0 ns)
	'load' operation ('GDarrayDecoded_load_4', patchMaker.cpp:1709) on array 'GDarrayDecoded' [200]  (1.65 ns)

 <State 29>: 1.65ns
The critical path consists of the following:
	'load' operation ('GDarrayDecoded_load_4', patchMaker.cpp:1709) on array 'GDarrayDecoded' [200]  (1.65 ns)

 <State 30>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('init_patch_addr', patchMaker.cpp:1709) [195]  (0 ns)
	'store' operation ('store_ln1709', patchMaker.cpp:1709) of variable 'GDarrayDecoded_load_4', patchMaker.cpp:1709 on array 'init_patch' [201]  (1.2 ns)

 <State 31>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
