<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F407VG Device Drivers: drivers/Inc/stm32f407xx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F407VG Device Drivers
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_7f36621623353b8f9cb8ae096cf5dafd.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f407xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f407xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef INC_STM32F407XX_H_</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define INC_STM32F407XX_H_</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;stddef.h&gt;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;stdio.h&gt;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;stdlib.h&gt;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;string.h&gt;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;math.h&gt;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">   37</a></span>&#160;<span class="preprocessor">#define __vo    volatile</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="group__STM32F407XX__DEFINITIONS.html#ga5181eb756a197a06d1c4ed1f40a065bc">   40</a></span>&#160;<span class="preprocessor">#define __weak  __attribute__((weak))</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/********************************** START : Processor Specific Details **********************************************/</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define NVIC_ISER0          ((__vo uint32_t*)0xE000E100)  </span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define NVIC_ISER1          ((__vo uint32_t*)0xE000E104)  </span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define NVIC_ISER2          ((__vo uint32_t*)0xE000E108)  </span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define NVIC_ISER3          ((__vo uint32_t*)0xE000E10C)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define NVIC_ISER4          ((__vo uint32_t*)0xE000E110)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define NVIC_ISER5          ((__vo uint32_t*)0xE000E114)</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define NVIC_ISER6          ((__vo uint32_t*)0xE000E118)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define NVIC_ISER7          ((__vo uint32_t*)0xE000E11C)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define NVIC_ICER0          ((__vo uint32_t*)0xE000E180)  </span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define NVIC_ICER1          ((__vo uint32_t*)0xE000E184)  </span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define NVIC_ICER2          ((__vo uint32_t*)0xE000E188)  </span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define NVIC_ICER3          ((__vo uint32_t*)0xE000E18C)  </span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define NVIC_ICER4          ((__vo uint32_t*)0xE000E190)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define NVIC_ICER5          ((__vo uint32_t*)0xE000E194)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define NVIC_ICER6          ((__vo uint32_t*)0xE000E198)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define NVIC_ICER7          ((__vo uint32_t*)0xE000E19C)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/********************************** END : Processor Specific Details ************************************************/</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/********************************** START : Memory Base Addresses ***************************************************/</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define NVIC_PR_BASE_ADDR   ((__vo uint32_t*)0xE000E400)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define NO_PR_BITS_IMPLEMENTED      4</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__MEMORY__BASE__ADDRESSES.html#gaf6863e7094aca292453684fa2af16686">  106</a></span>&#160;<span class="preprocessor">#define FLASH_BASEADDR               0x08000000U   </span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__MEMORY__BASE__ADDRESSES.html#gaec02cd8a7872b7816d2a838e6956f6a1">  107</a></span>&#160;<span class="preprocessor">#define SRAM1_BASEADDR     (uint32_t)0x20000000    </span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define SRAM                         SRAM1_BASE_ADDR</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__MEMORY__BASE__ADDRESSES.html#ga548ca9ecc4b62f701800110d155a05dc">  110</a></span>&#160;<span class="preprocessor">#define ROM_BASEADDR                 0x1FFF0000U   </span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__MEMORY__BASE__ADDRESSES.html#gac14dea910dc75b8e90e51ea63eae373c">  111</a></span>&#160;<span class="preprocessor">#define SRAM2_BASEADDR               0x2001C000U   </span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/********************************** END : Memory Base Addresses *******************************************************/</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">/********************************** START : Peripheral Base Addresses *************************************************/</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses.html#ga61007d5774c0eb9e7864c6368c811669">  129</a></span>&#160;<span class="preprocessor">#define PERIPH_BASEADDR            0x40000000U     </span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses.html#gab337f142a3ad57dbf74863dc3aac1dcc">  130</a></span>&#160;<span class="preprocessor">#define APB1PERIPH_BASEADDR        PERIPH_BASEADDR </span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses.html#gaac2acc49eab4162a25e6b61dc3f27a7c">  131</a></span>&#160;<span class="preprocessor">#define APB2PERIPH_BASEADDR        0x40010000U     </span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses.html#gad1079208a6f6a29a637a550d1ca81a94">  132</a></span>&#160;<span class="preprocessor">#define AHB1PERIPH_BASEADDR        0x40020000U     </span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses.html#ga6b406467cd4492742190114cbbec9a8e">  133</a></span>&#160;<span class="preprocessor">#define AHB2PERIPH_BASEADDR        0x50000000U     </span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/********************************** END : Peripheral Base Addresses ***************************************************/</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/********************************** START : Peripheral Base Addresses on APB1 Bus *************************************/</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga3e615727451fa1abc89e436a7158d4aa">  145</a></span>&#160;<span class="preprocessor">#define GPIOA_BASEADDR        (AHB1PERIPH_BASEADDR + 0x0000)    </span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga583cafe206b45c6e3507b0493b96bdf0">  146</a></span>&#160;<span class="preprocessor">#define GPIOB_BASEADDR        (AHB1PERIPH_BASEADDR + 0x0400)    </span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga05e89040a5ad3c3e5f5bbd62b434512b">  147</a></span>&#160;<span class="preprocessor">#define GPIOC_BASEADDR        (AHB1PERIPH_BASEADDR + 0x0800)    </span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga807336d6c75feb8d0e943d618b5eaf26">  148</a></span>&#160;<span class="preprocessor">#define GPIOD_BASEADDR        (AHB1PERIPH_BASEADDR + 0x0C00)    </span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#gac248e8d8a7113113481c2abb31d7660a">  149</a></span>&#160;<span class="preprocessor">#define GPIOE_BASEADDR        (AHB1PERIPH_BASEADDR + 0x1000)    </span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga5f0323ec1e9720a76beebf3081bad9dc">  150</a></span>&#160;<span class="preprocessor">#define GPIOF_BASEADDR        (AHB1PERIPH_BASEADDR + 0x1400)    </span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga90f006630c69a7540d8b0b1c0073f3d2">  151</a></span>&#160;<span class="preprocessor">#define GPIOG_BASEADDR        (AHB1PERIPH_BASEADDR + 0x1800)    </span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga63f9598aea50d8c995a9037578bb0907">  152</a></span>&#160;<span class="preprocessor">#define GPIOH_BASEADDR        (AHB1PERIPH_BASEADDR + 0x1C00)    </span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga533d893dc77093a8db3b2ad55603587c">  153</a></span>&#160;<span class="preprocessor">#define GPIOI_BASEADDR        (AHB1PERIPH_BASEADDR + 0x2000)    </span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga89610f202a9f78bcc85f76c5ba52d009">  154</a></span>&#160;<span class="preprocessor">#define RCC_BASEADDR          (AHB1PERIPH_BASEADDR + 0x3800)    </span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga489420976747e7bcf241e2a9bb6cd138">  155</a></span>&#160;<span class="preprocessor">#define DMA1_BASEADDR         (AHB1PERIPH_BASEADDR + 0x6000)    </span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#gac3883cd723aa62055a055104bb3f6890">  156</a></span>&#160;<span class="preprocessor">#define DMA2_BASEADDR         (AHB1PERIPH_BASEADDR + 0x6400)    </span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga799588b38166cb25baecaf3fd926ae5f">  157</a></span>&#160;<span class="preprocessor">#define CRC_BASEADDR          (AHB1PERIPH_BASEADDR + 0x3000)    </span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga9e0148043c26c7c704e7261bf71e75fb">  158</a></span>&#160;<span class="preprocessor">#define FIR_BASEADDR          (AHB1PERIPH_BASEADDR + 0x3C00)    </span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga44e7e7597f47b4f3f3229de7c0ff7908">  160</a></span>&#160;<span class="preprocessor">#define I2C1_BASEADDR         (APB1PERIPH_BASEADDR+0x5400)  </span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga94025f09df9dc7c9720293778c389e4c">  161</a></span>&#160;<span class="preprocessor">#define I2C2_BASEADDR         (APB1PERIPH_BASEADDR+0x5800)  </span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga02b13b7d3f55032e47973e192b94cb53">  162</a></span>&#160;<span class="preprocessor">#define I2C3_BASEADDR         (APB1PERIPH_BASEADDR+0x5C00)  </span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga52fc929735639d70b44dea7885bb01ff">  164</a></span>&#160;<span class="preprocessor">#define SPI2_BASEADDR         (APB1PERIPH_BASEADDR+0x3800)  </span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#gada16cf23d6a91088c447de485b616ed8">  165</a></span>&#160;<span class="preprocessor">#define SPI3_BASEADDR         (APB1PERIPH_BASEADDR+0x3C00)  </span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga9e2d543dd90e725020d1f4b2ae3a0cdc">  167</a></span>&#160;<span class="preprocessor">#define USART2_BASEADDR       (APB1PERIPH_BASEADDR+0x4400)  </span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga44b4b63dcc1dedbd81fc2679c1d6c357">  168</a></span>&#160;<span class="preprocessor">#define USART3_BASEADDR       (APB1PERIPH_BASEADDR+0x4800)  </span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#ga4d6884b8f00f5b067ebcd86422e214fe">  169</a></span>&#160;<span class="preprocessor">#define UART4_BASEADDR        (APB1PERIPH_BASEADDR+0x4C00)  </span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB1.html#gad984a28136e0e1e4231fcad31e6bac98">  170</a></span>&#160;<span class="preprocessor">#define UART5_BASEADDR        (APB1PERIPH_BASEADDR+0x5000)  </span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/********************************** END : Peripheral Base Addresses on APB1 Bus ***************************************************/</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/********************************** START : Peripheral Base Addresses on APB2 Bus *************************************************/</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB2.html#ga64992f19fed3a459eb91f519c06b3427">  181</a></span>&#160;<span class="preprocessor">#define SPI1_BASEADDR         (APB2PERIPH_BASEADDR+0x3000)  </span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB2.html#ga8370319e63d6c3a62ce4f0539ebe2b68">  182</a></span>&#160;<span class="preprocessor">#define SPI4_BASEADDR         (APB2PERIPH_BASEADDR+0x3400)  </span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB2.html#ga4ccf21b5f54c80b031bff13956af2018">  183</a></span>&#160;<span class="preprocessor">#define USART1_BASEADDR       (APB2PERIPH_BASEADDR+0x1000)  </span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB2.html#ga849c1342a2b7b4126c4a3b638c903c29">  184</a></span>&#160;<span class="preprocessor">#define USART6_BASEADDR       (APB2PERIPH_BASEADDR+0x1400)  </span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB2.html#gad389e516cff9dd84a9b04685b391b8fe">  185</a></span>&#160;<span class="preprocessor">#define SYSCFG_BASEADDR       (APB2PERIPH_BASEADDR+0x3800)  </span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__Peripheral__Base__Addresses__APB2.html#ga9ce143f4fc043361dc774d877c672f0d">  186</a></span>&#160;<span class="preprocessor">#define EXTI_BASEADDR         (APB2PERIPH_BASEADDR+0x3C00)  </span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">/********************************** END : Peripheral Base Addresses on APB2 Bus ***************************************************/</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">/********************************** START : Peripheral register definition structure **********************************************/</span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html">  203</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#a28459b8f63638a9f274a5b60808ca80f">  204</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structGPIO__RegDef__t.html#a28459b8f63638a9f274a5b60808ca80f">MODER</a>;      </div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#a0ede38e3229982bd798714d26d81d2f7">  205</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structGPIO__RegDef__t.html#a0ede38e3229982bd798714d26d81d2f7">OTYPER</a>;     </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#a05469c7138ecee103aa7289399178c3d">  206</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structGPIO__RegDef__t.html#a05469c7138ecee103aa7289399178c3d">OSPEEDR</a>;    </div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#a9998efab4c46666c354bb537e354e8da">  207</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structGPIO__RegDef__t.html#a9998efab4c46666c354bb537e354e8da">PUPDR</a>;      </div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#aab9e07ccb67a5c1e1e06a354df8cd962">  208</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structGPIO__RegDef__t.html#aab9e07ccb67a5c1e1e06a354df8cd962">IDR</a>;        </div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#a0730a653c44ef982baa2234cc0007073">  209</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structGPIO__RegDef__t.html#a0730a653c44ef982baa2234cc0007073">ODR</a>;        </div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#af334c57267ac013584c3f4abb4809b09">  210</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structGPIO__RegDef__t.html#af334c57267ac013584c3f4abb4809b09">BSRR</a>;       </div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#afeb2fa2384f88a469dd627d559d289e0">  211</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structGPIO__RegDef__t.html#afeb2fa2384f88a469dd627d559d289e0">LCKR</a>;       </div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structGPIO__RegDef__t.html#a052db91d0ac293ee231a58a5e3709dcd">  212</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t AFR[2];     </div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;} <a class="code" href="structGPIO__RegDef__t.html">GPIO_RegDef_t</a>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html">  219</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a6a75e3ea79bc9abb0826b214d68f09ad">  220</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a6a75e3ea79bc9abb0826b214d68f09ad">CR</a>;         </div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#aeac42fe139144a42801c62ec5fafc628">  221</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#aeac42fe139144a42801c62ec5fafc628">PLLCFGR</a>;    </div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a467f5957fcf53705cbda0d18d3bdcf26">  222</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a467f5957fcf53705cbda0d18d3bdcf26">CFGR</a>;       </div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#afa529ad58c82e4af3bbb1b6248e133bb">  223</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#afa529ad58c82e4af3bbb1b6248e133bb">CIR</a>;        </div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a61efb4bcea47a79f3fcfb03895601f65">  224</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a61efb4bcea47a79f3fcfb03895601f65">AHB1RSTR</a>;   </div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#ad0a24e981c7fd413f81bff135409af17">  225</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#ad0a24e981c7fd413f81bff135409af17">AHB2RSTR</a>;   </div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a5b9eef112fa15bea7c883832719094fc">  226</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a5b9eef112fa15bea7c883832719094fc">AHB3RSTR</a>;   </div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    uint32_t      RESERVED0;</div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#adf1d72b0717ddd75a09e4671814f8df3">  228</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#adf1d72b0717ddd75a09e4671814f8df3">APB1RSTR</a>;   </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#ad586ef674d34e4eb981678d2b0a00370">  229</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#ad586ef674d34e4eb981678d2b0a00370">APB2RSTR</a>;   </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    uint32_t      RESERVED1[2];</div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a26a19eb56da3e69130928ce82a577b93">  231</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a26a19eb56da3e69130928ce82a577b93">AHB1ENR</a>;    </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#afb9664064fb9aea01c3bb5d65e22a75f">  232</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#afb9664064fb9aea01c3bb5d65e22a75f">AHB2ENR</a>;    </div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a8e9f12db7fadb3c95b32d725a882bda3">  233</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a8e9f12db7fadb3c95b32d725a882bda3">AHB3ENR</a>;    </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    uint32_t      RESERVED2;</div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a4765f14c70d18d4b71cffdbecc1bbb1a">  235</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a4765f14c70d18d4b71cffdbecc1bbb1a">APB1ENR</a>;    </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a768b90cef659aa5ac07728d290bbc4b9">  236</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a768b90cef659aa5ac07728d290bbc4b9">APB2ENR</a>;    </div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    uint32_t      RESERVED3[2];</div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#ab1e11e0c60ee9a9079672b3728f684a0">  238</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#ab1e11e0c60ee9a9079672b3728f684a0">AHB1LPENR</a>;  </div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a2f505c057f370f0c0c3625e91ec0e72f">  239</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a2f505c057f370f0c0c3625e91ec0e72f">AHB2LPENR</a>;  </div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a95c7d824d0a04df5be41763862a42ff1">  240</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a95c7d824d0a04df5be41763862a42ff1">AHB3LPENR</a>;  </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    uint32_t      RESERVED4;</div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#ab256effc0595fc4cf1aa978f43aaa7bf">  242</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#ab256effc0595fc4cf1aa978f43aaa7bf">APB1LPENR</a>;  </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a35568cd2f0fec284e65e984bc6c051f6">  243</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a35568cd2f0fec284e65e984bc6c051f6">APB2LPENR</a>;  </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    uint32_t      RESERVED5[2];</div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a788e1358c472335820afb54300365212">  245</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a788e1358c472335820afb54300365212">BDCR</a>;       </div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a53d81128390ec9eabefbbce977927ccd">  246</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a53d81128390ec9eabefbbce977927ccd">CSR</a>;        </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    uint32_t      RESERVED6[2];</div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a33e6a70b1a085ab88975a76642e5dd56">  248</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a33e6a70b1a085ab88975a76642e5dd56">SSCGR</a>;      </div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#ad1aa4b2574efc7c9e5d35467d29d82b4">  249</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#ad1aa4b2574efc7c9e5d35467d29d82b4">PLLI2SCFGR</a>; </div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#aa7667b4bcc1b5737a89926f9d4637f2a">  250</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#aa7667b4bcc1b5737a89926f9d4637f2a">PLLSAICFGR</a>; </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a67f55d894a3c6713ee409eb14ea2f6d1">  251</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a67f55d894a3c6713ee409eb14ea2f6d1">DCKCFGR</a>;    </div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#aa87878ae985251d87b66c7b71640b3fc">  252</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#aa87878ae985251d87b66c7b71640b3fc">CKGATENR</a>;   </div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structRCC__RegDef__t.html#a1c1af2c36778deba3c2ddc022a724961">  253</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structRCC__RegDef__t.html#a1c1af2c36778deba3c2ddc022a724961">DCKCFGR2</a>;   </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;} <a class="code" href="structRCC__RegDef__t.html">RCC_RegDef_t</a>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html">  260</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html#a1dd326f66cbc371ceb1d47467e3a1af8">  261</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structEXTI__RegDef__t.html#a1dd326f66cbc371ceb1d47467e3a1af8">IMR</a>;      </div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html#acd0022f52f9e40d8f593c2895134aced">  262</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structEXTI__RegDef__t.html#acd0022f52f9e40d8f593c2895134aced">EMR</a>;      </div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html#a7fdf529d9aa75ec3cc31db43f1230dbc">  263</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structEXTI__RegDef__t.html#a7fdf529d9aa75ec3cc31db43f1230dbc">RTSR</a>;     </div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html#abc30e97ebd7c29867aac96ab7cc5ad33">  264</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structEXTI__RegDef__t.html#abc30e97ebd7c29867aac96ab7cc5ad33">FTSR</a>;     </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html#a42b9635e3f1cf6bd5bf40ee96b1fa1be">  265</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structEXTI__RegDef__t.html#a42b9635e3f1cf6bd5bf40ee96b1fa1be">SWIER</a>;    </div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="structEXTI__RegDef__t.html#ad16a0795361068981ed4aefefc9eb7ca">  266</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structEXTI__RegDef__t.html#ad16a0795361068981ed4aefefc9eb7ca">PR</a>;       </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;} <a class="code" href="structEXTI__RegDef__t.html">EXTI_RegDef_t</a>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html">  273</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a7582e1db947986b5e25423072485ac19">  274</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structSYSCFG__RegDef__t.html#a7582e1db947986b5e25423072485ac19">MEMRMP</a>;    </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a4238ec696c591dc263bb91a89874017d">  275</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structSYSCFG__RegDef__t.html#a4238ec696c591dc263bb91a89874017d">PMC</a>;       </div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a12400c8ff53b0edee46f70cf32530653">  276</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t EXTICR[4]; </div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a5a3a2f2bffca1e5ee74a196b4fa3a847">  277</a></span>&#160;    uint32_t      RESERVED1[2]; </div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a1bc0d4a1faab0e9028e9dc1830698193">  278</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structSYSCFG__RegDef__t.html#a1bc0d4a1faab0e9028e9dc1830698193">CMPCR</a>;     </div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a7d7b1ed7f057e1df9769429250fd9236">  279</a></span>&#160;    uint32_t      RESERVED2[2]; </div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structSYSCFG__RegDef__t.html#a38ed7e8d6d14814d536d5b3e8a292845">  280</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structSYSCFG__RegDef__t.html#a38ed7e8d6d14814d536d5b3e8a292845">CFGR</a>;      </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;} <a class="code" href="structSYSCFG__RegDef__t.html">SYSCFG_RegDef_t</a>;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="structSPI__RegDef__t.html">  287</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t CR1;    <span class="comment">/* SPI Control Register 1 (0x00) */</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t CR2;    <span class="comment">/* SPI Control Register 2 (0x04) */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t SR;     <span class="comment">/* SPI Status Register (0x08) */</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t DR;     <span class="comment">/* SPI Data Register (0x0C) */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t CRCPR;  <span class="comment">/* SPI CRC Polynomial Register (0x10) */</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t RXCRCR; <span class="comment">/* SPI RX CRC Register (0x14) */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t TXCRCR; <span class="comment">/* SPI TX CRC Register (0x18) */</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t I2SCFGR;<span class="comment">/* SPI_I2S configuration register (0x1C) */</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t I2SPR;  <span class="comment">/* SPI_I2S prescaler register (0x20) */</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;} <a class="code" href="structSPI__RegDef__t.html">SPI_RegDef_t</a>;</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="structI2C__RegDef__t.html">  303</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="structI2C__RegDef__t.html#ae7618c6642db24f19600d43309b5e536">  304</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structI2C__RegDef__t.html#ae7618c6642db24f19600d43309b5e536">CR1</a>;       </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="structI2C__RegDef__t.html#ae880961f5010cec3117c7738237280ea">  305</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structI2C__RegDef__t.html#ae880961f5010cec3117c7738237280ea">CR2</a>;       </div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="structI2C__RegDef__t.html#a1908e0e4cb41a523ea1881f001ee87af">  306</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structI2C__RegDef__t.html#a1908e0e4cb41a523ea1881f001ee87af">OAR1</a>;      </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="structI2C__RegDef__t.html#ad0bc70013b4b00cbd9695860da9a657b">  307</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structI2C__RegDef__t.html#ad0bc70013b4b00cbd9695860da9a657b">OAR2</a>;      </div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="structI2C__RegDef__t.html#a947accfff99a0e0f37298b7c2038cbdb">  308</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structI2C__RegDef__t.html#a947accfff99a0e0f37298b7c2038cbdb">DR</a>;        </div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="structI2C__RegDef__t.html#a73c7fd93b22d1c965652d5b1ad4f2934">  309</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structI2C__RegDef__t.html#a73c7fd93b22d1c965652d5b1ad4f2934">SR1</a>;       </div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="structI2C__RegDef__t.html#a90dad1ece0dd37954cee061071cda71e">  310</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structI2C__RegDef__t.html#a90dad1ece0dd37954cee061071cda71e">SR2</a>;       </div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="structI2C__RegDef__t.html#a69f16430cc84fcc879d8f8ccbeb0ba20">  311</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structI2C__RegDef__t.html#a69f16430cc84fcc879d8f8ccbeb0ba20">CCR</a>;       </div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="structI2C__RegDef__t.html#a76cdc2f5ffae81d812a6b6582f0142b9">  312</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structI2C__RegDef__t.html#a76cdc2f5ffae81d812a6b6582f0142b9">TRISE</a>;     </div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="structI2C__RegDef__t.html#a150ffaeebb4187a3e14ae3613ff19c4b">  313</a></span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t <a class="code" href="structI2C__RegDef__t.html#a150ffaeebb4187a3e14ae3613ff19c4b">FLTR</a>;      </div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;} <a class="code" href="structI2C__RegDef__t.html">I2C_RegDef_t</a>;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="structUSART__RegDef__t.html">  320</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;{</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t SR;    <span class="comment">/* USART Status Register (0x00) */</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t DR;    <span class="comment">/* USART Data Register (0x04) */</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t BRR;   <span class="comment">/* USART Baud Rate Register (0x08) */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t CR1;   <span class="comment">/* USART Control Register 1 (0x0C) */</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t CR2;   <span class="comment">/* USART Control Register 2 (0x10) */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t CR3;   <span class="comment">/* USART Control Register 3 (0x14) */</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <a class="code" href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a> uint32_t GTPR;  <span class="comment">/* USART Guard time and prescaler Register (0x18) */</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;} <a class="code" href="structUSART__RegDef__t.html">USART_RegDef_t</a>;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">/********************************** END : Peripheral register definition structure ***********************************/</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/********************************** START : Peripheral Definitions ***************************************************/</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define  GPIOA       ((GPIO_RegDef_t*)GPIOA_BASEADDR)</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define  GPIOB       ((GPIO_RegDef_t*)GPIOB_BASEADDR)</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define  GPIOC       ((GPIO_RegDef_t*)GPIOC_BASEADDR)</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define  GPIOD       ((GPIO_RegDef_t*)GPIOD_BASEADDR)</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define  GPIOE       ((GPIO_RegDef_t*)GPIOE_BASEADDR)</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define  GPIOF       ((GPIO_RegDef_t*)GPIOF_BASEADDR)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define  GPIOG       ((GPIO_RegDef_t*)GPIOG_BASEADDR)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define  GPIOH       ((GPIO_RegDef_t*)GPIOH_BASEADDR)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define  GPIOI       ((GPIO_RegDef_t*)GPIOI_BASEADDR)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160; </div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define RCC          ((RCC_RegDef_t*)RCC_BASEADDR)  </span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define EXTI         ((EXTI_RegDef_t*)EXTI_BASEADDR)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define SYSCFG       ((SYSCFG_RegDef_t*)SYSCFG_BASEADDR)</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define SPI1         ((SPI_RegDef_t*)SPI1_BASEADDR)</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define SPI2         ((SPI_RegDef_t*)SPI2_BASEADDR)</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define SPI3         ((SPI_RegDef_t*)SPI3_BASEADDR)</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define SPI4         ((SPI_RegDef_t*)SPI4_BASEADDR)</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160; </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define I2C1         ((I2C_RegDef_t*)I2C1_BASEADDR)</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define I2C2         ((I2C_RegDef_t*)I2C2_BASEADDR)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define I2C3         ((I2C_RegDef_t*)I2C3_BASEADDR)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160; </div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define USART1         ((USART_RegDef_t*)USART1_BASEADDR)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define USART2         ((USART_RegDef_t*)USART2_BASEADDR)</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define USART3         ((USART_RegDef_t*)USART3_BASEADDR)</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define UART4          ((USART_RegDef_t*)UART4_BASEADDR)</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define UART5          ((USART_RegDef_t*)UART5_BASEADDR)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define USART6         ((USART_RegDef_t*)USART6_BASEADDR)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160; </div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/********************************** END : Peripheral Definitions ***************************************************/</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160; </div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/********************************** START : Clock Enable Macros ***************************************************/</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define GPIOA_PCLK_EN()      ( RCC-&gt;AHB1ENR |= (1&lt;&lt;0) )</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define GPIOB_PCLK_EN()      ( RCC-&gt;AHB1ENR |= (1&lt;&lt;1) )</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define GPIOC_PCLK_EN()      ( RCC-&gt;AHB1ENR |= (1&lt;&lt;2) )</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define GPIOD_PCLK_EN()      ( RCC-&gt;AHB1ENR |= (1&lt;&lt;3) )</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define GPIOE_PCLK_EN()      ( RCC-&gt;AHB1ENR |= (1&lt;&lt;4) )</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define GPIOF_PCLK_EN()      ( RCC-&gt;AHB1ENR |= (1&lt;&lt;5) )</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define GPIOG_PCLK_EN()      ( RCC-&gt;AHB1ENR |= (1&lt;&lt;6) )</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define GPIOH_PCLK_EN()      ( RCC-&gt;AHB1ENR |= (1&lt;&lt;7) )</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define GPIOI_PCLK_EN()      ( RCC-&gt;AHB1ENR |= (1&lt;&lt;8) )</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define I2C1_PCLK_EN()      ( RCC-&gt;APB1ENR |= (1&lt;&lt;21) )</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define I2C2_PCLK_EN()      ( RCC-&gt;APB1ENR |= (1&lt;&lt;22) )</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define I2C3_PCLK_EN()      ( RCC-&gt;APB1ENR |= (1&lt;&lt;23) )</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define SPI1_PCLK_EN()      ( RCC-&gt;APB2ENR |= (1&lt;&lt;12) )</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define SPI2_PCLK_EN()      ( RCC-&gt;APB1ENR |= (1&lt;&lt;14) )</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define SPI3_PCLK_EN()      ( RCC-&gt;APB1ENR |= (1&lt;&lt;15) )</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define SPI4_PCLK_EN()      ( RCC-&gt;APB2ENR |= (1&lt;&lt;13) )</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define USART1_PCLK_EN()      ( RCC-&gt;APB2ENR |= (1&lt;&lt;4) )</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define USART2_PCLK_EN()      ( RCC-&gt;APB1ENR |= (1&lt;&lt;17) )</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define USART3_PCLK_EN()      ( RCC-&gt;APB1ENR |= (1&lt;&lt;18) )</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define UART4_PCLK_EN()       ( RCC-&gt;APB1ENR |= (1&lt;&lt;19) )</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define UART5_PCLK_EN()       ( RCC-&gt;APB1ENR |= (1&lt;&lt;20) )</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define USART6_PCLK_EN()      ( RCC-&gt;APB2ENR |= (1&lt;&lt;5) )</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define SYSCFG_PCLK_EN()      ( RCC-&gt;APB2ENR |= (1&lt;&lt;14) )</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/********************************** END : Clock Enable Macros ******************************************************/</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160; </div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">/********************************** START : Clock Disable Macros ***************************************************/</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define GPIOA_PCLK_DI()      ( RCC-&gt;AHB1ENR &amp;= ~(uint32_t)(1&lt;&lt;0) )</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define GPIOB_PCLK_DI()      ( RCC-&gt;AHB1ENR &amp;= ~(uint32_t)(1&lt;&lt;1) )</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define GPIOC_PCLK_DI()      ( RCC-&gt;AHB1ENR &amp;= ~(uint32_t)(1&lt;&lt;2) )</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define GPIOD_PCLK_DI()      ( RCC-&gt;AHB1ENR &amp;= ~(uint32_t)(1&lt;&lt;3) )</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define GPIOE_PCLK_DI()      ( RCC-&gt;AHB1ENR &amp;= ~(uint32_t)(1&lt;&lt;4) )</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define GPIOF_PCLK_DI()      ( RCC-&gt;AHB1ENR &amp;= ~(uint32_t)(1&lt;&lt;5) )</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define GPIOG_PCLK_DI()      ( RCC-&gt;AHB1ENR &amp;= ~(uint32_t)(1&lt;&lt;6) )</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define GPIOH_PCLK_DI()      ( RCC-&gt;AHB1ENR &amp;= ~(uint32_t)(1&lt;&lt;7) )</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define GPIOI_PCLK_DI()      ( RCC-&gt;AHB1ENR &amp;= ~(uint32_t)(1&lt;&lt;8) )</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define I2C1_PCLK_DI()      ( RCC-&gt;APB1ENR &amp;= ~(uint32_t)(1&lt;&lt;21) )</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define I2C2_PCLK_DI()      ( RCC-&gt;APB1ENR &amp;= ~(uint32_t)(1&lt;&lt;22) )</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define I2C3_PCLK_DI()      ( RCC-&gt;APB1ENR &amp;= ~(uint32_t)(1&lt;&lt;23) )</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define SPI1_PCLK_DI()      ( RCC-&gt;APB2ENR &amp;= ~(uint32_t)(1&lt;&lt;12) )</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define SPI2_PCLK_DI()      ( RCC-&gt;APB1ENR &amp;= ~(uint32_t)(1&lt;&lt;14) )</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define SPI3_PCLK_DI()      ( RCC-&gt;APB1ENR &amp;= ~(uint32_t)(1&lt;&lt;15) )</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define SPI4_PCLK_DI()      ( RCC-&gt;APB2ENR &amp;= ~(uint32_t)(1&lt;&lt;13) )</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define USART1_PCLK_DI()      ( RCC-&gt;APB2ENR &amp;= ~(uint32_t)(1&lt;&lt;4) )</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define USART2_PCLK_DI()      ( RCC-&gt;APB1ENR &amp;= ~(uint32_t)(1&lt;&lt;17) )</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#define USART3_PCLK_DI()      ( RCC-&gt;APB1ENR &amp;= ~(uint32_t)(1&lt;&lt;18) )</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define UART4_PCLK_DI()       ( RCC-&gt;APB1ENR &amp;= ~(uint32_t)(1&lt;&lt;19) )</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define UART5_PCLK_DI()       ( RCC-&gt;APB1ENR &amp;= ~(uint32_t)(1&lt;&lt;20) )</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define USART6_PCLK_DI()      ( RCC-&gt;APB2ENR &amp;= ~(uint32_t)(1&lt;&lt;5) )</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define SYSCFG_PCLK_DI()      ( RCC-&gt;APB2ENR &amp;= ~(uint32_t)(1&lt;&lt;14) )</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">/********************************** END : Clock Disable Macros *********************************************************/</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160; </div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/********************************** START : Reset peripherals Macros ***************************************************/</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define GPIOA_REG_RESET()     do{ ( RCC-&gt;AHB1RSTR |= (1&lt;&lt;0) ); ( RCC-&gt;AHB1RSTR  &amp;= ~(1&lt;&lt;0) );}while(0)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define GPIOB_REG_RESET()     do{ ( RCC-&gt;AHB1RSTR |= (1&lt;&lt;1) ); ( RCC-&gt;AHB1RSTR  &amp;= ~(1&lt;&lt;1) );}while(0)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define GPIOC_REG_RESET()     do{ ( RCC-&gt;AHB1RSTR |= (1&lt;&lt;2) ); ( RCC-&gt;AHB1RSTR  &amp;= ~(1&lt;&lt;2) );}while(0)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define GPIOD_REG_RESET()     do{ ( RCC-&gt;AHB1RSTR |= (1&lt;&lt;3) ); ( RCC-&gt;AHB1RSTR  &amp;= ~(1&lt;&lt;3) );}while(0)</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define GPIOE_REG_RESET()     do{ ( RCC-&gt;AHB1RSTR |= (1&lt;&lt;4) ); ( RCC-&gt;AHB1RSTR  &amp;= ~(1&lt;&lt;4) );}while(0)</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define GPIOF_REG_RESET()     do{ ( RCC-&gt;AHB1RSTR |= (1&lt;&lt;5) ); ( RCC-&gt;AHB1RSTR  &amp;= ~(1&lt;&lt;5) );}while(0)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#define GPIOG_REG_RESET()     do{ ( RCC-&gt;AHB1RSTR |= (1&lt;&lt;6) ); ( RCC-&gt;AHB1RSTR  &amp;= ~(1&lt;&lt;6) );}while(0)</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define GPIOH_REG_RESET()     do{ ( RCC-&gt;AHB1RSTR |= (1&lt;&lt;7) ); ( RCC-&gt;AHB1RSTR  &amp;= ~(1&lt;&lt;7) );}while(0)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define GPIOI_REG_RESET()     do{ ( RCC-&gt;AHB1RSTR |= (1&lt;&lt;8) ); ( RCC-&gt;AHB1RSTR  &amp;= ~(1&lt;&lt;8) );}while(0)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define I2C1_REG_RESET()     do{ ( RCC-&gt;APB1RSTR |= (1&lt;&lt;21) ); ( RCC-&gt;APB1RSTR  &amp;= ~(1&lt;&lt;21) );}while(0)</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define I2C2_REG_RESET()     do{ ( RCC-&gt;APB1RSTR |= (1&lt;&lt;22) ); ( RCC-&gt;APB1RSTR  &amp;= ~(1&lt;&lt;22) );}while(0)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#define I2C3_REG_RESET()     do{ ( RCC-&gt;APB1RSTR |= (1&lt;&lt;23) ); ( RCC-&gt;APB1RSTR  &amp;= ~(1&lt;&lt;23) );}while(0)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define SPI1_REG_RESET()     do{ ( RCC-&gt;APB2RSTR |= (1&lt;&lt;12) ); ( RCC-&gt;APB2RSTR  &amp;= ~(1&lt;&lt;12) );}while(0)</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define SPI2_REG_RESET()     do{ ( RCC-&gt;APB1RSTR |= (1&lt;&lt;14) ); ( RCC-&gt;APB1RSTR  &amp;= ~(1&lt;&lt;14) );}while(0)</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define SPI3_REG_RESET()     do{ ( RCC-&gt;APB1RSTR |= (1&lt;&lt;15) ); ( RCC-&gt;APB1RSTR  &amp;= ~(1&lt;&lt;15) );}while(0)</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define SPI4_REG_RESET()     do{ ( RCC-&gt;APB2RSTR |= (1&lt;&lt;13) ); ( RCC-&gt;APB2RSTR  &amp;= ~(1&lt;&lt;13) );}while(0)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define USART1_REG_RESET()     do{ ( RCC-&gt;APB2RSTR |= (1&lt;&lt;4) );  ( RCC-&gt;APB2RSTR  &amp;= ~(1&lt;&lt;4) );}while(0)</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define USART2_REG_RESET()     do{ ( RCC-&gt;APB1RSTR |= (1&lt;&lt;17) ); ( RCC-&gt;APB1RSTR  &amp;= ~(1&lt;&lt;17) );}while(0)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define USART3_REG_RESET()     do{ ( RCC-&gt;APB1RSTR |= (1&lt;&lt;18) ); ( RCC-&gt;APB1RSTR  &amp;= ~(1&lt;&lt;18) );}while(0)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define UART4_REG_RESET()      do{ ( RCC-&gt;APB1RSTR |= (1&lt;&lt;19) ); ( RCC-&gt;APB1RSTR  &amp;= ~(1&lt;&lt;19) );}while(0)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define UART5_REG_RESET()      do{ ( RCC-&gt;APB1RSTR |= (1&lt;&lt;20) ); ( RCC-&gt;APB1RSTR  &amp;= ~(1&lt;&lt;20) );}while(0)</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor">#define USART6_REG_RESET()     do{ ( RCC-&gt;APB2RSTR |= (1&lt;&lt;5) );  ( RCC-&gt;APB2RSTR  &amp;= ~(1&lt;&lt;5) );}while(0)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/********************************** END : Reset peripherals Macros ***************************************************/</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160; </div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group__GPIO__Base__Address__to__Code.html#ga4d6a0a911078e837f4c14cc2201e0f2e">  577</a></span>&#160;<span class="preprocessor">#define GPIO_BASEADDR_TO_CODE(x)  (   (x == GPIOA)?0:\</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">                                      (x == GPIOB)?1:\</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">                                      (x == GPIOC)?2:\</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">                                      (x == GPIOD)?3:\</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">                                      (x == GPIOE)?4:\</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">                                      (x == GPIOF)?5:\</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">                                      (x == GPIOG)?6:\</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">                                      (x == GPIOH)?7:\</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">                                      (x == GPIOI)?8:0 )</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">/********************************** START : IRQ (interrupt request) Numbers Macros ***************************************************/</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160; </div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI0          6</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI1          7 </span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI2          8</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI3          9</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI4          10</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI9_5        23</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI15_10      40</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define IRQ_NO_SPI1           35</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define IRQ_NO_SPI2           36</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define IRQ_NO_SPI3           51</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define IRQ_NO_SPI4           84</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define IRQ_NO_I2C1_EV        31 </span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define IRQ_NO_I2C1_ER        32</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define IRQ_NO_I2C2_EV        33</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor">#define IRQ_NO_I2C2_ER        34</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define IRQ_NO_I2C3_EV        79</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define IRQ_NO_I2C3_ER        80</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define IRQ_NO_USART1         37</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define IRQ_NO_USART2         38</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define IRQ_NO_USART3         39</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define IRQ_NO_UART4          52</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define IRQ_NO_UART5          53</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define IRQ_NO_USART6         71</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/********************************** END : IRQ (interrupt request) Numbers Macros ***************************************************/</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160; </div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">/********************************** START : ALL NVIC possible priority levels Macros ***********************************************/</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160; </div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI0     0</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI1     1</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI2     2</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI3     3</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI4     4</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI5     5</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI6     6</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI7     7</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI8     8</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI9     9</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI10    10</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI11    11</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI12    12</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI13    13</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI14    14</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define NVIC_IRQ_PRI15    15</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">/********************************** END : ALL NVIC possible priority levels Macros ********************************************/</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160; </div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">/********************************** START : Bit position definitions Macros ***************************************************/</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160; </div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#ga97602d8ded14bbd2c1deadaf308755a3">  690</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPHA        0  </span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#ga2616a10f5118cdc68fbdf0582481e124">  691</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CPOL        1  </span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#ga5b3b6ae107fc37bf18e14506298d7a55">  692</a></span>&#160;<span class="preprocessor">#define SPI_CR1_MSTR        2  </span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#ga261af22667719a32b3ce566c1e261936">  693</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BR          3  </span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">  694</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SPE         6  </span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#gab929e9d5ddbb66f229c501ab18d0e6e8">  695</a></span>&#160;<span class="preprocessor">#define SPI_CR1_LSBFIRST    7  </span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#ga5f154374b58c0234f82ea326cb303a1e">  696</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSI         8  </span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#ga0e236047e05106cf1ba7929766311382">  697</a></span>&#160;<span class="preprocessor">#define SPI_CR1_SSM         9  </span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#ga9ffecf774b84a8cdc11ab1f931791883">  698</a></span>&#160;<span class="preprocessor">#define SPI_CR1_RXONLY      10 </span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#ga3ffabea0de695a19198d906bf6a1d9fd">  699</a></span>&#160;<span class="preprocessor">#define SPI_CR1_DFF         11 </span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#ga57072f13c2e54c12186ae8c5fdecb250">  700</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCNEXT     12 </span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#gac9339b7c6466f09ad26c26b3bb81c51b">  701</a></span>&#160;<span class="preprocessor">#define SPI_CR1_CRCEN       13 </span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#ga378953916b7701bd49f063c0366b703f">  702</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIOE      14 </span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group__SPI__CR1__Bit__Positions.html#ga43608d3c2959fc9ca64398d61cbf484e">  703</a></span>&#160;<span class="preprocessor">#define SPI_CR1_BIDIMODE    15 </span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group__SPI__CR2__Bit__Positions.html#gaf23c590d98279634af05550702a806da">  711</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXDMAEN     0  </span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group__SPI__CR2__Bit__Positions.html#ga3eee671793983a3bd669c9173b2ce210">  712</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXDMAEN     1  </span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group__SPI__CR2__Bit__Positions.html#gae94612b95395eff626f5f3d7d28352dd">  713</a></span>&#160;<span class="preprocessor">#define SPI_CR2_SSOE        2  </span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group__SPI__CR2__Bit__Positions.html#ga09e3f41fa2150831afaac191046087f2">  714</a></span>&#160;<span class="preprocessor">#define SPI_CR2_FRF         4  </span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group__SPI__CR2__Bit__Positions.html#gaf18705567de7ab52a62e5ef3ba27418b">  715</a></span>&#160;<span class="preprocessor">#define SPI_CR2_ERRIE       5  </span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="group__SPI__CR2__Bit__Positions.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">  716</a></span>&#160;<span class="preprocessor">#define SPI_CR2_RXNEIE      6  </span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group__SPI__CR2__Bit__Positions.html#ga23f683a1252ccaf625cae1a978989b2c">  717</a></span>&#160;<span class="preprocessor">#define SPI_CR2_TXEIE       7  </span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group__SPI__SR__Bit__Positions.html#ga40e14de547aa06864abcd4b0422d8b48">  725</a></span>&#160;<span class="preprocessor">#define SPI_SR_RXNE         0  </span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="group__SPI__SR__Bit__Positions.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">  726</a></span>&#160;<span class="preprocessor">#define SPI_SR_TXE          1  </span></div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="group__SPI__SR__Bit__Positions.html#ga81bd052f0b2e819ddd6bb16c2292a2de">  727</a></span>&#160;<span class="preprocessor">#define SPI_SR_CHSIDE       2  </span></div>
<div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="group__SPI__SR__Bit__Positions.html#ga13d3292e963499c0e9a36869909229e6">  728</a></span>&#160;<span class="preprocessor">#define SPI_SR_UDR          3  </span></div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__SPI__SR__Bit__Positions.html#ga69e543fa9584fd636032a3ee735f750b">  729</a></span>&#160;<span class="preprocessor">#define SPI_SR_CRCERR       4  </span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__SPI__SR__Bit__Positions.html#gabaa043349833dc7b8138969c64f63adf">  730</a></span>&#160;<span class="preprocessor">#define SPI_SR_MODF         5  </span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__SPI__SR__Bit__Positions.html#gaa8d902302c5eb81ce4a57029de281232">  731</a></span>&#160;<span class="preprocessor">#define SPI_SR_OVR          6  </span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__SPI__SR__Bit__Positions.html#gaa3498df67729ae048dc5f315ef7c16bf">  732</a></span>&#160;<span class="preprocessor">#define SPI_SR_BSY          7  </span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__SPI__SR__Bit__Positions.html#gace2c7cac9431231663af42e6f5aabce6">  733</a></span>&#160;<span class="preprocessor">#define SPI_SR_FRE          8  </span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#ga953b0d38414808db79da116842ed3262">  752</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PE           0    </span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#ga4cfee7b020a49bd037fa7cf27c796abc">  753</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBUS        1    </span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#ga001198ff898802888edf58f56d5371c9">  754</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SMBTYPE      3    </span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#ga4598185d9092edfbf943464bcbb342ac">  755</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENARP        4    </span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#ga40d2eb849f9d55e6298035b61e84ca42">  756</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENPEC        5    </span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#ga1d8c219193b11f8507d7b85831d14912">  757</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ENGC         6    </span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#ga197aaca79f64e832af3a0a0864c2a08c">  758</a></span>&#160;<span class="preprocessor">#define I2C_CR1_NOSTRETCH    7    </span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#ga2ca7f18dd5bc1130dbefae4ff8736143">  759</a></span>&#160;<span class="preprocessor">#define I2C_CR1_START        8    </span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#gace70293f3dfa24d448b600fc58e45223">  760</a></span>&#160;<span class="preprocessor">#define I2C_CR1_STOP         9    </span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#gaf933b105259a4bc46a957576adb8d96d">  761</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ACK          10   </span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#ga34721958229a5983f2e95dfeaa8e55c3">  762</a></span>&#160;<span class="preprocessor">#define I2C_CR1_POS          11   </span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#gab4d0119253d93a106b5ca704e5020c12">  763</a></span>&#160;<span class="preprocessor">#define I2C_CR1_PEC          12   </span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#ga56729ccf93c5d9f5b5b05002e3a2323c">  764</a></span>&#160;<span class="preprocessor">#define I2C_CR1_ALERT        13   </span></div>
<div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__I2C__CR1__Bit__Positions.html#ga8dc661ef13da02e5bcb943f2003d576d">  765</a></span>&#160;<span class="preprocessor">#define I2C_CR1_SWRST        15   </span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group__I2C__OAR1__Bit__Positions.html#ga8b7c20c81f79d17921718412b8fca6d7">  773</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD0        0    </span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__I2C__OAR1__Bit__Positions.html#gaaf18c3716ca88d63e5379897a7db908c">  774</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADD         1    </span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__I2C__OAR1__Bit__Positions.html#ga7d8df80cd27313c896e887aae81fa639">  775</a></span>&#160;<span class="preprocessor">#define I2C_OAR1_ADDMODE     15   </span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group__I2C__OAR2__Bit__Positions.html#gab83ed1ee64439cb2734a708445f37e94">  783</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ENDUAL      0    </span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group__I2C__OAR2__Bit__Positions.html#gadd3d8fd1de1f16d051efb52dd3d657c4">  784</a></span>&#160;<span class="preprocessor">#define I2C_OAR2_ADD2        1    </span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">/* </span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment"> * Bit position definitions for I2C_DR</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment"> * Note: Bit positions for I2C_DR are missing in the provided content</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160; </div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Bit__Positions.html#ga293fbe15ed5fd1fc95915bd6437859e7">  797</a></span>&#160;<span class="preprocessor">#define I2C_CR2_FREQ      0    </span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Bit__Positions.html#ga6f14ae48e4609c2b3645211234cba974">  798</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITERREN   8    </span></div>
<div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Bit__Positions.html#ga3b1ebaf8173090ec469b055b98e585d2">  799</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITEVTEN   9    </span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Bit__Positions.html#ga2efbe5d96ed0ce447a45a62e8317a68a">  800</a></span>&#160;<span class="preprocessor">#define I2C_CR2_ITBUFEN   10   </span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Bit__Positions.html#gadb81d5c91486b873bd0bf279a4ffcf69">  801</a></span>&#160;<span class="preprocessor">#define I2C_CR2_DMAEN     11   </span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="group__I2C__CR2__Bit__Positions.html#ga6a0955008cbabbb6b726ba0b4f8da609">  802</a></span>&#160;<span class="preprocessor">#define I2C_CR2_LAST      12   </span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#ga6935c920da59d755d0cf834548a70ec4">  810</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SB        0    </span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#ga3db361a4d9dd84b187085a11d933b45d">  811</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADDR      1    </span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">  812</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BTF       2    </span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#ga6faaa55a1e48aa7c1f2b69669901445d">  813</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ADD10     3    </span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#gaafcea4cdbe2f6da31566c897fa893a7c">  814</a></span>&#160;<span class="preprocessor">#define I2C_SR1_STOPF     4    </span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#ga2fdbf4bb93995792145e8a2dedc8a4ea">  815</a></span>&#160;<span class="preprocessor">#define I2C_SR1_RxNE      6    </span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#ga48139cae20eb928299d34f7203abe678">  816</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TxE       7    </span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#ga1d12990c90ab0757dcfea150ea50b227">  817</a></span>&#160;<span class="preprocessor">#define I2C_SR1_BERR      8    </span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#gacbc52f6ec6172c71d8b026a22c2f69d2">  818</a></span>&#160;<span class="preprocessor">#define I2C_SR1_ARLO      9    </span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#ga62aa2496d4b3955214a16a7bd998fd88">  819</a></span>&#160;<span class="preprocessor">#define I2C_SR1_AF        10   </span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#gad42d2435d2e64bf710c701c9b17adfb4">  820</a></span>&#160;<span class="preprocessor">#define I2C_SR1_OVR       11   </span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#ga4b2976279024e832e53ad12796a7bb71">  821</a></span>&#160;<span class="preprocessor">#define I2C_SR1_PECERR    12   </span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#gaef3a1e4921d7c509d1b639c67882c4c9">  822</a></span>&#160;<span class="preprocessor">#define I2C_SR1_TIMEOUT   14   </span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="group__I2C__SR1__Bit__Positions.html#ga8df36c38deb8791d0ac3cb5881298c1c">  823</a></span>&#160;<span class="preprocessor">#define I2C_SR1_SMBALERT  15   </span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Bit__Positions.html#ga75cc361adf0e72e33d6771ebfa17b52d">  831</a></span>&#160;<span class="preprocessor">#define I2C_SR2_MSL         0    </span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Bit__Positions.html#ga3b1e75a82da73ae2873cff1cd27c3179">  832</a></span>&#160;<span class="preprocessor">#define I2C_SR2_BUSY        1    </span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Bit__Positions.html#ga288b20416b42a79e591aa80d9a690fca">  833</a></span>&#160;<span class="preprocessor">#define I2C_SR2_TRA         2    </span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Bit__Positions.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">  834</a></span>&#160;<span class="preprocessor">#define I2C_SR2_GENCALL     4    </span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Bit__Positions.html#gafcf50334903013177a8c6f4e36b8d6fe">  835</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBDEFAULT  5    </span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Bit__Positions.html#gaa07cf3e404f9f57e98d1ba3793079c80">  836</a></span>&#160;<span class="preprocessor">#define I2C_SR2_SMBHOST     6    </span></div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Bit__Positions.html#ga79a6a21835e06d9bc48009f4269b7798">  837</a></span>&#160;<span class="preprocessor">#define I2C_SR2_DUALF       7    </span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="group__I2C__SR2__Bit__Positions.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">  838</a></span>&#160;<span class="preprocessor">#define I2C_SR2_PEC         8    </span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="group__I2C__CCR__Bit__Positions.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">  846</a></span>&#160;<span class="preprocessor">#define I2C_CCR_CCR         0    </span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="group__I2C__CCR__Bit__Positions.html#ga851c8a6b598d54c1a805b1632a4078e5">  847</a></span>&#160;<span class="preprocessor">#define I2C_CCR_DUTY        14   </span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="group__I2C__CCR__Bit__Positions.html#gaea64e5d7eba609ac9a84964bc0bc2def">  848</a></span>&#160;<span class="preprocessor">#define I2C_CCR_FS          15   </span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__I2C__TRISE__Bit__Positions.html#gaff77a39aba630647af62dc7f1a5dc218">  856</a></span>&#160;<span class="preprocessor">#define I2C_TRISE_TRISE     0    </span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group__I2C__FLTR__Bit__Positions.html#gaffe4c34d459e53d73c92e0a6fd383795">  864</a></span>&#160;<span class="preprocessor">#define I2C_FLTR_DNF        0    </span></div>
<div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="group__I2C__FLTR__Bit__Positions.html#ga7f312cebb37d3e5d0a690dc6fda86f32">  865</a></span>&#160;<span class="preprocessor">#define I2C_FLTR_ANOFF      4    </span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group__USART__SR__Bit__Positions.html#gac88be3484245af8c1b271ae5c1b97a14">  882</a></span>&#160;<span class="preprocessor">#define USART_SR_PE     0  </span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group__USART__SR__Bit__Positions.html#ga9eb6fd3f820bd12e0b5a981de1894804">  883</a></span>&#160;<span class="preprocessor">#define USART_SR_FE     1  </span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__USART__SR__Bit__Positions.html#ga08f38c950c43a4b7342473714886a2aa">  884</a></span>&#160;<span class="preprocessor">#define USART_SR_NF     2  </span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group__USART__SR__Bit__Positions.html#ga4560fc7a60df4bdf402fc7219ae7b558">  885</a></span>&#160;<span class="preprocessor">#define USART_SR_ORE    3  </span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__USART__SR__Bit__Positions.html#ga336fa8c9965ce18c10972ac80ded611f">  886</a></span>&#160;<span class="preprocessor">#define USART_SR_IDLE   4  </span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__USART__SR__Bit__Positions.html#gaa0c99e2bb265b3d58a91aca7a93f7836">  887</a></span>&#160;<span class="preprocessor">#define USART_SR_RXNE   5  </span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__USART__SR__Bit__Positions.html#ga76229b05ac37a5a688e6ba45851a29f1">  888</a></span>&#160;<span class="preprocessor">#define USART_SR_TC     6  </span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__USART__SR__Bit__Positions.html#ga65e9cddf0890113d405342f1d8b5b980">  889</a></span>&#160;<span class="preprocessor">#define USART_SR_TXE    7  </span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__USART__SR__Bit__Positions.html#ga5b868b59576f42421226d35628c6b628">  890</a></span>&#160;<span class="preprocessor">#define USART_SR_LBD    8  </span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group__USART__SR__Bit__Positions.html#ga9250ae2793db0541e6c4bb8837424541">  891</a></span>&#160;<span class="preprocessor">#define USART_SR_CTS    9  </span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="group__USART__DR__Bit__Positions.html#gad84ad1e1d0202b41021e2d6e40486bff">  900</a></span>&#160;<span class="preprocessor">#define USART_DR_DR     0  </span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="group__USART__BRR__Bit__Positions.html#ga2d7dd57632bcc0f7f3b635da39b4be3e">  909</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_FRACTION   0  </span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="group__USART__BRR__Bit__Positions.html#gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2">  910</a></span>&#160;<span class="preprocessor">#define USART_BRR_DIV_MANTISSA   4  </span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#gac457c519baa28359ab7959fbe0c5cda1">  919</a></span>&#160;<span class="preprocessor">#define USART_CR1_SBK       0  </span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">  920</a></span>&#160;<span class="preprocessor">#define USART_CR1_RWU       1  </span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#gada0d5d407a22264de847bc1b40a17aeb">  921</a></span>&#160;<span class="preprocessor">#define USART_CR1_RE        2  </span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#gade7f090b04fd78b755b43357ecaa9622">  922</a></span>&#160;<span class="preprocessor">#define USART_CR1_TE        3  </span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#ga5221d09eebd12445a20f221bf98066f8">  923</a></span>&#160;<span class="preprocessor">#define USART_CR1_IDLEIE    4  </span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#ga91118f867adfdb2e805beea86666de04">  924</a></span>&#160;<span class="preprocessor">#define USART_CR1_RXNEIE    5  </span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#gaa17130690a1ca95b972429eb64d4254e">  925</a></span>&#160;<span class="preprocessor">#define USART_CR1_TCIE      6  </span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#ga70422871d15f974b464365e7fe1877e9">  926</a></span>&#160;<span class="preprocessor">#define USART_CR1_TXEIE     7  </span></div>
<div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#ga27405d413b6d355ccdb076d52fef6875">  927</a></span>&#160;<span class="preprocessor">#define USART_CR1_PEIE      8  </span></div>
<div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#ga2e159d36ab2c93a2c1942df60e9eebbe">  928</a></span>&#160;<span class="preprocessor">#define USART_CR1_PS        9  </span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#ga60f8fcf084f9a8514efafb617c70b074">  929</a></span>&#160;<span class="preprocessor">#define USART_CR1_PCE       10 </span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#gad831dfc169fcf14b7284984dbecf322d">  930</a></span>&#160;<span class="preprocessor">#define USART_CR1_WAKE      11 </span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">  931</a></span>&#160;<span class="preprocessor">#define USART_CR1_M         12 </span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#ga2bb650676aaae4a5203f372d497d5947">  932</a></span>&#160;<span class="preprocessor">#define USART_CR1_UE        13 </span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="group__USART__CR1__Bit__Positions.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">  933</a></span>&#160;<span class="preprocessor">#define USART_CR1_OVER8     15 </span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="group__USART__CR2__Bit__Positions.html#ga3ee77fac25142271ad56d49685e518b3">  942</a></span>&#160;<span class="preprocessor">#define USART_CR2_ADD       4  </span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="group__USART__CR2__Bit__Positions.html#ga7f9bc41700717fd93548e0e95b6072ed">  943</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDL      5  </span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group__USART__CR2__Bit__Positions.html#gaa02ef5d22553f028ea48e5d9f08192b4">  944</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBDIE     6  </span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group__USART__CR2__Bit__Positions.html#ga4a62e93ae7864e89622bdd92508b615e">  945</a></span>&#160;<span class="preprocessor">#define USART_CR2_LBCL      8  </span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group__USART__CR2__Bit__Positions.html#ga362976ce813e58310399d113d2cf09cb">  946</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPHA      9  </span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="group__USART__CR2__Bit__Positions.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">  947</a></span>&#160;<span class="preprocessor">#define USART_CR2_CPOL      10 </span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group__USART__CR2__Bit__Positions.html#ga42a396cde02ffa0c4d3fd9817b6af853">  948</a></span>&#160;<span class="preprocessor">#define USART_CR2_CLKEN     11 </span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group__USART__CR2__Bit__Positions.html#gaf993e483318ebcecffd18649de766dc6">  949</a></span>&#160;<span class="preprocessor">#define USART_CR2_STOP      12 </span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="group__USART__CR2__Bit__Positions.html#gac8931efa62c29d92f5c0ec5a05f907ef">  950</a></span>&#160;<span class="preprocessor">#define USART_CR2_LINEN     14 </span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group__USART__CR3__Bit__Positions.html#gaaed1a39c551b1641128f81893ff558d0">  959</a></span>&#160;<span class="preprocessor">#define USART_CR3_EIE       0  </span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="group__USART__CR3__Bit__Positions.html#ga31c66373bfbae7724c836ac63b8411dd">  960</a></span>&#160;<span class="preprocessor">#define USART_CR3_IREN      1  </span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="group__USART__CR3__Bit__Positions.html#ga22af8d399f1adda62e31186f0309af80">  961</a></span>&#160;<span class="preprocessor">#define USART_CR3_IRLP      2  </span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="group__USART__CR3__Bit__Positions.html#gac71129810fab0b46d91161a39e3f8d01">  962</a></span>&#160;<span class="preprocessor">#define USART_CR3_HDSEL     3  </span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group__USART__CR3__Bit__Positions.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">  963</a></span>&#160;<span class="preprocessor">#define USART_CR3_NACK      4  </span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group__USART__CR3__Bit__Positions.html#ga9180b9249a26988f71d4bb2b0c3eec27">  964</a></span>&#160;<span class="preprocessor">#define USART_CR3_SCEN      5  </span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group__USART__CR3__Bit__Positions.html#gaff130f15493c765353ec2fd605667c5a">  965</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAR      6  </span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="group__USART__CR3__Bit__Positions.html#ga5bb515d3814d448f84e2c98bf44f3993">  966</a></span>&#160;<span class="preprocessor">#define USART_CR3_DMAT      7  </span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="group__USART__CR3__Bit__Positions.html#ga7c5d6fcd84a4728cda578a0339b4cac2">  967</a></span>&#160;<span class="preprocessor">#define USART_CR3_RTSE      8  </span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="group__USART__CR3__Bit__Positions.html#gaa125f026b1ca2d76eab48b191baed265">  968</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSE      9  </span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="group__USART__CR3__Bit__Positions.html#ga636d5ec2e9556949fc68d13ad45a1e90">  969</a></span>&#160;<span class="preprocessor">#define USART_CR3_CTSIE     10 </span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group__USART__CR3__Bit__Positions.html#ga9a96fb1a7beab602cbc8cb0393593826">  970</a></span>&#160;<span class="preprocessor">#define USART_CR3_ONEBIT    11 </span></div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="line" href="group__USART__GTPR__Bit__Positions.html#gaa0b423f0f4baf7d510ea70477e5c9203">  979</a></span>&#160;<span class="preprocessor">#define USART_GTPR_PSC  0   </span></div>
<div class="line"><a name="l00980"></a><span class="lineno"><a class="line" href="group__USART__GTPR__Bit__Positions.html#ga8e927fad0bfa430f54007e158e01f43b">  980</a></span>&#160;<span class="preprocessor">#define USART_GTPR_GT   8   </span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gaf4fcacf94a97f7d49a70e089b39cf474">  997</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSION        0  </span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">  998</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSIRDY       1  </span></div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#ga5cb4397b2095c31660a01b748386aa70">  999</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSITRIM      3  </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 1000</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSICAL       8  </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gadb8228c9020595b4cf9995137b8c9a7d"> 1001</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEON        16 </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#ga86a34e00182c83409d89ff566cb02cc4"> 1002</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSERDY       17 </span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gaa3288090671af5a959aae4d7f7696d55"> 1003</a></span>&#160;<span class="preprocessor">#define RCC_CR_HSEBYP       18 </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gacc05308869ad055e1e6f2c32d738aecd"> 1004</a></span>&#160;<span class="preprocessor">#define RCC_CR_CSSON        19 </span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gad0e73d5b0a4883e074d40029b49ee47e"> 1005</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLON        24 </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 1006</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLRDY       25 </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#ga3ccb8964b640530f1080f9ea549d8133"> 1007</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SON     26 </span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#ga7354703f289244a71753debf3ae26e46"> 1008</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLI2SRDY    27 </span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gafe6e58efc5730641fd3282ba749e4d1b"> 1009</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAION     28 </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="group__RCC__CR__Bit__Positions.html#gab57d64642fb17fa0f3d90db47c7fb95d"> 1010</a></span>&#160;<span class="preprocessor">#define RCC_CR_PLLSAIRDY    29 </span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="group__RCC__PLLCFGR__Bit__Positions.html#ga9a42e8b9ee60126976d9be056e5e66b1"> 1018</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLM    0  </span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group__RCC__PLLCFGR__Bit__Positions.html#ga4b571901d7cdc93ca1ecc1531f26ba6a"> 1019</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLN    6  </span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="group__RCC__PLLCFGR__Bit__Positions.html#ga2561745be271ee828e26de601f72162d"> 1020</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLP    16 </span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="group__RCC__PLLCFGR__Bit__Positions.html#ga92cb53ea81d2c47537eb217cc6659a2e"> 1021</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLSRC  22 </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="group__RCC__PLLCFGR__Bit__Positions.html#ga546495f69f570cb4b81d4a59054c7ed1"> 1022</a></span>&#160;<span class="preprocessor">#define RCC_PLLCFGR_PLLQ    24 </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 1030</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SW         0  </span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga15bf2269500dc97e137315f44aa015c9"> 1031</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_SWS        2  </span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#gafe10e66938644ee8054a2426ff23efea"> 1032</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_HPRE       4  </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga50b2423a5fea74a47b9eb8ab51869412"> 1033</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE1      10 </span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#gad61bd4f9f345ba41806813b0bfff1311"> 1034</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_PPRE2      13 </span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#gad7c067c52ecd135252c691aad32c0b83"> 1035</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_RTCPRE     16 </span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4"> 1036</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1       21 </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga5d43413fd6b17bd988ccae9e34296412"> 1037</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_I2SSRC     23 </span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga23171ca70972a106109a6e0804385ec5"> 1038</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO1PRE    24 </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#gae387252f29b6f98cc1fffc4fa0719b6e"> 1039</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2PRE    27 </span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="group__RCC__CFGR__Bit__Positions.html#ga022248a1167714f4d847b89243dc5244"> 1040</a></span>&#160;<span class="preprocessor">#define RCC_CFGR_MCO2       30 </span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 1048</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYF     0  </span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 1049</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYF     1  </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gad38877547c4cbbb94659d5726f377163"> 1050</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYF     2  </span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga11ea196450aac9ac35e283a66afc3da6"> 1051</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYF     3  </span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga0f007895a17e668f22f7b8b24ca90aec"> 1052</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYF     4  </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gad338d8663c078cf3d73e4bfaa44da093"> 1053</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYF  5  </span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga33085822ed319bf2549742043e56f55f"> 1054</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYF  6  </span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gad66b719e4061294de35af58cc27aba7f"> 1055</a></span>&#160;<span class="preprocessor">#define RCC_CIR_CSSF        7  </span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga872ba937149a7372138df06f8188ab56"> 1056</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE    8  </span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 1057</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYIE    9  </span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gac714351a6f9dab4741354fb017638580"> 1058</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYIE    10 </span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga5492f9b58600cf66616eb931b48b3c11"> 1059</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYIE    11 </span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 1060</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYIE    12 </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga1ca3cbf69c7cce53e974316dbf38d3dc"> 1061</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYIE 13 </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gaea7017a347f40972bc457594991a5470"> 1062</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYIE 14 </span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga982989563f1a95c89bf7f4a25d99f704"> 1063</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYC     16 </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga144b5147f3a8d0bfda04618e301986aa"> 1064</a></span>&#160;<span class="preprocessor">#define RCC_CIR_LSERDYC     17 </span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#gad1b58377908e5c31a684747d0a80ecb2"> 1065</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSIRDYC     18 </span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga9464e8188d717902990b467a9396d238"> 1066</a></span>&#160;<span class="preprocessor">#define RCC_CIR_HSERDYC     19 </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga245af864b194f0c2b2389ea1ee49a396"> 1067</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLRDYC     20 </span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga73e79cc7236f5f76cb97c8012771e6bb"> 1068</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLI2SRDYC  21 </span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="group__RCC__CIR__Bit__Positions.html#ga425b11a624411ace33a1884128175f4f"> 1069</a></span>&#160;<span class="preprocessor">#define RCC_CIR_PLLSAIRDYC  22 </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga3ae6409c0bc4deeb1c6f6f9870691fed"> 1077</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOA       0  </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga01318b3223183982c3ec8728e91d6b7d"> 1078</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOB       1  </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#gadc9871c2dbea1e9d4890ddfaa0a56f20"> 1079</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOC       2  </span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga458f2bcd3d1c56e6286b66d7d6e70763"> 1080</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOD       3  </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga6709322729d274b316a586943ab95ad2"> 1081</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOE       4  </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#gaa184b0643a72a65a3ea39b82aacf5951"> 1082</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOF       5  </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga38a461be715f8dfbb556eca9a433d1f4"> 1083</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOG       6  </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#gaad04f4704d72c596b7178bc2aa7115ef"> 1084</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOH       7  </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#gaa54e6dafc1543c963e6e77704ecc1ab9"> 1085</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_GPIOI       8  </span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga8c85f826c354eca9256509db763798e8"> 1086</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_CRC         12 </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga25bff81c7c9a4270ed260bbf43ff0a1d"> 1087</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA1        21 </span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#gadd982224b2e61a51ef1c757147d10b02"> 1088</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA2        22 </span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga543390dedceea6c691a8c3936706534b"> 1089</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_ETHMAC      25 </span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga96f9a94e5effa12d42de5ee48cbdb925"> 1090</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_OTGHS       29 </span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="group__RCC__AHB1RSTR__Bit__Positions.html#ga0929b4e26de68c14c6840e1322712071"> 1091</a></span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_OTGHSULPI   30 </span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga3f7db690c6b5dbfd4e46862404fa2573"> 1099</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_DCMI        0  </span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga0a5851d263a3845270320dd892b36a98"> 1100</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_CRYP        4  </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga5331cc9459525e321048937836277847"> 1101</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_HASH        5  </span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga6244421ae3cc87a74ce03bb13ee5dc1f"> 1102</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_RNG         6  </span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group__RCC__AHB2RSTR__Bit__Positions.html#ga8d01846e7e5b6946184090cd79c031fd"> 1103</a></span>&#160;<span class="preprocessor">#define RCC_AHB2RSTR_OTGFS       7  </span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group__RCC__AHB3RSTR__Bit__Positions.html#ga0f1f3de9cbcc9d32216114f8b13779ab"> 1111</a></span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR_FSMC        0  </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#gac0603be12ce449d4dece8265deeb1c8b"> 1119</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM2        0  </span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga8890b2d7f86e0136a32409427b25b51e"> 1120</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM3        1  </span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga48e75b6d94acd4ace9bf92aacef67c2b"> 1121</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM4        2  </span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga4c0c392375118e130e3e3208ab99b0d4"> 1122</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM5        3  </span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#gaae5bf63c05aab56927dad130f2eae0e2"> 1123</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM6        4  </span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga838da6a6cc48c99037464044bec85c07"> 1124</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM7        5  </span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga837ac34a97050c783d680d395be91b3f"> 1125</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM12       6  </span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga1da0ca6c573e2c33b46f22921aa546d4"> 1126</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM13       7  </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga12f249cdf93105441e5375f5f85b89de"> 1127</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_TIM14       8  </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga20176ff20fae842440bff9788cea477c"> 1128</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_WWDG        11 </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga405e469e37a9e664d74a59783b4496d1"> 1129</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI2        14 </span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga3d5c47116fc059163a9af5420339b879"> 1130</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_SPI3        15 </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga10846caaac27b433a07b4cf124541096"> 1131</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART2      17 </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga90320ecf748db6ba3df641ce3ceb8fd0"> 1132</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_USART3      18 </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#gaa9569d8fd249496aac9f15f2e300a42c"> 1133</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART4       19 </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#gacae2139059d70d3567cdb340d8896490"> 1134</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART5       20 </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga023830ce6d45b6317c0e173aff0fb2ba"> 1135</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C1        21 </span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga5723ae1df8b4a9636b705f92fc01f61e"> 1136</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C2        22 </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#gad412001efa6fc10c5694d51ae734d9f9"> 1137</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_I2C3        23 </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga38f4095012f92c3e4cb64741ca77fdeb"> 1138</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN1        25 </span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga5a00f71ee4df9cb70b530bd3b2146557"> 1139</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_CAN2        26 </span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga382ebffd56fdd11e2c2e68ce08a444d9"> 1140</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_PWR         28 </span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#gac504bd9df49ea48373dbe122fe1df230"> 1141</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_DAC         29 </span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga2cc39ade6618f1d76c106866bb2a46b1"> 1142</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART7       30 </span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group__RCC__APB1RSTR__Bit__Positions.html#ga7ee0d231723745bf48c0fd49f34088d1"> 1143</a></span>&#160;<span class="preprocessor">#define RCC_APB1RSTR_UART8       31 </span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga8c0a5ea7b83d01c1056e52ada97bfbac"> 1151</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM1        0  </span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga891b0921a9ffd0a951af6f2a0e4a2970"> 1152</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM8        1  </span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#gac74a22d2f631aafac83089916c9d3cb8"> 1153</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART1      4  </span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga8f2013ce0268dc93f5c232817341ff13"> 1154</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_USART6      5  </span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga9d245b6dc5bc7c798ef457d70222ab48"> 1155</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_ADC         8  </span></div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga9279222b525358b31d6422c8f0fd4f69"> 1156</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SDIO        11 </span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga38f676c6c842fc9471d51a50584fbe91"> 1157</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SPI1        12 </span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga4a869b617b1b8c18fe86eca50ed5cf56"> 1158</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFG      14 </span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#ga3e85c4553f7143a13c62adadadd1f207"> 1159</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM9        16 </span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#gaee53d097ce4ced69d251a118d4c584c1"> 1160</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM10       17 </span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="group__RCC__APB2RSTR__Bit__Positions.html#gaf0e88e4a199a2e15d3d61df85b929d12"> 1161</a></span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_TIM11       18 </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#gaf1076b0644c026ab480efdb6aa8c74fb"> 1169</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN   0  </span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga55f6ff35a37c4b9106c9e8aa18ab4545"> 1170</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN   1  </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#gac86ad592684edae0ba2cafd22a4f04d1"> 1171</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN   2  </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga89002894839d323b05c4b3f674b54470"> 1172</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIODLPEN   3  </span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga2980a6e02550369d05e121ff6f16505c"> 1173</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOELPEN   4  </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#gaa7a50c0506b1014d89224933c6c42e6f"> 1174</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOFLPEN   5  </span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#gab1dc004ecb0a2950100a062cda47586f"> 1175</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOGLPEN   6  </span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga197be77b89e9eae127a536bd2601ded9"> 1176</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN   7  </span></div>
<div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga70d927cfb1d110133bd64989b216a375"> 1177</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_GPIOILPEN   8  </span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga1f499894f161bdb3e9dfc1a647f634d7"> 1178</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_CRCEN       12 </span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga7d6c8ae1441d545d18c54b30c6a0da77"> 1179</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN    21 </span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga9e2d376f6c7db4266a5b039a3aa6c207"> 1180</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN    22 </span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga421fd0aec3671e054ef18cd290bc164e"> 1181</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_ETHMACLPEN  25 </span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga09935984b92821f18c3e00f7e4fbeb62"> 1182</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_ETHMACTXLPEN 26 </span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga28dc3cec4693215c0db36dcfd8a55ee8"> 1183</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_ETHMACRXLPEN 27 </span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#gaa04c4dfda05aebb5efe66518a28e29de"> 1184</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_ETHMACPTPLPEN 28 </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#ga934a7c19bd6f6b34941058c5c3552b91"> 1185</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_OTGHSLPEN   29 </span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="group__RCC__AHB1LPENR__Bit__Positions.html#gae22df0304104d09ac0be7fe76b0bc06b"> 1186</a></span>&#160;<span class="preprocessor">#define RCC_AHB1LPENR_OTGHSHULPI  30 </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"><a class="line" href="group__RCC__AHB2LPENR__Bit__Positions.html#ga51ec4f41dcfdedeedef75a64ec65863a"> 1194</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_DCMILPEN   0  </span></div>
<div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group__RCC__AHB2LPENR__Bit__Positions.html#ga36a5b2e07710be6b18bcf11b817a396d"> 1195</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_CRYPLPEN   4  </span></div>
<div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="group__RCC__AHB2LPENR__Bit__Positions.html#gae7959241184aefcd08cf78763b38a113"> 1196</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_HASHLPEN   5  </span></div>
<div class="line"><a name="l01197"></a><span class="lineno"><a class="line" href="group__RCC__AHB2LPENR__Bit__Positions.html#gaab54623c517f1450a7fde279c2cae864"> 1197</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_RNGLPEN    6  </span></div>
<div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="group__RCC__AHB2LPENR__Bit__Positions.html#gac0fd858d073b14216ae0d716ba4f1dd3"> 1198</a></span>&#160;<span class="preprocessor">#define RCC_AHB2LPENR_OTGFSLPEN  7  </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="group__RCC__AHB3LPENR__Bit__Positions.html#gabf56147909fa8e7f8629c7fd7349ecb3"> 1206</a></span>&#160;<span class="preprocessor">#define RCC_AHB3LPENR_FSMCLPEN   0  </span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga1f561f8bfc556b52335ec2a32ba81c44"> 1214</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM2LPEN   0  </span></div>
<div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga9391d99885a0a6fbaf3447117ac0f7aa"> 1215</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM3LPEN   1  </span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga6f04aff278b72fbf6acbe0ad947b06ae"> 1216</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM4LPEN   2  </span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga5741a6c45b9de1d0c927beb87f399dd9"> 1217</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN   3  </span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga439a5998fd60c3375411c7db2129ac89"> 1218</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN   4  </span></div>
<div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gab7867dc2695855fa9084a13d06a4299f"> 1219</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM7LPEN   5  </span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga3b47fde44967a5a600a042398a9cf3c6"> 1220</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM12LPEN  6  </span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga9897d5f0033623a05997ca222d3a132b"> 1221</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM13LPEN  7  </span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gacd1af8912fedadb9edead5b31167a310"> 1222</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_TIM14LPEN  8  </span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga13f3db4ac67bf32c994364cc43f4fe8b"> 1223</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN   11 </span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga41dcbf845448cbb1b75c0ad7e83b77cb"> 1224</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN   14 </span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gae8acbff235a15b58d1be0f065cdb5472"> 1225</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_SPI3LPEN   15 </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga6055c39af369463e14d6ff2017043671"> 1226</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN 17 </span></div>
<div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gae11baa29f4e6d122dabdd54c6b4be052"> 1227</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_USART3LPEN 18 </span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga88fe1e9cf93caa4e02de35e92e55834d"> 1228</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART4LPEN  19 </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga3de908135d9c9e74c598f7bf1e88fb34"> 1229</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART5LPEN  20 </span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga33286469d0a9b9fedbc2b60aa6cd7da7"> 1230</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN   21 </span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gaf6a53d37df11a56412ae06f73626f637"> 1231</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN   22 </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga5abf01e4149d71e8427eefcd2e429fe9"> 1232</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_I2C3LPEN   23 </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gafb93b42a94b988f4a03bed9ea78b4519"> 1233</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_CAN1LPEN   25 </span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga167ad9fc43674d6993a9550ac3b6e70f"> 1234</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_CAN2LPEN   26 </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga274fa282ad1ff40b747644bf9360feb4"> 1235</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN    28 </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#gaf36a11e89644548702385d548f3f9ec4"> 1236</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_DACLPEN    29 </span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga880ef558dbbf424fb90c409b04c48226"> 1237</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART7LPEN  30 </span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="group__RCC__APB1LPENR__Bit__Positions.html#ga97752f7c9da5bfb81da7f1724b5e3192"> 1238</a></span>&#160;<span class="preprocessor">#define RCC_APB1LPENR_UART8LPEN  31 </span></div>
<div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#ga82580245686c32761e8354fb174ba5dd"> 1246</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN   0  </span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#ga8a1a808f511ff563f05f32ad3ae6d7c1"> 1247</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM8LPEN   1  </span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#gab8b429bc8d52abd1ba3818a82542bb98"> 1248</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN 4  </span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#ga2b82eb1986da9ed32e6701d01fffe55d"> 1249</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN 5  </span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#gad9570ba4efde9d8e285987233a9f2f31"> 1250</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_ADCLPEN    8  </span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#ga7a740fdf8313fbdd00dd97eb73afc4dc"> 1251</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SDIOLPEN   11 </span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#ga2c6729058e54f4b8f8ae01d5b3586aaa"> 1252</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN   12 </span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#gaaa82cfc33f0cf71220398bbe1c4b412e"> 1253</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN 14 </span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#ga91b882f3dc2b939a53ed3f4caa537de1"> 1254</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN   16 </span></div>
<div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#gae7999e2ebeb1300d0cf6a59ad92c41b6"> 1255</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM10LPEN  17 </span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="group__RCC__APB2LPENR__Bit__Positions.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94"> 1256</a></span>&#160;<span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN  18 </span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="group__RCC__BDCR__Bit__Positions.html#ga00145f8814cb9a5b180d76499d97aead"> 1264</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON     0  </span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="group__RCC__BDCR__Bit__Positions.html#gaafca81172ed857ce6b94582fcaada87c"> 1265</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSERDY    1  </span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="group__RCC__BDCR__Bit__Positions.html#ga542dffd7f8dc4da5401b54d822a22af0"> 1266</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEBYP    2  </span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="group__RCC__BDCR__Bit__Positions.html#gabe30dbd38f6456990ee641648bc05d40"> 1267</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCSEL    8  </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="group__RCC__BDCR__Bit__Positions.html#ga79ea6f2df75f09b17df9582037ed6a53"> 1268</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_RTCEN     15 </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="group__RCC__BDCR__Bit__Positions.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 1269</a></span>&#160;<span class="preprocessor">#define RCC_BDCR_BDRST     16 </span></div>
<div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 1277</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSION      0  </span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#gab569110e757aee573ebf9ad80812e8bb"> 1278</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LSIRDY     1  </span></div>
<div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#gafc26c5996b14005a70afbeaa29aae716"> 1279</a></span>&#160;<span class="preprocessor">#define RCC_CSR_RMVF       24 </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga14163f80ac0b005217eb318d0639afef"> 1280</a></span>&#160;<span class="preprocessor">#define RCC_CSR_OBLRSTF    25 </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga4e26d2902d11e638cd0b702332f53ab1"> 1281</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PINRSTF    26 </span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 1282</a></span>&#160;<span class="preprocessor">#define RCC_CSR_PORRSTF    27 </span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga16e89534934436ee8958440882b71e6f"> 1283</a></span>&#160;<span class="preprocessor">#define RCC_CSR_SFTRSTF    28 </span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 1284</a></span>&#160;<span class="preprocessor">#define RCC_CSR_IWDGRSTF   29 </span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 1285</a></span>&#160;<span class="preprocessor">#define RCC_CSR_WWDGRSTF   30 </span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group__RCC__CSR__Bit__Positions.html#ga675455250b91f125d52f5d347c2c0fbf"> 1286</a></span>&#160;<span class="preprocessor">#define RCC_CSR_LPWRRSTF   31 </span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group__RCC__SSCGR__Bit__Positions.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c"> 1294</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_MODPER    0  </span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="group__RCC__SSCGR__Bit__Positions.html#ga0f801e25eb841262467f54e7325b7806"> 1295</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_INCSTEP   13 </span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group__RCC__SSCGR__Bit__Positions.html#ga392689f6486224a7f19d7ad0cd195687"> 1296</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_SPREADSEL 15 </span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group__RCC__SSCGR__Bit__Positions.html#ga8885c04bcb786b89e26f066f4ccf06e0"> 1297</a></span>&#160;<span class="preprocessor">#define RCC_SSCGR_SSCGEN    31 </span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group__RCC__PLLI2SCFGR__Bit__Positions.html#ga68db5b1d90f9b62359888ed1175a0cef"> 1305</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SN  6  </span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group__RCC__PLLI2SCFGR__Bit__Positions.html#ga0c599fc84dcde859974ed5b334e90f50"> 1306</a></span>&#160;<span class="preprocessor">#define RCC_PLLI2SCFGR_PLLI2SR  28 </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">/********************************** END : Bit position definitions Macros ***************************************************/</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160; </div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group__Generic__Macros.html#ga514ad415fb6125ba296793df7d1a468a"> 1319</a></span>&#160;<span class="preprocessor">#define ENABLE          1           </span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group__Generic__Macros.html#ga99496f7308834e8b220f7894efa0b6ab"> 1320</a></span>&#160;<span class="preprocessor">#define DISABLE         0           </span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group__Generic__Macros.html#ga59da1d65e87a723efe808dbabb4fc205"> 1321</a></span>&#160;<span class="preprocessor">#define SET             ENABLE      </span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="group__Generic__Macros.html#gab702106cf3b3e96750b6845ded4e0299"> 1322</a></span>&#160;<span class="preprocessor">#define RESET           DISABLE     </span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group__Generic__Macros.html#ga91d0fd3e69589389c320fff36dea968d"> 1323</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_SET    SET         </span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group__Generic__Macros.html#ga42fa7f29052b8f1661b34ba2bf4aea9f"> 1324</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_RESET  RESET       </span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group__Generic__Macros.html#gaeadc670e6fd25b11cefab921983d1f63"> 1325</a></span>&#160;<span class="preprocessor">#define FLAG_SET        SET         </span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group__Generic__Macros.html#ga61d914b762371cb8ee60a428dfeadf22"> 1326</a></span>&#160;<span class="preprocessor">#define FLAG_RESET      RESET       </span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f407xx__gpio__driver_8h.html">stm32f407xx_gpio_driver.h</a>&quot;</span> </div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f407xx__rcc__driver_8h.html">stm32f407xx_rcc_driver.h</a>&quot;</span>  </div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f407xx__i2c__driver_8h.html">stm32f407xx_i2c_driver.h</a>&quot;</span>  </div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f407xx__spi__driver_8h.html">stm32f407xx_spi_driver.h</a>&quot;</span>  </div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f407xx__usart__driver_8h.html">stm32f407xx_usart_driver.h</a>&quot;</span>  </div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* INC_STM32F407XX_H_ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160; </div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160; </div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160; </div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160; </div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160; </div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160; </div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160; </div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160; </div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160; </div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160; </div>
<div class="ttc" id="agroup__STM32F407XX__DEFINITIONS_html_gace629806e17fa3c6196021ce2355c9cc"><div class="ttname"><a href="group__STM32F407XX__DEFINITIONS.html#gace629806e17fa3c6196021ce2355c9cc">__vo</a></div><div class="ttdeci">#define __vo</div><div class="ttdoc">volatile_32bit_register Define for accessing a volatile 32-bit register</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:37</div></div>
<div class="ttc" id="astm32f407xx__gpio__driver_8h_html"><div class="ttname"><a href="stm32f407xx__gpio__driver_8h.html">stm32f407xx_gpio_driver.h</a></div><div class="ttdoc">This file contains the GPIO driver API declarations for the STM32F407xx MCU.</div></div>
<div class="ttc" id="astm32f407xx__i2c__driver_8h_html"><div class="ttname"><a href="stm32f407xx__i2c__driver_8h.html">stm32f407xx_i2c_driver.h</a></div><div class="ttdoc">This file contains definitions and functions prototypes for the STM32F407xx I2C driver.</div></div>
<div class="ttc" id="astm32f407xx__rcc__driver_8h_html"><div class="ttname"><a href="stm32f407xx__rcc__driver_8h.html">stm32f407xx_rcc_driver.h</a></div><div class="ttdoc">This file contains definitions and functions prototypes for the STM32F407xx SPI driver.</div></div>
<div class="ttc" id="astm32f407xx__spi__driver_8h_html"><div class="ttname"><a href="stm32f407xx__spi__driver_8h.html">stm32f407xx_spi_driver.h</a></div><div class="ttdoc">This file contains definitions and functions prototypes for the STM32F407xx SPI driver.</div></div>
<div class="ttc" id="astm32f407xx__usart__driver_8h_html"><div class="ttname"><a href="stm32f407xx__usart__driver_8h.html">stm32f407xx_usart_driver.h</a></div><div class="ttdoc">This file contains definitions and functions prototypes for the STM32F407xx USART driver.</div></div>
<div class="ttc" id="astructEXTI__RegDef__t_html"><div class="ttname"><a href="structEXTI__RegDef__t.html">EXTI_RegDef_t</a></div><div class="ttdoc">EXTI peripheral register definition structure.</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:260</div></div>
<div class="ttc" id="astructEXTI__RegDef__t_html_a1dd326f66cbc371ceb1d47467e3a1af8"><div class="ttname"><a href="structEXTI__RegDef__t.html#a1dd326f66cbc371ceb1d47467e3a1af8">EXTI_RegDef_t::IMR</a></div><div class="ttdeci">__vo uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:261</div></div>
<div class="ttc" id="astructEXTI__RegDef__t_html_a42b9635e3f1cf6bd5bf40ee96b1fa1be"><div class="ttname"><a href="structEXTI__RegDef__t.html#a42b9635e3f1cf6bd5bf40ee96b1fa1be">EXTI_RegDef_t::SWIER</a></div><div class="ttdeci">__vo uint32_t SWIER</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:265</div></div>
<div class="ttc" id="astructEXTI__RegDef__t_html_a7fdf529d9aa75ec3cc31db43f1230dbc"><div class="ttname"><a href="structEXTI__RegDef__t.html#a7fdf529d9aa75ec3cc31db43f1230dbc">EXTI_RegDef_t::RTSR</a></div><div class="ttdeci">__vo uint32_t RTSR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:263</div></div>
<div class="ttc" id="astructEXTI__RegDef__t_html_abc30e97ebd7c29867aac96ab7cc5ad33"><div class="ttname"><a href="structEXTI__RegDef__t.html#abc30e97ebd7c29867aac96ab7cc5ad33">EXTI_RegDef_t::FTSR</a></div><div class="ttdeci">__vo uint32_t FTSR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:264</div></div>
<div class="ttc" id="astructEXTI__RegDef__t_html_acd0022f52f9e40d8f593c2895134aced"><div class="ttname"><a href="structEXTI__RegDef__t.html#acd0022f52f9e40d8f593c2895134aced">EXTI_RegDef_t::EMR</a></div><div class="ttdeci">__vo uint32_t EMR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:262</div></div>
<div class="ttc" id="astructEXTI__RegDef__t_html_ad16a0795361068981ed4aefefc9eb7ca"><div class="ttname"><a href="structEXTI__RegDef__t.html#ad16a0795361068981ed4aefefc9eb7ca">EXTI_RegDef_t::PR</a></div><div class="ttdeci">__vo uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:266</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html"><div class="ttname"><a href="structGPIO__RegDef__t.html">GPIO_RegDef_t</a></div><div class="ttdoc">GPIO peripheral register definition structure.</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:203</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_a05469c7138ecee103aa7289399178c3d"><div class="ttname"><a href="structGPIO__RegDef__t.html#a05469c7138ecee103aa7289399178c3d">GPIO_RegDef_t::OSPEEDR</a></div><div class="ttdeci">__vo uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:206</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_a0730a653c44ef982baa2234cc0007073"><div class="ttname"><a href="structGPIO__RegDef__t.html#a0730a653c44ef982baa2234cc0007073">GPIO_RegDef_t::ODR</a></div><div class="ttdeci">__vo uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:209</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_a0ede38e3229982bd798714d26d81d2f7"><div class="ttname"><a href="structGPIO__RegDef__t.html#a0ede38e3229982bd798714d26d81d2f7">GPIO_RegDef_t::OTYPER</a></div><div class="ttdeci">__vo uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:205</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_a28459b8f63638a9f274a5b60808ca80f"><div class="ttname"><a href="structGPIO__RegDef__t.html#a28459b8f63638a9f274a5b60808ca80f">GPIO_RegDef_t::MODER</a></div><div class="ttdeci">__vo uint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:204</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_a9998efab4c46666c354bb537e354e8da"><div class="ttname"><a href="structGPIO__RegDef__t.html#a9998efab4c46666c354bb537e354e8da">GPIO_RegDef_t::PUPDR</a></div><div class="ttdeci">__vo uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:207</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_aab9e07ccb67a5c1e1e06a354df8cd962"><div class="ttname"><a href="structGPIO__RegDef__t.html#aab9e07ccb67a5c1e1e06a354df8cd962">GPIO_RegDef_t::IDR</a></div><div class="ttdeci">__vo uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:208</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_af334c57267ac013584c3f4abb4809b09"><div class="ttname"><a href="structGPIO__RegDef__t.html#af334c57267ac013584c3f4abb4809b09">GPIO_RegDef_t::BSRR</a></div><div class="ttdeci">__vo uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:210</div></div>
<div class="ttc" id="astructGPIO__RegDef__t_html_afeb2fa2384f88a469dd627d559d289e0"><div class="ttname"><a href="structGPIO__RegDef__t.html#afeb2fa2384f88a469dd627d559d289e0">GPIO_RegDef_t::LCKR</a></div><div class="ttdeci">__vo uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:211</div></div>
<div class="ttc" id="astructI2C__RegDef__t_html"><div class="ttname"><a href="structI2C__RegDef__t.html">I2C_RegDef_t</a></div><div class="ttdoc">I2C peripheral register definition structure.</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:303</div></div>
<div class="ttc" id="astructI2C__RegDef__t_html_a150ffaeebb4187a3e14ae3613ff19c4b"><div class="ttname"><a href="structI2C__RegDef__t.html#a150ffaeebb4187a3e14ae3613ff19c4b">I2C_RegDef_t::FLTR</a></div><div class="ttdeci">__vo uint32_t FLTR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:313</div></div>
<div class="ttc" id="astructI2C__RegDef__t_html_a1908e0e4cb41a523ea1881f001ee87af"><div class="ttname"><a href="structI2C__RegDef__t.html#a1908e0e4cb41a523ea1881f001ee87af">I2C_RegDef_t::OAR1</a></div><div class="ttdeci">__vo uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:306</div></div>
<div class="ttc" id="astructI2C__RegDef__t_html_a69f16430cc84fcc879d8f8ccbeb0ba20"><div class="ttname"><a href="structI2C__RegDef__t.html#a69f16430cc84fcc879d8f8ccbeb0ba20">I2C_RegDef_t::CCR</a></div><div class="ttdeci">__vo uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:311</div></div>
<div class="ttc" id="astructI2C__RegDef__t_html_a73c7fd93b22d1c965652d5b1ad4f2934"><div class="ttname"><a href="structI2C__RegDef__t.html#a73c7fd93b22d1c965652d5b1ad4f2934">I2C_RegDef_t::SR1</a></div><div class="ttdeci">__vo uint32_t SR1</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:309</div></div>
<div class="ttc" id="astructI2C__RegDef__t_html_a76cdc2f5ffae81d812a6b6582f0142b9"><div class="ttname"><a href="structI2C__RegDef__t.html#a76cdc2f5ffae81d812a6b6582f0142b9">I2C_RegDef_t::TRISE</a></div><div class="ttdeci">__vo uint32_t TRISE</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:312</div></div>
<div class="ttc" id="astructI2C__RegDef__t_html_a90dad1ece0dd37954cee061071cda71e"><div class="ttname"><a href="structI2C__RegDef__t.html#a90dad1ece0dd37954cee061071cda71e">I2C_RegDef_t::SR2</a></div><div class="ttdeci">__vo uint32_t SR2</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:310</div></div>
<div class="ttc" id="astructI2C__RegDef__t_html_a947accfff99a0e0f37298b7c2038cbdb"><div class="ttname"><a href="structI2C__RegDef__t.html#a947accfff99a0e0f37298b7c2038cbdb">I2C_RegDef_t::DR</a></div><div class="ttdeci">__vo uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:308</div></div>
<div class="ttc" id="astructI2C__RegDef__t_html_ad0bc70013b4b00cbd9695860da9a657b"><div class="ttname"><a href="structI2C__RegDef__t.html#ad0bc70013b4b00cbd9695860da9a657b">I2C_RegDef_t::OAR2</a></div><div class="ttdeci">__vo uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:307</div></div>
<div class="ttc" id="astructI2C__RegDef__t_html_ae7618c6642db24f19600d43309b5e536"><div class="ttname"><a href="structI2C__RegDef__t.html#ae7618c6642db24f19600d43309b5e536">I2C_RegDef_t::CR1</a></div><div class="ttdeci">__vo uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:304</div></div>
<div class="ttc" id="astructI2C__RegDef__t_html_ae880961f5010cec3117c7738237280ea"><div class="ttname"><a href="structI2C__RegDef__t.html#ae880961f5010cec3117c7738237280ea">I2C_RegDef_t::CR2</a></div><div class="ttdeci">__vo uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:305</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html"><div class="ttname"><a href="structRCC__RegDef__t.html">RCC_RegDef_t</a></div><div class="ttdoc">RCC peripheral register definition structure.</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:219</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a1c1af2c36778deba3c2ddc022a724961"><div class="ttname"><a href="structRCC__RegDef__t.html#a1c1af2c36778deba3c2ddc022a724961">RCC_RegDef_t::DCKCFGR2</a></div><div class="ttdeci">__vo uint32_t DCKCFGR2</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:253</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a26a19eb56da3e69130928ce82a577b93"><div class="ttname"><a href="structRCC__RegDef__t.html#a26a19eb56da3e69130928ce82a577b93">RCC_RegDef_t::AHB1ENR</a></div><div class="ttdeci">__vo uint32_t AHB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:231</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a2f505c057f370f0c0c3625e91ec0e72f"><div class="ttname"><a href="structRCC__RegDef__t.html#a2f505c057f370f0c0c3625e91ec0e72f">RCC_RegDef_t::AHB2LPENR</a></div><div class="ttdeci">__vo uint32_t AHB2LPENR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:239</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a33e6a70b1a085ab88975a76642e5dd56"><div class="ttname"><a href="structRCC__RegDef__t.html#a33e6a70b1a085ab88975a76642e5dd56">RCC_RegDef_t::SSCGR</a></div><div class="ttdeci">__vo uint32_t SSCGR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:248</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a35568cd2f0fec284e65e984bc6c051f6"><div class="ttname"><a href="structRCC__RegDef__t.html#a35568cd2f0fec284e65e984bc6c051f6">RCC_RegDef_t::APB2LPENR</a></div><div class="ttdeci">__vo uint32_t APB2LPENR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:243</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a467f5957fcf53705cbda0d18d3bdcf26"><div class="ttname"><a href="structRCC__RegDef__t.html#a467f5957fcf53705cbda0d18d3bdcf26">RCC_RegDef_t::CFGR</a></div><div class="ttdeci">__vo uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:222</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a4765f14c70d18d4b71cffdbecc1bbb1a"><div class="ttname"><a href="structRCC__RegDef__t.html#a4765f14c70d18d4b71cffdbecc1bbb1a">RCC_RegDef_t::APB1ENR</a></div><div class="ttdeci">__vo uint32_t APB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:235</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a53d81128390ec9eabefbbce977927ccd"><div class="ttname"><a href="structRCC__RegDef__t.html#a53d81128390ec9eabefbbce977927ccd">RCC_RegDef_t::CSR</a></div><div class="ttdeci">__vo uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:246</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a5b9eef112fa15bea7c883832719094fc"><div class="ttname"><a href="structRCC__RegDef__t.html#a5b9eef112fa15bea7c883832719094fc">RCC_RegDef_t::AHB3RSTR</a></div><div class="ttdeci">__vo uint32_t AHB3RSTR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:226</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a61efb4bcea47a79f3fcfb03895601f65"><div class="ttname"><a href="structRCC__RegDef__t.html#a61efb4bcea47a79f3fcfb03895601f65">RCC_RegDef_t::AHB1RSTR</a></div><div class="ttdeci">__vo uint32_t AHB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:224</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a67f55d894a3c6713ee409eb14ea2f6d1"><div class="ttname"><a href="structRCC__RegDef__t.html#a67f55d894a3c6713ee409eb14ea2f6d1">RCC_RegDef_t::DCKCFGR</a></div><div class="ttdeci">__vo uint32_t DCKCFGR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:251</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a6a75e3ea79bc9abb0826b214d68f09ad"><div class="ttname"><a href="structRCC__RegDef__t.html#a6a75e3ea79bc9abb0826b214d68f09ad">RCC_RegDef_t::CR</a></div><div class="ttdeci">__vo uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:220</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a768b90cef659aa5ac07728d290bbc4b9"><div class="ttname"><a href="structRCC__RegDef__t.html#a768b90cef659aa5ac07728d290bbc4b9">RCC_RegDef_t::APB2ENR</a></div><div class="ttdeci">__vo uint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:236</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a788e1358c472335820afb54300365212"><div class="ttname"><a href="structRCC__RegDef__t.html#a788e1358c472335820afb54300365212">RCC_RegDef_t::BDCR</a></div><div class="ttdeci">__vo uint32_t BDCR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:245</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a8e9f12db7fadb3c95b32d725a882bda3"><div class="ttname"><a href="structRCC__RegDef__t.html#a8e9f12db7fadb3c95b32d725a882bda3">RCC_RegDef_t::AHB3ENR</a></div><div class="ttdeci">__vo uint32_t AHB3ENR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:233</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_a95c7d824d0a04df5be41763862a42ff1"><div class="ttname"><a href="structRCC__RegDef__t.html#a95c7d824d0a04df5be41763862a42ff1">RCC_RegDef_t::AHB3LPENR</a></div><div class="ttdeci">__vo uint32_t AHB3LPENR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:240</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_aa7667b4bcc1b5737a89926f9d4637f2a"><div class="ttname"><a href="structRCC__RegDef__t.html#aa7667b4bcc1b5737a89926f9d4637f2a">RCC_RegDef_t::PLLSAICFGR</a></div><div class="ttdeci">__vo uint32_t PLLSAICFGR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:250</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_aa87878ae985251d87b66c7b71640b3fc"><div class="ttname"><a href="structRCC__RegDef__t.html#aa87878ae985251d87b66c7b71640b3fc">RCC_RegDef_t::CKGATENR</a></div><div class="ttdeci">__vo uint32_t CKGATENR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:252</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_ab1e11e0c60ee9a9079672b3728f684a0"><div class="ttname"><a href="structRCC__RegDef__t.html#ab1e11e0c60ee9a9079672b3728f684a0">RCC_RegDef_t::AHB1LPENR</a></div><div class="ttdeci">__vo uint32_t AHB1LPENR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:238</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_ab256effc0595fc4cf1aa978f43aaa7bf"><div class="ttname"><a href="structRCC__RegDef__t.html#ab256effc0595fc4cf1aa978f43aaa7bf">RCC_RegDef_t::APB1LPENR</a></div><div class="ttdeci">__vo uint32_t APB1LPENR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:242</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_ad0a24e981c7fd413f81bff135409af17"><div class="ttname"><a href="structRCC__RegDef__t.html#ad0a24e981c7fd413f81bff135409af17">RCC_RegDef_t::AHB2RSTR</a></div><div class="ttdeci">__vo uint32_t AHB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:225</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_ad1aa4b2574efc7c9e5d35467d29d82b4"><div class="ttname"><a href="structRCC__RegDef__t.html#ad1aa4b2574efc7c9e5d35467d29d82b4">RCC_RegDef_t::PLLI2SCFGR</a></div><div class="ttdeci">__vo uint32_t PLLI2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:249</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_ad586ef674d34e4eb981678d2b0a00370"><div class="ttname"><a href="structRCC__RegDef__t.html#ad586ef674d34e4eb981678d2b0a00370">RCC_RegDef_t::APB2RSTR</a></div><div class="ttdeci">__vo uint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:229</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_adf1d72b0717ddd75a09e4671814f8df3"><div class="ttname"><a href="structRCC__RegDef__t.html#adf1d72b0717ddd75a09e4671814f8df3">RCC_RegDef_t::APB1RSTR</a></div><div class="ttdeci">__vo uint32_t APB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:228</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_aeac42fe139144a42801c62ec5fafc628"><div class="ttname"><a href="structRCC__RegDef__t.html#aeac42fe139144a42801c62ec5fafc628">RCC_RegDef_t::PLLCFGR</a></div><div class="ttdeci">__vo uint32_t PLLCFGR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:221</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_afa529ad58c82e4af3bbb1b6248e133bb"><div class="ttname"><a href="structRCC__RegDef__t.html#afa529ad58c82e4af3bbb1b6248e133bb">RCC_RegDef_t::CIR</a></div><div class="ttdeci">__vo uint32_t CIR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:223</div></div>
<div class="ttc" id="astructRCC__RegDef__t_html_afb9664064fb9aea01c3bb5d65e22a75f"><div class="ttname"><a href="structRCC__RegDef__t.html#afb9664064fb9aea01c3bb5d65e22a75f">RCC_RegDef_t::AHB2ENR</a></div><div class="ttdeci">__vo uint32_t AHB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:232</div></div>
<div class="ttc" id="astructSPI__RegDef__t_html"><div class="ttname"><a href="structSPI__RegDef__t.html">SPI_RegDef_t</a></div><div class="ttdoc">SPI peripheral register definition structure.</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:287</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html"><div class="ttname"><a href="structSYSCFG__RegDef__t.html">SYSCFG_RegDef_t</a></div><div class="ttdoc">SYSCFG peripheral register definition structure.</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:273</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html_a1bc0d4a1faab0e9028e9dc1830698193"><div class="ttname"><a href="structSYSCFG__RegDef__t.html#a1bc0d4a1faab0e9028e9dc1830698193">SYSCFG_RegDef_t::CMPCR</a></div><div class="ttdeci">__vo uint32_t CMPCR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:278</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html_a38ed7e8d6d14814d536d5b3e8a292845"><div class="ttname"><a href="structSYSCFG__RegDef__t.html#a38ed7e8d6d14814d536d5b3e8a292845">SYSCFG_RegDef_t::CFGR</a></div><div class="ttdeci">__vo uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:280</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html_a4238ec696c591dc263bb91a89874017d"><div class="ttname"><a href="structSYSCFG__RegDef__t.html#a4238ec696c591dc263bb91a89874017d">SYSCFG_RegDef_t::PMC</a></div><div class="ttdeci">__vo uint32_t PMC</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:275</div></div>
<div class="ttc" id="astructSYSCFG__RegDef__t_html_a7582e1db947986b5e25423072485ac19"><div class="ttname"><a href="structSYSCFG__RegDef__t.html#a7582e1db947986b5e25423072485ac19">SYSCFG_RegDef_t::MEMRMP</a></div><div class="ttdeci">__vo uint32_t MEMRMP</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:274</div></div>
<div class="ttc" id="astructUSART__RegDef__t_html"><div class="ttname"><a href="structUSART__RegDef__t.html">USART_RegDef_t</a></div><div class="ttdoc">USART peripheral register definition structure.</div><div class="ttdef"><b>Definition:</b> stm32f407xx.h:321</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
