# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab1 {C:/Users/there/OneDrive - UW/CSE 371/lab1/sensor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:04 on Jan 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab1" C:/Users/there/OneDrive - UW/CSE 371/lab1/sensor.sv 
# -- Compiling module sensor
# -- Compiling module sensor_testbench
# 
# Top level modules:
# 	sensor_testbench
# End time: 13:38:04 on Jan 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab1 {C:/Users/there/OneDrive - UW/CSE 371/lab1/fiveb_counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:04 on Jan 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab1" C:/Users/there/OneDrive - UW/CSE 371/lab1/fiveb_counter.sv 
# -- Compiling module fiveb_counter
# -- Compiling module fiveb_counter_testbench
# 
# Top level modules:
# 	fiveb_counter_testbench
# End time: 13:38:04 on Jan 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab1 {C:/Users/there/OneDrive - UW/CSE 371/lab1/double_seg7.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:04 on Jan 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab1" C:/Users/there/OneDrive - UW/CSE 371/lab1/double_seg7.sv 
# -- Compiling module double_seg7
# -- Compiling module double_seg7_testbench
# 
# Top level modules:
# 	double_seg7_testbench
# End time: 13:38:04 on Jan 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/lab1 {C:/Users/there/OneDrive - UW/CSE 371/lab1/parking_lot.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:38:04 on Jan 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/lab1" C:/Users/there/OneDrive - UW/CSE 371/lab1/parking_lot.sv 
# -- Compiling module parking_lot
# -- Compiling module parking_lot_testbench
# 
# Top level modules:
# 	parking_lot_testbench
# End time: 13:38:04 on Jan 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.double_seg7_testbench
# vsim work.double_seg7_testbench 
# Start time: 13:38:08 on Jan 13,2023
# Loading sv_std.std
# Loading work.double_seg7_testbench
# Loading work.double_seg7
add wave -position end  sim:/double_seg7_testbench/HEX0
add wave -position end  sim:/double_seg7_testbench/HEX1
add wave -position end  sim:/double_seg7_testbench/num
run -all
# End time: 14:50:00 on Jan 13,2023, Elapsed time: 1:11:52
# Errors: 0, Warnings: 0
