// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ban_interface_operator_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read14,
        b_p_read,
        p_read8,
        p_read9,
        p_read10,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_1139_p_din0,
        grp_fu_1139_p_din1,
        grp_fu_1139_p_opcode,
        grp_fu_1139_p_dout0,
        grp_fu_1139_p_ce,
        grp_fu_1143_p_din0,
        grp_fu_1143_p_din1,
        grp_fu_1143_p_opcode,
        grp_fu_1143_p_dout0,
        grp_fu_1143_p_ce,
        grp_fu_1191_p_din0,
        grp_fu_1191_p_din1,
        grp_fu_1191_p_opcode,
        grp_fu_1191_p_dout0,
        grp_fu_1191_p_ce,
        grp_fu_1197_p_din0,
        grp_fu_1197_p_din1,
        grp_fu_1197_p_opcode,
        grp_fu_1197_p_dout0,
        grp_fu_1197_p_ce
);

parameter    ap_ST_fsm_state1 = 29'd1;
parameter    ap_ST_fsm_state2 = 29'd2;
parameter    ap_ST_fsm_state3 = 29'd4;
parameter    ap_ST_fsm_state4 = 29'd8;
parameter    ap_ST_fsm_state5 = 29'd16;
parameter    ap_ST_fsm_state6 = 29'd32;
parameter    ap_ST_fsm_state7 = 29'd64;
parameter    ap_ST_fsm_state8 = 29'd128;
parameter    ap_ST_fsm_state9 = 29'd256;
parameter    ap_ST_fsm_state10 = 29'd512;
parameter    ap_ST_fsm_state11 = 29'd1024;
parameter    ap_ST_fsm_state12 = 29'd2048;
parameter    ap_ST_fsm_state13 = 29'd4096;
parameter    ap_ST_fsm_state14 = 29'd8192;
parameter    ap_ST_fsm_state15 = 29'd16384;
parameter    ap_ST_fsm_state16 = 29'd32768;
parameter    ap_ST_fsm_state17 = 29'd65536;
parameter    ap_ST_fsm_state18 = 29'd131072;
parameter    ap_ST_fsm_state19 = 29'd262144;
parameter    ap_ST_fsm_state20 = 29'd524288;
parameter    ap_ST_fsm_state21 = 29'd1048576;
parameter    ap_ST_fsm_state22 = 29'd2097152;
parameter    ap_ST_fsm_state23 = 29'd4194304;
parameter    ap_ST_fsm_state24 = 29'd8388608;
parameter    ap_ST_fsm_state25 = 29'd16777216;
parameter    ap_ST_fsm_state26 = 29'd33554432;
parameter    ap_ST_fsm_state27 = 29'd67108864;
parameter    ap_ST_fsm_state28 = 29'd134217728;
parameter    ap_ST_fsm_state29 = 29'd268435456;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read14;
input  [31:0] b_p_read;
input  [31:0] p_read8;
input  [31:0] p_read9;
input  [31:0] p_read10;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_1139_p_din0;
output  [31:0] grp_fu_1139_p_din1;
output  [1:0] grp_fu_1139_p_opcode;
input  [31:0] grp_fu_1139_p_dout0;
output   grp_fu_1139_p_ce;
output  [31:0] grp_fu_1143_p_din0;
output  [31:0] grp_fu_1143_p_din1;
output  [1:0] grp_fu_1143_p_opcode;
input  [31:0] grp_fu_1143_p_dout0;
output   grp_fu_1143_p_ce;
output  [31:0] grp_fu_1191_p_din0;
output  [31:0] grp_fu_1191_p_din1;
output  [4:0] grp_fu_1191_p_opcode;
input  [0:0] grp_fu_1191_p_dout0;
output   grp_fu_1191_p_ce;
output  [31:0] grp_fu_1197_p_din0;
output  [31:0] grp_fu_1197_p_din1;
output  [4:0] grp_fu_1197_p_opcode;
input  [0:0] grp_fu_1197_p_dout0;
output   grp_fu_1197_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [28:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] c_p_fu_280_p1;
reg   [31:0] c_p_reg_875;
wire   [0:0] icmp_ln22_fu_284_p2;
reg   [0:0] icmp_ln22_reg_887;
wire   [31:0] bitcast_ln22_fu_290_p1;
wire   [0:0] and_ln22_fu_331_p2;
reg   [0:0] and_ln22_reg_896;
wire    ap_CS_fsm_state2;
wire   [31:0] bitcast_ln22_1_fu_337_p1;
wire   [0:0] and_ln22_1_fu_378_p2;
reg   [0:0] and_ln22_1_reg_905;
wire    ap_CS_fsm_state3;
wire   [31:0] bitcast_ln22_2_fu_384_p1;
wire   [0:0] and_ln22_2_fu_425_p2;
reg   [0:0] and_ln22_2_reg_914;
wire    ap_CS_fsm_state4;
wire   [0:0] and_ln22_4_fu_477_p2;
reg   [0:0] and_ln22_4_reg_918;
wire    ap_CS_fsm_state5;
wire   [0:0] and_ln80_fu_565_p2;
reg   [0:0] and_ln80_reg_922;
wire    ap_CS_fsm_state6;
wire   [31:0] diff_p_fu_571_p2;
reg   [31:0] diff_p_reg_926;
wire   [0:0] icmp_ln86_fu_575_p2;
reg   [0:0] icmp_ln86_reg_930;
wire   [0:0] icmp_ln89_fu_581_p2;
reg   [0:0] icmp_ln89_reg_934;
wire   [0:0] tmp_11_fu_587_p3;
reg   [0:0] tmp_11_reg_938;
wire   [31:0] bitcast_ln64_fu_595_p1;
reg   [31:0] bitcast_ln64_reg_942;
wire   [31:0] bitcast_ln51_fu_600_p1;
reg   [31:0] bitcast_ln51_reg_950;
wire   [31:0] bitcast_ln51_1_fu_604_p1;
reg   [31:0] bitcast_ln51_1_reg_956;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state14;
reg   [31:0] add17_i1_reg_980;
wire    ap_CS_fsm_state17;
reg   [31:0] add22_i1_reg_988;
wire    ap_CS_fsm_state18;
reg   [31:0] add27_i1_reg_997;
wire    ap_CS_fsm_state19;
wire   [0:0] and_ln27_fu_649_p2;
reg   [0:0] and_ln27_reg_1007;
wire   [0:0] and_ln30_fu_690_p2;
reg   [0:0] and_ln30_reg_1011;
wire    ap_CS_fsm_state20;
wire   [31:0] c_p_2_fu_696_p2;
wire    ap_CS_fsm_state24;
wire   [31:0] bitcast_ln56_fu_795_p1;
wire   [31:0] bitcast_ln87_fu_799_p1;
wire    ap_CS_fsm_state28;
wire   [31:0] bitcast_ln87_1_fu_803_p1;
wire   [31:0] bitcast_ln87_2_fu_807_p1;
wire   [31:0] bitcast_ln81_fu_811_p1;
wire    ap_CS_fsm_state29;
wire   [31:0] bitcast_ln81_1_fu_815_p1;
wire   [31:0] bitcast_ln81_2_fu_819_p1;
reg   [31:0] agg_result_1_1_0_reg_110;
wire   [0:0] icmp_ln53_fu_608_p2;
reg   [31:0] ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20;
reg   [31:0] this_num_0_write_assign_reg_119;
wire   [31:0] select_ln38_fu_747_p3;
wire    ap_CS_fsm_state21;
reg   [31:0] ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20;
reg   [31:0] this_num_1_write_assign_reg_144;
reg   [31:0] ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20;
reg   [31:0] this_num_2_write_assign_reg_170;
wire   [31:0] select_ln38_4_fu_754_p3;
reg   [31:0] ap_phi_mux_this_p_write_assign_phi_fu_200_p20;
reg   [31:0] this_p_write_assign_reg_197;
wire   [31:0] select_ln38_5_fu_762_p3;
reg   [31:0] bitcast_ln56_pn_reg_222;
reg   [31:0] grp_fu_232_p0;
reg   [31:0] grp_fu_232_p1;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state25;
reg   [31:0] grp_fu_242_p0;
wire   [31:0] grp_fu_252_p4;
wire   [7:0] tmp_fu_295_p4;
wire   [22:0] trunc_ln22_1_fu_304_p4;
wire   [0:0] icmp_ln22_2_fu_319_p2;
wire   [0:0] icmp_ln22_1_fu_313_p2;
wire   [0:0] or_ln22_fu_325_p2;
wire   [31:0] grp_fu_262_p4;
wire   [7:0] tmp_9_fu_342_p4;
wire   [22:0] trunc_ln22_3_fu_351_p4;
wire   [0:0] icmp_ln22_5_fu_366_p2;
wire   [0:0] icmp_ln22_3_fu_360_p2;
wire   [0:0] or_ln22_1_fu_372_p2;
wire   [31:0] grp_fu_271_p4;
wire   [7:0] tmp_2_fu_389_p4;
wire   [22:0] trunc_ln22_5_fu_398_p4;
wire   [0:0] icmp_ln22_7_fu_413_p2;
wire   [0:0] icmp_ln22_6_fu_407_p2;
wire   [0:0] or_ln22_2_fu_419_p2;
wire   [31:0] bitcast_ln22_3_fu_436_p1;
wire   [7:0] tmp_4_fu_439_p4;
wire   [22:0] trunc_ln22_6_fu_449_p1;
wire   [0:0] icmp_ln22_9_fu_459_p2;
wire   [0:0] icmp_ln22_8_fu_453_p2;
wire   [0:0] or_ln22_3_fu_465_p2;
wire   [0:0] and_ln22_3_fu_471_p2;
wire   [0:0] icmp_ln22_4_fu_431_p2;
wire   [31:0] bitcast_ln80_fu_483_p1;
wire   [7:0] tmp_6_fu_486_p4;
wire   [22:0] trunc_ln80_fu_496_p1;
wire   [0:0] icmp_ln80_1_fu_506_p2;
wire   [0:0] icmp_ln80_fu_500_p2;
wire   [0:0] or_ln80_fu_512_p2;
wire   [31:0] bitcast_ln22_4_fu_524_p1;
wire   [7:0] tmp_8_fu_527_p4;
wire   [22:0] trunc_ln22_7_fu_537_p1;
wire   [0:0] icmp_ln22_11_fu_547_p2;
wire   [0:0] icmp_ln22_10_fu_541_p2;
wire   [0:0] or_ln22_4_fu_553_p2;
wire   [0:0] and_ln80_1_fu_518_p2;
wire   [0:0] and_ln22_5_fu_559_p2;
wire   [31:0] bitcast_ln27_fu_614_p1;
wire   [7:0] tmp_12_fu_617_p4;
wire   [22:0] trunc_ln27_fu_627_p1;
wire   [0:0] icmp_ln27_2_fu_637_p2;
wire   [0:0] icmp_ln27_fu_631_p2;
wire   [0:0] or_ln27_fu_643_p2;
wire   [31:0] bitcast_ln30_fu_655_p1;
wire   [7:0] tmp_14_fu_658_p4;
wire   [22:0] trunc_ln30_fu_668_p1;
wire   [0:0] icmp_ln30_2_fu_678_p2;
wire   [0:0] icmp_ln30_fu_672_p2;
wire   [0:0] or_ln30_fu_684_p2;
wire   [31:0] bitcast_ln38_fu_701_p1;
wire   [7:0] tmp_16_fu_704_p4;
wire   [22:0] trunc_ln38_fu_714_p1;
wire   [0:0] icmp_ln38_2_fu_724_p2;
wire   [0:0] icmp_ln38_fu_718_p2;
wire   [0:0] or_ln38_fu_730_p2;
wire   [0:0] and_ln38_fu_736_p2;
wire   [31:0] c_p_1_fu_742_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [28:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_condition_347;
reg    ap_condition_364;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 29'd1;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_return_0_preg <= ap_phi_mux_this_p_write_assign_phi_fu_200_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_return_1_preg <= ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_return_2_preg <= ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_return_3_preg <= ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        agg_result_1_1_0_reg_110 <= grp_fu_1139_p_dout0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln53_fu_608_p2 == 1'd1) & (tmp_11_fu_587_p3 == 1'd1) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln53_fu_608_p2 == 1'd1) & (tmp_11_fu_587_p3 == 1'd1) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2))))) begin
        agg_result_1_1_0_reg_110 <= p_read9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        bitcast_ln56_pn_reg_222 <= bitcast_ln56_fu_795_p1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln53_fu_608_p2 == 1'd1) & (tmp_11_fu_587_p3 == 1'd1) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln53_fu_608_p2 == 1'd1) & (tmp_11_fu_587_p3 == 1'd1) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2))))) begin
        bitcast_ln56_pn_reg_222 <= bitcast_ln64_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        this_num_0_write_assign_reg_119 <= bitcast_ln81_fu_811_p1;
    end else if ((((1'b1 == ap_CS_fsm_state21) & (((((((((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922) & (1'd0 == and_ln22_2_reg_914)) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918) & (1'd0 == and_ln22_2_reg_914))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln80_reg_922))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln22_4_reg_918))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln80_reg_922))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln22_4_reg_918))) | ((icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922))) | ((icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918)))) | ((1'b1 == ap_CS_fsm_state6) & (((icmp_ln89_fu_581_p2 == 1'd1) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln89_fu_581_p2 == 1'd1) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2)))) | ((1'd1 == and_ln22_1_reg_905) & (1'd1 == and_ln22_reg_896) & (1'd1 == and_ln22_2_fu_425_p2) & (icmp_ln22_reg_887 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        this_num_0_write_assign_reg_119 <= p_read8;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        this_num_0_write_assign_reg_119 <= bitcast_ln87_fu_799_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) & ((((((((~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922) & (1'd0 == and_ln22_2_reg_914)) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918) & (1'd0 == and_ln22_2_reg_914))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln22_4_reg_918))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln22_4_reg_918))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918))))) begin
        this_num_0_write_assign_reg_119 <= select_ln38_fu_747_p3;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10))) begin
        this_num_0_write_assign_reg_119 <= bitcast_ln64_reg_942;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'd0 == and_ln30_fu_690_p2))) begin
        this_num_0_write_assign_reg_119 <= add22_i1_reg_988;
    end else if (((1'b1 == ap_CS_fsm_state19) & (1'd0 == and_ln27_fu_649_p2))) begin
        this_num_0_write_assign_reg_119 <= add17_i1_reg_980;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (((icmp_ln89_fu_581_p2 == 1'd1) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln89_fu_581_p2 == 1'd1) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2)))) | ((1'd1 == and_ln22_1_reg_905) & (1'd1 == and_ln22_reg_896) & (1'd1 == and_ln22_2_fu_425_p2) & (icmp_ln22_reg_887 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        this_num_1_write_assign_reg_144 <= p_read9;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        this_num_1_write_assign_reg_144 <= bitcast_ln81_1_fu_815_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) & (((((((((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922) & (1'd0 == and_ln22_2_reg_914)) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918) & (1'd0 == and_ln22_2_reg_914))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln80_reg_922))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln22_4_reg_918))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln80_reg_922))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln22_4_reg_918))) | ((icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922))) | ((icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918))))) begin
        this_num_1_write_assign_reg_144 <= agg_result_1_1_0_reg_110;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        this_num_1_write_assign_reg_144 <= bitcast_ln87_1_fu_803_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        this_num_1_write_assign_reg_144 <= grp_fu_1139_p_dout0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        this_num_1_write_assign_reg_144 <= bitcast_ln51_reg_950;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'd0 == and_ln30_fu_690_p2))) begin
        this_num_1_write_assign_reg_144 <= add27_i1_reg_997;
    end else if ((((1'b1 == ap_CS_fsm_state21) & ((((((((~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922) & (1'd0 == and_ln22_2_reg_914)) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918) & (1'd0 == and_ln22_2_reg_914))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln22_4_reg_918))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln22_4_reg_918))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918)))) | ((1'b1 == ap_CS_fsm_state19) & (1'd0 == and_ln27_fu_649_p2)))) begin
        this_num_1_write_assign_reg_144 <= add22_i1_reg_988;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state6) & (((icmp_ln89_fu_581_p2 == 1'd1) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln89_fu_581_p2 == 1'd1) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2)))) | ((1'd1 == and_ln22_1_reg_905) & (1'd1 == and_ln22_reg_896) & (1'd1 == and_ln22_2_fu_425_p2) & (icmp_ln22_reg_887 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        this_num_2_write_assign_reg_170 <= p_read10;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        this_num_2_write_assign_reg_170 <= bitcast_ln81_2_fu_819_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        this_num_2_write_assign_reg_170 <= bitcast_ln87_2_fu_807_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) & ((((((((~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922) & (1'd0 == and_ln22_2_reg_914)) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918) & (1'd0 == and_ln22_2_reg_914))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln22_4_reg_918))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln22_4_reg_918))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918))))) begin
        this_num_2_write_assign_reg_170 <= select_ln38_4_fu_754_p3;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        this_num_2_write_assign_reg_170 <= grp_fu_1143_p_dout0;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'd0 == and_ln30_fu_690_p2))) begin
        this_num_2_write_assign_reg_170 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state21) & (((((((((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922) & (1'd0 == and_ln22_2_reg_914)) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918) & (1'd0 == and_ln22_2_reg_914))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln80_reg_922))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln22_4_reg_918))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln80_reg_922))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln22_4_reg_918))) | ((icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922))) | ((icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918)))) | ((1'b1 == ap_CS_fsm_state19) & (1'd0 == and_ln27_fu_649_p2)))) begin
        this_num_2_write_assign_reg_170 <= grp_fu_1139_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (((((((((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922) & (1'd0 == and_ln22_2_reg_914)) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918) & (1'd0 == and_ln22_2_reg_914))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln80_reg_922))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln22_4_reg_918))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln80_reg_922))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln22_4_reg_918))) | ((icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922))) | ((icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918)))) | ((1'b1 == ap_CS_fsm_state6) & (((icmp_ln89_fu_581_p2 == 1'd1) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln89_fu_581_p2 == 1'd1) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2)))) | ((1'd1 == and_ln22_1_reg_905) & (1'd1 == and_ln22_reg_896) & (1'd1 == and_ln22_2_fu_425_p2) & (icmp_ln22_reg_887 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        this_p_write_assign_reg_197 <= b_p_read;
    end else if (((1'b1 == ap_CS_fsm_state21) & ((((((((~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922) & (1'd0 == and_ln22_2_reg_914)) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918) & (1'd0 == and_ln22_2_reg_914))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln22_4_reg_918))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln22_4_reg_918))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918))))) begin
        this_p_write_assign_reg_197 <= select_ln38_5_fu_762_p3;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'd0 == and_ln30_fu_690_p2))) begin
        this_p_write_assign_reg_197 <= c_p_2_fu_696_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state10) | ((1'b1 == ap_CS_fsm_state19) & (1'd0 == and_ln27_fu_649_p2)))) begin
        this_p_write_assign_reg_197 <= c_p_reg_875;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add17_i1_reg_980 <= grp_fu_1139_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add22_i1_reg_988 <= grp_fu_1139_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        add27_i1_reg_997 <= grp_fu_1139_p_dout0;
        and_ln27_reg_1007 <= and_ln27_fu_649_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        and_ln22_1_reg_905 <= and_ln22_1_fu_378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln22_1_reg_905) & (1'd1 == and_ln22_reg_896) & (icmp_ln22_reg_887 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln22_2_reg_914 <= and_ln22_2_fu_425_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        and_ln22_4_reg_918 <= and_ln22_4_fu_477_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_reg_887 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        and_ln22_reg_896 <= and_ln22_fu_331_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        and_ln30_reg_1011 <= and_ln30_fu_690_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln22_4_reg_918) & (1'b1 == ap_CS_fsm_state6))) begin
        and_ln80_reg_922 <= and_ln80_fu_565_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((tmp_11_fu_587_p3 == 1'd0) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((tmp_11_fu_587_p3 == 1'd0) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2))))) begin
        bitcast_ln51_1_reg_956 <= bitcast_ln51_1_fu_604_p1;
        bitcast_ln51_reg_950 <= bitcast_ln51_fu_600_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2))))) begin
        bitcast_ln64_reg_942 <= bitcast_ln64_fu_595_p1;
        tmp_11_reg_938 <= diff_p_fu_571_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        c_p_reg_875 <= c_p_fu_280_p1;
        icmp_ln22_reg_887 <= icmp_ln22_fu_284_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & ((1'd0 == and_ln80_fu_565_p2) | (1'd0 == and_ln22_4_reg_918)))) begin
        diff_p_reg_926 <= diff_p_fu_571_p2;
        icmp_ln86_reg_930 <= icmp_ln86_fu_575_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2))))) begin
        icmp_ln89_reg_934 <= icmp_ln89_fu_581_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        if ((1'b1 == ap_condition_364)) begin
            ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20 = p_read8;
        end else if ((1'b1 == ap_condition_347)) begin
            ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20 = select_ln38_fu_747_p3;
        end else begin
            ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20 = this_num_0_write_assign_reg_119;
        end
    end else begin
        ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20 = this_num_0_write_assign_reg_119;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        if ((1'b1 == ap_condition_364)) begin
            ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20 = agg_result_1_1_0_reg_110;
        end else if ((1'b1 == ap_condition_347)) begin
            ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20 = add22_i1_reg_988;
        end else begin
            ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20 = this_num_1_write_assign_reg_144;
        end
    end else begin
        ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20 = this_num_1_write_assign_reg_144;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        if ((1'b1 == ap_condition_364)) begin
            ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20 = grp_fu_1139_p_dout0;
        end else if ((1'b1 == ap_condition_347)) begin
            ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20 = select_ln38_4_fu_754_p3;
        end else begin
            ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20 = this_num_2_write_assign_reg_170;
        end
    end else begin
        ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20 = this_num_2_write_assign_reg_170;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        if ((1'b1 == ap_condition_364)) begin
            ap_phi_mux_this_p_write_assign_phi_fu_200_p20 = b_p_read;
        end else if ((1'b1 == ap_condition_347)) begin
            ap_phi_mux_this_p_write_assign_phi_fu_200_p20 = select_ln38_5_fu_762_p3;
        end else begin
            ap_phi_mux_this_p_write_assign_phi_fu_200_p20 = this_p_write_assign_reg_197;
        end
    end else begin
        ap_phi_mux_this_p_write_assign_phi_fu_200_p20 = this_p_write_assign_reg_197;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_return_0 = ap_phi_mux_this_p_write_assign_phi_fu_200_p20;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_return_1 = ap_phi_mux_this_num_0_write_assign_phi_fu_122_p20;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_return_2 = ap_phi_mux_this_num_1_write_assign_phi_fu_147_p20;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_return_3 = ap_phi_mux_this_num_2_write_assign_phi_fu_174_p20;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_232_p0 = bitcast_ln56_pn_reg_222;
    end else if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state11))) begin
        grp_fu_232_p0 = bitcast_ln51_reg_950;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state7))) begin
        grp_fu_232_p0 = bitcast_ln51_1_reg_956;
    end else if ((((1'b1 == ap_CS_fsm_state6) & (((icmp_ln53_fu_608_p2 == 1'd0) & (tmp_11_fu_587_p3 == 1'd1) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln53_fu_608_p2 == 1'd0) & (tmp_11_fu_587_p3 == 1'd1) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2)))) | ((1'b1 == ap_CS_fsm_state6) & ((~(diff_p_fu_571_p2 == 32'd2) & ~(diff_p_fu_571_p2 == 32'd1) & (tmp_11_fu_587_p3 == 1'd0) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | (~(diff_p_fu_571_p2 == 32'd2) & ~(diff_p_fu_571_p2 == 32'd1) & (tmp_11_fu_587_p3 == 1'd0) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2)))))) begin
        grp_fu_232_p0 = bitcast_ln64_fu_595_p1;
    end else begin
        grp_fu_232_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_232_p1 = p_read10;
    end else if (((1'b1 == ap_CS_fsm_state15) | ((1'b1 == ap_CS_fsm_state6) & (((icmp_ln53_fu_608_p2 == 1'd0) & (tmp_11_fu_587_p3 == 1'd1) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln53_fu_608_p2 == 1'd0) & (tmp_11_fu_587_p3 == 1'd1) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2)))))) begin
        grp_fu_232_p1 = p_read9;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state6) & ((~(diff_p_fu_571_p2 == 32'd2) & ~(diff_p_fu_571_p2 == 32'd1) & (tmp_11_fu_587_p3 == 1'd0) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | (~(diff_p_fu_571_p2 == 32'd2) & ~(diff_p_fu_571_p2 == 32'd1) & (tmp_11_fu_587_p3 == 1'd0) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2)))))) begin
        grp_fu_232_p1 = p_read8;
    end else begin
        grp_fu_232_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_242_p0 = add27_i1_reg_997;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_242_p0 = add22_i1_reg_988;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_242_p0 = add17_i1_reg_980;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_242_p0 = p_read9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_242_p0 = p_read8;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_242_p0 = bitcast_ln22_2_fu_384_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_242_p0 = bitcast_ln22_1_fu_337_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_242_p0 = bitcast_ln22_fu_290_p1;
    end else begin
        grp_fu_242_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & ((icmp_ln22_reg_887 == 1'd0) | (1'd0 == and_ln22_fu_331_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln22_1_reg_905) & (1'd1 == and_ln22_reg_896) & (1'd1 == and_ln22_2_fu_425_p2) & (icmp_ln22_reg_887 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln53_fu_608_p2 == 1'd1) & (tmp_11_fu_587_p3 == 1'd1) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln53_fu_608_p2 == 1'd1) & (tmp_11_fu_587_p3 == 1'd1) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln53_fu_608_p2 == 1'd0) & (tmp_11_fu_587_p3 == 1'd1) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln53_fu_608_p2 == 1'd0) & (tmp_11_fu_587_p3 == 1'd1) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if (((1'b1 == ap_CS_fsm_state6) & ((~(diff_p_fu_571_p2 == 32'd2) & ~(diff_p_fu_571_p2 == 32'd1) & (tmp_11_fu_587_p3 == 1'd0) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | (~(diff_p_fu_571_p2 == 32'd2) & ~(diff_p_fu_571_p2 == 32'd1) & (tmp_11_fu_587_p3 == 1'd0) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((tmp_11_fu_587_p3 == 1'd0) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918) & (diff_p_fu_571_p2 == 32'd1)) | ((tmp_11_fu_587_p3 == 1'd0) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2) & (diff_p_fu_571_p2 == 32'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((tmp_11_fu_587_p3 == 1'd0) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918) & (diff_p_fu_571_p2 == 32'd2)) | ((tmp_11_fu_587_p3 == 1'd0) & (icmp_ln89_fu_581_p2 == 1'd0) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2) & (diff_p_fu_571_p2 == 32'd2))))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln89_fu_581_p2 == 1'd1) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln89_fu_581_p2 == 1'd1) & (icmp_ln86_fu_575_p2 == 1'd0) & (1'd0 == and_ln80_fu_565_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((1'b1 == ap_CS_fsm_state6) & (((icmp_ln86_fu_575_p2 == 1'd1) & (1'd0 == and_ln22_4_reg_918)) | ((icmp_ln86_fu_575_p2 == 1'd1) & (1'd0 == and_ln80_fu_565_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (1'd0 == and_ln27_fu_649_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln22_1_fu_378_p2 = (or_ln22_1_fu_372_p2 & grp_fu_1191_p_dout0);

assign and_ln22_2_fu_425_p2 = (or_ln22_2_fu_419_p2 & grp_fu_1191_p_dout0);

assign and_ln22_3_fu_471_p2 = (or_ln22_3_fu_465_p2 & grp_fu_1191_p_dout0);

assign and_ln22_4_fu_477_p2 = (icmp_ln22_4_fu_431_p2 & and_ln22_3_fu_471_p2);

assign and_ln22_5_fu_559_p2 = (or_ln22_4_fu_553_p2 & grp_fu_1197_p_dout0);

assign and_ln22_fu_331_p2 = (or_ln22_fu_325_p2 & grp_fu_1191_p_dout0);

assign and_ln27_fu_649_p2 = (or_ln27_fu_643_p2 & grp_fu_1191_p_dout0);

assign and_ln30_fu_690_p2 = (or_ln30_fu_684_p2 & grp_fu_1191_p_dout0);

assign and_ln38_fu_736_p2 = (or_ln38_fu_730_p2 & grp_fu_1191_p_dout0);

assign and_ln80_1_fu_518_p2 = (or_ln80_fu_512_p2 & grp_fu_1191_p_dout0);

assign and_ln80_fu_565_p2 = (and_ln80_1_fu_518_p2 & and_ln22_5_fu_559_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_condition_347 = ((((((((~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922) & (1'd0 == and_ln22_2_reg_914)) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918) & (1'd0 == and_ln22_2_reg_914))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln22_4_reg_918))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln22_4_reg_918))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922))) | (~(diff_p_reg_926 == 32'd2) & ~(diff_p_reg_926 == 32'd1) & (1'd1 == and_ln30_reg_1011) & (1'd1 == and_ln27_reg_1007) & (icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd0) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918)));
end

always @ (*) begin
    ap_condition_364 = (((((((((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922) & (1'd0 == and_ln22_2_reg_914)) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918) & (1'd0 == and_ln22_2_reg_914))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln80_reg_922))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_1_reg_905) & (1'd0 == and_ln22_4_reg_918))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln80_reg_922))) | ((tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_reg_896) & (1'd0 == and_ln22_4_reg_918))) | ((icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln80_reg_922))) | ((icmp_ln22_reg_887 == 1'd0) & (tmp_11_reg_938 == 1'd1) & (icmp_ln89_reg_934 == 1'd0) & (icmp_ln86_reg_930 == 1'd0) & (1'd0 == and_ln22_4_reg_918)));
end

assign bitcast_ln22_1_fu_337_p1 = grp_fu_262_p4;

assign bitcast_ln22_2_fu_384_p1 = grp_fu_271_p4;

assign bitcast_ln22_3_fu_436_p1 = p_read8;

assign bitcast_ln22_4_fu_524_p1 = p_read10;

assign bitcast_ln22_fu_290_p1 = grp_fu_252_p4;

assign bitcast_ln27_fu_614_p1 = add17_i1_reg_980;

assign bitcast_ln30_fu_655_p1 = add22_i1_reg_988;

assign bitcast_ln38_fu_701_p1 = add27_i1_reg_997;

assign bitcast_ln51_1_fu_604_p1 = grp_fu_271_p4;

assign bitcast_ln51_fu_600_p1 = grp_fu_262_p4;

assign bitcast_ln56_fu_795_p1 = grp_fu_262_p4;

assign bitcast_ln64_fu_595_p1 = grp_fu_252_p4;

assign bitcast_ln80_fu_483_p1 = p_read9;

assign bitcast_ln81_1_fu_815_p1 = grp_fu_262_p4;

assign bitcast_ln81_2_fu_819_p1 = grp_fu_271_p4;

assign bitcast_ln81_fu_811_p1 = grp_fu_252_p4;

assign bitcast_ln87_1_fu_803_p1 = grp_fu_262_p4;

assign bitcast_ln87_2_fu_807_p1 = grp_fu_271_p4;

assign bitcast_ln87_fu_799_p1 = grp_fu_252_p4;

assign c_p_1_fu_742_p2 = ($signed(c_p_reg_875) + $signed(32'd4294967294));

assign c_p_2_fu_696_p2 = ($signed(c_p_reg_875) + $signed(32'd4294967295));

assign c_p_fu_280_p1 = p_read14[31:0];

assign diff_p_fu_571_p2 = (c_p_reg_875 - b_p_read);

assign grp_fu_1139_p_ce = 1'b1;

assign grp_fu_1139_p_din0 = grp_fu_232_p0;

assign grp_fu_1139_p_din1 = grp_fu_232_p1;

assign grp_fu_1139_p_opcode = 2'd0;

assign grp_fu_1143_p_ce = 1'b1;

assign grp_fu_1143_p_din0 = bitcast_ln51_1_reg_956;

assign grp_fu_1143_p_din1 = p_read9;

assign grp_fu_1143_p_opcode = 2'd0;

assign grp_fu_1191_p_ce = 1'b1;

assign grp_fu_1191_p_din0 = grp_fu_242_p0;

assign grp_fu_1191_p_din1 = 32'd0;

assign grp_fu_1191_p_opcode = 5'd1;

assign grp_fu_1197_p_ce = 1'b1;

assign grp_fu_1197_p_din0 = p_read10;

assign grp_fu_1197_p_din1 = 32'd0;

assign grp_fu_1197_p_opcode = 5'd1;

assign grp_fu_252_p4 = {{p_read14[63:32]}};

assign grp_fu_262_p4 = {{p_read14[95:64]}};

assign grp_fu_271_p4 = {{p_read14[127:96]}};

assign icmp_ln22_10_fu_541_p2 = ((tmp_8_fu_527_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln22_11_fu_547_p2 = ((trunc_ln22_7_fu_537_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_1_fu_313_p2 = ((tmp_fu_295_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln22_2_fu_319_p2 = ((trunc_ln22_1_fu_304_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_3_fu_360_p2 = ((tmp_9_fu_342_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln22_4_fu_431_p2 = ((b_p_read == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_5_fu_366_p2 = ((trunc_ln22_3_fu_351_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_6_fu_407_p2 = ((tmp_2_fu_389_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln22_7_fu_413_p2 = ((trunc_ln22_5_fu_398_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_8_fu_453_p2 = ((tmp_4_fu_439_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln22_9_fu_459_p2 = ((trunc_ln22_6_fu_449_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_284_p2 = ((c_p_fu_280_p1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_2_fu_637_p2 = ((trunc_ln27_fu_627_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_631_p2 = ((tmp_12_fu_617_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln30_2_fu_678_p2 = ((trunc_ln30_fu_668_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_672_p2 = ((tmp_14_fu_658_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln38_2_fu_724_p2 = ((trunc_ln38_fu_714_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_718_p2 = ((tmp_16_fu_704_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_608_p2 = ((diff_p_fu_571_p2 == 32'd4294967294) ? 1'b1 : 1'b0);

assign icmp_ln80_1_fu_506_p2 = ((trunc_ln80_fu_496_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln80_fu_500_p2 = ((tmp_6_fu_486_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_575_p2 = (($signed(diff_p_fu_571_p2) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_581_p2 = (($signed(diff_p_fu_571_p2) < $signed(32'd4294967294)) ? 1'b1 : 1'b0);

assign or_ln22_1_fu_372_p2 = (icmp_ln22_5_fu_366_p2 | icmp_ln22_3_fu_360_p2);

assign or_ln22_2_fu_419_p2 = (icmp_ln22_7_fu_413_p2 | icmp_ln22_6_fu_407_p2);

assign or_ln22_3_fu_465_p2 = (icmp_ln22_9_fu_459_p2 | icmp_ln22_8_fu_453_p2);

assign or_ln22_4_fu_553_p2 = (icmp_ln22_11_fu_547_p2 | icmp_ln22_10_fu_541_p2);

assign or_ln22_fu_325_p2 = (icmp_ln22_2_fu_319_p2 | icmp_ln22_1_fu_313_p2);

assign or_ln27_fu_643_p2 = (icmp_ln27_fu_631_p2 | icmp_ln27_2_fu_637_p2);

assign or_ln30_fu_684_p2 = (icmp_ln30_fu_672_p2 | icmp_ln30_2_fu_678_p2);

assign or_ln38_fu_730_p2 = (icmp_ln38_fu_718_p2 | icmp_ln38_2_fu_724_p2);

assign or_ln80_fu_512_p2 = (icmp_ln80_fu_500_p2 | icmp_ln80_1_fu_506_p2);

assign select_ln38_4_fu_754_p3 = ((and_ln38_fu_736_p2[0:0] == 1'b1) ? add27_i1_reg_997 : 32'd0);

assign select_ln38_5_fu_762_p3 = ((and_ln38_fu_736_p2[0:0] == 1'b1) ? 32'd0 : c_p_1_fu_742_p2);

assign select_ln38_fu_747_p3 = ((and_ln38_fu_736_p2[0:0] == 1'b1) ? add17_i1_reg_980 : add27_i1_reg_997);

assign tmp_11_fu_587_p3 = diff_p_fu_571_p2[32'd31];

assign tmp_12_fu_617_p4 = {{bitcast_ln27_fu_614_p1[30:23]}};

assign tmp_14_fu_658_p4 = {{bitcast_ln30_fu_655_p1[30:23]}};

assign tmp_16_fu_704_p4 = {{bitcast_ln38_fu_701_p1[30:23]}};

assign tmp_2_fu_389_p4 = {{p_read14[126:119]}};

assign tmp_4_fu_439_p4 = {{bitcast_ln22_3_fu_436_p1[30:23]}};

assign tmp_6_fu_486_p4 = {{bitcast_ln80_fu_483_p1[30:23]}};

assign tmp_8_fu_527_p4 = {{bitcast_ln22_4_fu_524_p1[30:23]}};

assign tmp_9_fu_342_p4 = {{p_read14[94:87]}};

assign tmp_fu_295_p4 = {{p_read14[62:55]}};

assign trunc_ln22_1_fu_304_p4 = {{p_read14[54:32]}};

assign trunc_ln22_3_fu_351_p4 = {{p_read14[86:64]}};

assign trunc_ln22_5_fu_398_p4 = {{p_read14[118:96]}};

assign trunc_ln22_6_fu_449_p1 = bitcast_ln22_3_fu_436_p1[22:0];

assign trunc_ln22_7_fu_537_p1 = bitcast_ln22_4_fu_524_p1[22:0];

assign trunc_ln27_fu_627_p1 = bitcast_ln27_fu_614_p1[22:0];

assign trunc_ln30_fu_668_p1 = bitcast_ln30_fu_655_p1[22:0];

assign trunc_ln38_fu_714_p1 = bitcast_ln38_fu_701_p1[22:0];

assign trunc_ln80_fu_496_p1 = bitcast_ln80_fu_483_p1[22:0];

endmodule //ban_interface_operator_1
