Warning: file 'memory.vmh' for memory 'mem' has a gap at addresses 30 to 65535.
===========Instruction Decoding===========
Instruction Type:		Alu	Immediate
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst :  1
Source Register A:		 0
Source Register B:		Invalid
Immidiate Value:		         0
						csr : Invalid
==========================================


cycle          0

===========Instruction Decoding===========
Instruction Type:		Alu	Immediate
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst :  2
Source Register A:		 0
Source Register B:		Invalid
Immidiate Value:		         3
						csr : Invalid
==========================================


cycle          1

===========Instruction Decoding===========
Instruction Type:		Alu
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst :  3
Source Register A:		 1
Source Register B:		 2
Immidiate Value:			Invalid
						csr : Invalid
==========================================


cycle          2

===========Instruction Decoding===========
Instruction Type:		Alu	Immediate
Branch condition:			nothing
ALU function:			And
Destination Register:	dst : 29
Source Register A:		 0
Source Register B:		Invalid
Immidiate Value:		        16
						csr : Invalid
==========================================


cycle          3

===========Instruction Decoding===========
Instruction Type:		Alu
Branch condition:			nothing
ALU function:			Xor
Destination Register:	dst : 28
Source Register A:		 0
Source Register B:		 2
Immidiate Value:			Invalid
						csr : Invalid
==========================================


cycle          4

===========Instruction Decoding===========
Instruction Type:		Br
Branch condition:			not equal
ALU function:			Add
Destination Register:	dst : Invalid
Source Register A:		 3
Source Register B:		29
Immidiate Value:		      1232
						csr : Invalid
==========================================


cycle          5

===========Instruction Decoding===========
Instruction Type:		Ld
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst :  5
Source Register A:		 0
Source Register B:		Invalid
Immidiate Value:		       273
						csr : Invalid
==========================================


cycle          6

===========Instruction Decoding===========
Instruction Type:		St
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst : Invalid
Source Register A:		 0
Source Register B:		17
Immidiate Value:		      1186
						csr : Invalid
==========================================


cycle          7

===========Instruction Decoding===========
Instruction Type:		Alu
Branch condition:			nothing
ALU function:			shift left logical
Destination Register:	dst :  3
Source Register A:		 0
Source Register B:		 2
Immidiate Value:			Invalid
						csr : Invalid
==========================================


cycle          8

===========Instruction Decoding===========
Instruction Type:		Jr
Branch condition:			anything
ALU function:			Add
Destination Register:	dst : Invalid
Source Register A:		 0
Source Register B:		Invalid
Immidiate Value:		         2
						csr : Invalid
==========================================


cycle          9

===========Instruction Decoding===========
Instruction Type:		Alu	Immediate
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst : 28
Source Register A:		 0
Source Register B:		Invalid
Immidiate Value:		         3
						csr : Invalid
==========================================


cycle         10

===========Instruction Decoding===========
Instruction Type:		Br
Branch condition:			equal
ALU function:			Add
Destination Register:	dst : Invalid
Source Register A:		 3
Source Register B:		29
Immidiate Value:		      1208
						csr : Invalid
==========================================


cycle         11

===========Instruction Decoding===========
Instruction Type:		Br
Branch condition:			less than unsigned
ALU function:			Add
Destination Register:	dst : Invalid
Source Register A:		 1
Source Register B:		 3
Immidiate Value:		         0
						csr : Invalid
==========================================


cycle         12

===========Instruction Decoding===========
Instruction Type:		Alu	Immediate
Branch condition:			nothing
ALU function:			Or
Destination Register:	dst :  2
Source Register A:		 1
Source Register B:		Invalid
Immidiate Value:		         7
						csr : Invalid
==========================================


cycle         13

===========Instruction Decoding===========
Instruction Type:		Alu
Branch condition:			nothing
ALU function:			set less than unsigned
Destination Register:	dst :  3
Source Register A:		 1
Source Register B:		 2
Immidiate Value:			Invalid
						csr : Invalid
==========================================


cycle         14

===========Instruction Decoding===========
Instruction Type:		Br
Branch condition:			equal
ALU function:			Add
Destination Register:	dst : Invalid
Source Register A:		 0
Source Register B:		10
Immidiate Value:		      2076
						csr : Invalid
==========================================


cycle         15

===========Instruction Decoding===========
Instruction Type:		Alu	Immediate
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst : 28
Source Register A:		 0
Source Register B:		Invalid
Immidiate Value:		         4
						csr : Invalid
==========================================


cycle         16

===========Instruction Decoding===========
Instruction Type:		Br
Branch condition:			not equal
ALU function:			Add
Destination Register:	dst : Invalid
Source Register A:		 3
Source Register B:		29
Immidiate Value:		      1184
						csr : Invalid
==========================================


cycle         17

===========Instruction Decoding===========
Instruction Type:		Ld
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst :  1
Source Register A:		 0
Source Register B:		Invalid
Immidiate Value:		      1200
						csr : Invalid
==========================================


cycle         18

===========Instruction Decoding===========
Instruction Type:		Alu	Immediate
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst :  2
Source Register A:		 0
Source Register B:		Invalid
Immidiate Value:		4294934528
						csr : Invalid
==========================================


cycle         19

===========Instruction Decoding===========
Instruction Type:		Br
Branch condition:			greater than or equal unsigned
ALU function:			Add
Destination Register:	dst : Invalid
Source Register A:		 1
Source Register B:		 2
Immidiate Value:		      2050
						csr : Invalid
==========================================


cycle         20

===========Instruction Decoding===========
Instruction Type:		Alu	Immediate
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst : 29
Source Register A:		 0
Source Register B:		Invalid
Immidiate Value:		4294934528
						csr : Invalid
==========================================


cycle         21

===========Instruction Decoding===========
Instruction Type:		Alu	Immediate
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst : 28
Source Register A:		 0
Source Register B:		Invalid
Immidiate Value:		         5
						csr : Invalid
==========================================


cycle         22

===========Instruction Decoding===========
Instruction Type:		Br
Branch condition:			not equal
ALU function:			Add
Destination Register:	dst : Invalid
Source Register A:		 3
Source Register B:		29
Immidiate Value:		      1160
						csr : Invalid
==========================================


cycle         23

===========Instruction Decoding===========
Instruction Type:		Alu	Immediate
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst :  1
Source Register A:		 0
Source Register B:		Invalid
Immidiate Value:		 268460032
						csr : Invalid
==========================================


cycle         24

===========Instruction Decoding===========
Instruction Type:		St
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst : Invalid
Source Register A:		 0
Source Register B:		 6
Immidiate Value:		       302
						csr : Invalid
==========================================


cycle         25

===========Instruction Decoding===========
Instruction Type:		J
Branch condition:			anything
ALU function:			Add
Destination Register:	dst :  2
Source Register A:		Invalid
Source Register B:		Invalid
Immidiate Value:		     32770
						csr : Invalid
==========================================


cycle         26

===========Instruction Decoding===========
Instruction Type:		J
Branch condition:			anything
ALU function:			Add
Destination Register:	dst : 29
Source Register A:		Invalid
Source Register B:		Invalid
Immidiate Value:		        32
						csr : Invalid
==========================================


cycle         27

===========Instruction Decoding===========
Instruction Type:		St
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst : Invalid
Source Register A:		 0
Source Register B:		 6
Immidiate Value:		        28
						csr : Invalid
==========================================


cycle         28

===========Instruction Decoding===========
Instruction Type:		Csrw
Branch condition:			nothing
ALU function:			Add
Destination Register:	dst : Invalid
Source Register A:		10
Source Register B:		Invalid
Immidiate Value:			Invalid
						csr : 1920
miss decode
==========================================


cycle         29

