$date
	Tue Jun  5 00:23:37 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 16 ! word [15:0] $end
$var reg 16 " read_address [15:0] $end
$var reg 1 # write_EN $end
$var reg 16 $ write_address [15:0] $end
$var reg 16 % write_value [15:0] $end
$scope module us $end
$var wire 16 & read_address [15:0] $end
$var wire 1 # write_EN $end
$var wire 16 ' write_address [15:0] $end
$var wire 16 ( write_value [15:0] $end
$var reg 16 ) word [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b0 (
b0 '
b0 &
b0 %
b0 $
0#
b0 "
bx !
$end
#100
b0 !
b0 )
1#
#200
b1010 %
b1010 (
b1 $
b1 '
#300
b10100 %
b10100 (
b10 $
b10 '
#400
b1010 !
b1010 )
b1 "
b1 &
#500
b10100 !
b10100 )
b10 "
b10 &
#600
bx !
bx )
b11 "
b11 &
#700
b1111101000 %
b1111101000 (
0#
#800
b10100 !
b10100 )
b10 "
b10 &
#900
b1010 !
b1010 )
b1 $
b1 '
b1 "
b1 &
#1000
b1111101000 !
b1111101000 )
1#
#1200
