

================================================================
== Vitis HLS Report for 'maxpool_layer'
================================================================
* Date:           Mon Apr  7 00:42:50 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4729|     4729| 59.585 us | 59.585 us |  4729|  4729|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_1_VITIS_LOOP_56_2_VITIS_LOOP_57_3  |     4727|     4727|        28|          4|          1|  1176|    yes   |
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 4, D = 28, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 30 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 2 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r" [lenet_proj/lenet_support.cpp:50]   --->   Operation 32 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [lenet_proj/lenet_support.cpp:50]   --->   Operation 33 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "%br_ln55 = br void %bb" [lenet_proj/lenet_support.cpp:55]   --->   Operation 34 'br' 'br_ln55' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.74>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%indvar_flatten44 = phi i11, void, i11 %add_ln55_2, void %.split3" [lenet_proj/lenet_support.cpp:55]   --->   Operation 35 'phi' 'indvar_flatten44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8, void, i8 %select_ln56_5, void %.split3" [lenet_proj/lenet_support.cpp:56]   --->   Operation 36 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i = phi i5, void, i5 %select_ln56_4, void %.split3" [lenet_proj/lenet_support.cpp:56]   --->   Operation 37 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%j = phi i5, void, i5 %add_ln57, void %.split3" [lenet_proj/lenet_support.cpp:57]   --->   Operation 38 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i5 %i" [lenet_proj/lenet_support.cpp:56]   --->   Operation 39 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %i, i32, i32" [lenet_proj/lenet_support.cpp:56]   --->   Operation 40 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln59 = mul i15 %zext_ln56, i15" [lenet_proj/lenet_support.cpp:59]   --->   Operation 41 'mul' 'mul_ln59' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (1.88ns)   --->   "%icmp_ln55 = icmp_eq  i11 %indvar_flatten44, i11" [lenet_proj/lenet_support.cpp:55]   --->   Operation 42 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.split3, void" [lenet_proj/lenet_support.cpp:55]   --->   Operation 43 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.55ns)   --->   "%icmp_ln56 = icmp_eq  i8 %indvar_flatten, i8" [lenet_proj/lenet_support.cpp:56]   --->   Operation 44 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln55)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln56)   --->   "%select_ln55_1 = select i1 %icmp_ln56, i5, i5 %j" [lenet_proj/lenet_support.cpp:55]   --->   Operation 45 'select' 'select_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.36ns)   --->   "%icmp_ln57 = icmp_ult  i5 %j, i5" [lenet_proj/lenet_support.cpp:57]   --->   Operation 46 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln55)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.97ns)   --->   "%or_ln55 = or i1 %icmp_ln56, i1 %icmp_ln57" [lenet_proj/lenet_support.cpp:55]   --->   Operation 47 'or' 'or_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln56 = select i1 %or_ln55, i5 %select_ln55_1, i5" [lenet_proj/lenet_support.cpp:56]   --->   Operation 48 'select' 'select_ln56' <Predicate = (!icmp_ln55)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.91ns)   --->   "%add_ln56_1 = add i8, i8 %indvar_flatten" [lenet_proj/lenet_support.cpp:56]   --->   Operation 49 'add' 'add_ln56_1' <Predicate = (!icmp_ln55)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.14>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty = or i5 %i, i5" [lenet_proj/lenet_support.cpp:56]   --->   Operation 50 'or' 'empty' <Predicate = (!icmp_ln56 & or_ln55)> <Delay = 0.00>
ST_3 : Operation 51 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln59 = mul i15 %zext_ln56, i15" [lenet_proj/lenet_support.cpp:59]   --->   Operation 51 'mul' 'mul_ln59' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (1.21ns)   --->   "%select_ln55 = select i1 %icmp_ln56, i5, i5 %i" [lenet_proj/lenet_support.cpp:55]   --->   Operation 52 'select' 'select_ln55' <Predicate = (!icmp_ln55)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.78ns)   --->   "%add_ln56 = add i5, i5 %select_ln55" [lenet_proj/lenet_support.cpp:56]   --->   Operation 53 'add' 'add_ln56' <Predicate = (!icmp_ln55)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i5 %add_ln56" [lenet_proj/lenet_support.cpp:56]   --->   Operation 54 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_mid = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %add_ln56, i32, i32" [lenet_proj/lenet_support.cpp:56]   --->   Operation 55 'partselect' 'p_mid' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 0.00>
ST_3 : Operation 56 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln59_1 = mul i15, i15 %zext_ln56_1" [lenet_proj/lenet_support.cpp:59]   --->   Operation 56 'mul' 'mul_ln59_1' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %empty" [lenet_proj/lenet_support.cpp:56]   --->   Operation 57 'zext' 'p_cast' <Predicate = (!icmp_ln56 & or_ln55)> <Delay = 0.00>
ST_4 : Operation 58 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln59 = mul i15 %zext_ln56, i15" [lenet_proj/lenet_support.cpp:59]   --->   Operation 58 'mul' 'mul_ln59' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 59 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln61 = mul i15 %p_cast, i15" [lenet_proj/lenet_support.cpp:61]   --->   Operation 59 'mul' 'mul_ln61' <Predicate = (!icmp_ln56 & or_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln59_1 = mul i15, i15 %zext_ln56_1" [lenet_proj/lenet_support.cpp:59]   --->   Operation 60 'mul' 'mul_ln59_1' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 61 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln59 = mul i15 %zext_ln56, i15" [lenet_proj/lenet_support.cpp:59]   --->   Operation 61 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln61 = mul i15 %p_cast, i15" [lenet_proj/lenet_support.cpp:61]   --->   Operation 62 'mul' 'mul_ln61' <Predicate = (!icmp_ln56 & or_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (1.63ns)   --->   "%add_ln55_2 = add i11 %indvar_flatten44, i11" [lenet_proj/lenet_support.cpp:55]   --->   Operation 63 'add' 'add_ln55_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_mid1 = or i5 %add_ln56, i5" [lenet_proj/lenet_support.cpp:56]   --->   Operation 64 'or' 'p_mid1' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i5 %p_mid1" [lenet_proj/lenet_support.cpp:56]   --->   Operation 65 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 0.00>
ST_5 : Operation 66 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln59_1 = mul i15, i15 %zext_ln56_1" [lenet_proj/lenet_support.cpp:59]   --->   Operation 66 'mul' 'mul_ln59_1' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 67 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln61_1 = mul i15, i15 %p_cast_mid1" [lenet_proj/lenet_support.cpp:61]   --->   Operation 67 'mul' 'mul_ln61_1' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (1.21ns)   --->   "%select_ln56_4 = select i1 %or_ln55, i5 %select_ln55, i5 %add_ln56" [lenet_proj/lenet_support.cpp:56]   --->   Operation 68 'select' 'select_ln56_4' <Predicate = (!icmp_ln55)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.78ns)   --->   "%add_ln57 = add i5, i5 %select_ln56" [lenet_proj/lenet_support.cpp:57]   --->   Operation 69 'add' 'add_ln57' <Predicate = (!icmp_ln55)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.24ns)   --->   "%select_ln56_5 = select i1 %icmp_ln56, i8, i8 %add_ln56_1" [lenet_proj/lenet_support.cpp:56]   --->   Operation 70 'select' 'select_ln56_5' <Predicate = (!icmp_ln55)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.65>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%c = phi i3, void, i3 %select_ln55_7, void %.split3" [lenet_proj/lenet_support.cpp:55]   --->   Operation 71 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %c, i2" [lenet_proj/lenet_support.cpp:59]   --->   Operation 72 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i5 %shl_ln" [lenet_proj/lenet_support.cpp:59]   --->   Operation 73 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (3.52ns)   --->   "%add_ln59 = add i64 %zext_ln59, i64 %input_read" [lenet_proj/lenet_support.cpp:59]   --->   Operation 74 'add' 'add_ln59' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln61 = mul i15 %p_cast, i15" [lenet_proj/lenet_support.cpp:61]   --->   Operation 75 'mul' 'mul_ln61' <Predicate = (!icmp_ln56 & or_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 76 [1/1] (1.65ns)   --->   "%add_ln55 = add i3, i3 %c" [lenet_proj/lenet_support.cpp:55]   --->   Operation 76 'add' 'add_ln55' <Predicate = (!icmp_ln55)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln59_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %add_ln55, i2" [lenet_proj/lenet_support.cpp:59]   --->   Operation 77 'bitconcatenate' 'shl_ln59_mid1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln59_5 = zext i5 %shl_ln59_mid1" [lenet_proj/lenet_support.cpp:59]   --->   Operation 78 'zext' 'zext_ln59_5' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (3.52ns)   --->   "%add_ln59_3 = add i64 %input_read, i64 %zext_ln59_5" [lenet_proj/lenet_support.cpp:59]   --->   Operation 79 'add' 'add_ln59_3' <Predicate = (!icmp_ln55)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (1.48ns)   --->   "%select_ln55_2 = select i1 %icmp_ln56, i64 %add_ln59_3, i64 %add_ln59" [lenet_proj/lenet_support.cpp:55]   --->   Operation 80 'select' 'select_ln55_2' <Predicate = (!icmp_ln55)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.21ns)   --->   "%select_ln55_3 = select i1 %icmp_ln56, i5 %shl_ln59_mid1, i5 %shl_ln" [lenet_proj/lenet_support.cpp:55]   --->   Operation 81 'select' 'select_ln55_3' <Predicate = (!icmp_ln55)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.98ns)   --->   "%select_ln55_7 = select i1 %icmp_ln56, i3 %add_ln55, i3 %c" [lenet_proj/lenet_support.cpp:55]   --->   Operation 82 'select' 'select_ln55_7' <Predicate = (!icmp_ln55)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 83 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln59_1 = mul i15, i15 %zext_ln56_1" [lenet_proj/lenet_support.cpp:59]   --->   Operation 83 'mul' 'mul_ln59_1' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln61_1 = mul i15, i15 %p_cast_mid1" [lenet_proj/lenet_support.cpp:61]   --->   Operation 84 'mul' 'mul_ln61_1' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 8.52>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i15 %mul_ln59" [lenet_proj/lenet_support.cpp:59]   --->   Operation 85 'zext' 'zext_ln59_2' <Predicate = (!icmp_ln56 & or_ln55)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (3.52ns)   --->   "%add_ln59_1 = add i64 %zext_ln59_2, i64 %add_ln59" [lenet_proj/lenet_support.cpp:59]   --->   Operation 86 'add' 'add_ln59_1' <Predicate = (!icmp_ln56 & or_ln55)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln61 = mul i15 %p_cast, i15" [lenet_proj/lenet_support.cpp:61]   --->   Operation 87 'mul' 'mul_ln61' <Predicate = (!icmp_ln56 & or_ln55)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i15 %mul_ln61" [lenet_proj/lenet_support.cpp:61]   --->   Operation 88 'zext' 'zext_ln61' <Predicate = (!icmp_ln56 & or_ln55)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (3.52ns)   --->   "%add_ln61 = add i64 %zext_ln61, i64 %add_ln59" [lenet_proj/lenet_support.cpp:61]   --->   Operation 89 'add' 'add_ln61' <Predicate = (!icmp_ln56 & or_ln55)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%select_ln55_4 = select i1 %icmp_ln56, i64 %add_ln59_3, i64 %add_ln59_1" [lenet_proj/lenet_support.cpp:55]   --->   Operation 90 'select' 'select_ln55_4' <Predicate = (!icmp_ln55 & or_ln55)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln59_7 = zext i15 %mul_ln59_1" [lenet_proj/lenet_support.cpp:59]   --->   Operation 91 'zext' 'zext_ln59_7' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (3.52ns)   --->   "%add_ln59_4 = add i64 %select_ln55_2, i64 %zext_ln59_7" [lenet_proj/lenet_support.cpp:59]   --->   Operation 92 'add' 'add_ln59_4' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln56_1 = select i1 %or_ln55, i64 %select_ln55_4, i64 %add_ln59_4" [lenet_proj/lenet_support.cpp:56]   --->   Operation 93 'select' 'select_ln56_1' <Predicate = (!icmp_ln55)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln61_1 = mul i15, i15 %p_cast_mid1" [lenet_proj/lenet_support.cpp:61]   --->   Operation 94 'mul' 'mul_ln61_1' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln59_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln56, i5" [lenet_proj/lenet_support.cpp:59]   --->   Operation 95 'bitconcatenate' 'shl_ln59_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln59_3 = zext i10 %shl_ln59_1" [lenet_proj/lenet_support.cpp:59]   --->   Operation 96 'zext' 'zext_ln59_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln59_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln56, i3" [lenet_proj/lenet_support.cpp:59]   --->   Operation 97 'bitconcatenate' 'shl_ln59_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln59_4 = zext i8 %shl_ln59_2" [lenet_proj/lenet_support.cpp:59]   --->   Operation 98 'zext' 'zext_ln59_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (1.73ns)   --->   "%sub_ln59 = sub i11 %zext_ln59_3, i11 %zext_ln59_4" [lenet_proj/lenet_support.cpp:59]   --->   Operation 99 'sub' 'sub_ln59' <Predicate = (!icmp_ln55)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i11 %sub_ln59" [lenet_proj/lenet_support.cpp:59]   --->   Operation 100 'sext' 'sext_ln59_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (3.52ns)   --->   "%add_ln59_2 = add i64 %select_ln56_1, i64 %sext_ln59_1" [lenet_proj/lenet_support.cpp:59]   --->   Operation 101 'add' 'add_ln59_2' <Predicate = (!icmp_ln55)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln59_2, i32, i32" [lenet_proj/lenet_support.cpp:59]   --->   Operation 102 'partselect' 'trunc_ln' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i62 %trunc_ln" [lenet_proj/lenet_support.cpp:59]   --->   Operation 103 'sext' 'sext_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln59" [lenet_proj/lenet_support.cpp:59]   --->   Operation 104 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 9.19>
ST_8 : Operation 105 [1/1] (3.52ns)   --->   "%add_ln61_2 = add i64, i64 %add_ln59_3" [lenet_proj/lenet_support.cpp:61]   --->   Operation 105 'add' 'add_ln61_2' <Predicate = (!icmp_ln55 & icmp_ln56 & or_ln55)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_2)   --->   "%select_ln55_5 = select i1 %icmp_ln56, i64 %add_ln61_2, i64 %add_ln61" [lenet_proj/lenet_support.cpp:55]   --->   Operation 106 'select' 'select_ln55_5' <Predicate = (!icmp_ln55 & or_ln55)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 107 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln61_1 = mul i15, i15 %p_cast_mid1" [lenet_proj/lenet_support.cpp:61]   --->   Operation 107 'mul' 'mul_ln61_1' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i15 %mul_ln61_1" [lenet_proj/lenet_support.cpp:61]   --->   Operation 108 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (3.52ns)   --->   "%add_ln61_3 = add i64 %select_ln55_2, i64 %zext_ln61_1" [lenet_proj/lenet_support.cpp:61]   --->   Operation 109 'add' 'add_ln61_3' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln56_2 = select i1 %or_ln55, i64 %select_ln55_5, i64 %add_ln61_3" [lenet_proj/lenet_support.cpp:56]   --->   Operation 110 'select' 'select_ln56_2' <Predicate = (!icmp_ln55)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [7/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:59]   --->   Operation 111 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln60 = or i5 %select_ln56, i5" [lenet_proj/lenet_support.cpp:60]   --->   Operation 112 'or' 'or_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %or_ln60, i5" [lenet_proj/lenet_support.cpp:60]   --->   Operation 113 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i10 %shl_ln1" [lenet_proj/lenet_support.cpp:60]   --->   Operation 114 'zext' 'zext_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln60_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %or_ln60, i3" [lenet_proj/lenet_support.cpp:60]   --->   Operation 115 'bitconcatenate' 'shl_ln60_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i8 %shl_ln60_1" [lenet_proj/lenet_support.cpp:60]   --->   Operation 116 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.73ns)   --->   "%sub_ln60 = sub i11 %zext_ln60, i11 %zext_ln60_1" [lenet_proj/lenet_support.cpp:60]   --->   Operation 117 'sub' 'sub_ln60' <Predicate = (!icmp_ln55)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i11 %sub_ln60" [lenet_proj/lenet_support.cpp:60]   --->   Operation 118 'sext' 'sext_ln60_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (3.52ns)   --->   "%add_ln60 = add i64 %select_ln56_1, i64 %sext_ln60_1" [lenet_proj/lenet_support.cpp:60]   --->   Operation 119 'add' 'add_ln60' <Predicate = (!icmp_ln55)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln60, i32, i32" [lenet_proj/lenet_support.cpp:60]   --->   Operation 120 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i62 %trunc_ln1" [lenet_proj/lenet_support.cpp:60]   --->   Operation 121 'sext' 'sext_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln60" [lenet_proj/lenet_support.cpp:60]   --->   Operation 122 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 123 [6/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:59]   --->   Operation 123 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 124 [7/7] (9.19ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:60]   --->   Operation 124 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 125 [1/1] (3.52ns)   --->   "%add_ln61_1 = add i64 %select_ln56_2, i64 %sext_ln59_1" [lenet_proj/lenet_support.cpp:61]   --->   Operation 125 'add' 'add_ln61_1' <Predicate = (!icmp_ln55)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln61_1, i32, i32" [lenet_proj/lenet_support.cpp:61]   --->   Operation 126 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i62 %trunc_ln2" [lenet_proj/lenet_support.cpp:61]   --->   Operation 127 'sext' 'sext_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln61" [lenet_proj/lenet_support.cpp:61]   --->   Operation 128 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (3.52ns)   --->   "%add_ln62 = add i64 %select_ln56_2, i64 %sext_ln60_1" [lenet_proj/lenet_support.cpp:62]   --->   Operation 129 'add' 'add_ln62' <Predicate = (!icmp_ln55)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62, i32, i32" [lenet_proj/lenet_support.cpp:62]   --->   Operation 130 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln3" [lenet_proj/lenet_support.cpp:62]   --->   Operation 131 'sext' 'sext_ln62' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln62" [lenet_proj/lenet_support.cpp:62]   --->   Operation 132 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 9.19>
ST_10 : Operation 133 [5/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:59]   --->   Operation 133 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 134 [6/7] (9.19ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:60]   --->   Operation 134 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 135 [7/7] (9.19ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req" [lenet_proj/lenet_support.cpp:61]   --->   Operation 135 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 9.19>
ST_11 : Operation 136 [4/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:59]   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 137 [5/7] (9.19ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:60]   --->   Operation 137 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 138 [6/7] (9.19ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req" [lenet_proj/lenet_support.cpp:61]   --->   Operation 138 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 139 [7/7] (9.19ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req" [lenet_proj/lenet_support.cpp:62]   --->   Operation 139 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 9.19>
ST_12 : Operation 140 [3/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:59]   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 141 [4/7] (9.19ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:60]   --->   Operation 141 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 142 [5/7] (9.19ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req" [lenet_proj/lenet_support.cpp:61]   --->   Operation 142 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 143 [6/7] (9.19ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req" [lenet_proj/lenet_support.cpp:62]   --->   Operation 143 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 9.19>
ST_13 : Operation 144 [2/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:59]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 145 [3/7] (9.19ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:60]   --->   Operation 145 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 146 [4/7] (9.19ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req" [lenet_proj/lenet_support.cpp:61]   --->   Operation 146 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 147 [5/7] (9.19ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req" [lenet_proj/lenet_support.cpp:62]   --->   Operation 147 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 9.19>
ST_14 : Operation 148 [1/7] (9.19ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:59]   --->   Operation 148 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 149 [2/7] (9.19ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:60]   --->   Operation 149 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 150 [3/7] (9.19ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req" [lenet_proj/lenet_support.cpp:61]   --->   Operation 150 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 151 [4/7] (9.19ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req" [lenet_proj/lenet_support.cpp:62]   --->   Operation 151 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 9.19>
ST_15 : Operation 152 [1/1] (9.19ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:59]   --->   Operation 152 'read' 'gmem_addr_read' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 153 [1/7] (9.19ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_1, i32, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:60]   --->   Operation 153 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 154 [2/7] (9.19ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req" [lenet_proj/lenet_support.cpp:61]   --->   Operation 154 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 155 [3/7] (9.19ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req" [lenet_proj/lenet_support.cpp:62]   --->   Operation 155 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_read, i32, i32" [lenet_proj/lenet_support.cpp:64]   --->   Operation 156 'partselect' 'tmp_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %gmem_addr_read" [lenet_proj/lenet_support.cpp:64]   --->   Operation 157 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 9.19>
ST_16 : Operation 158 [1/1] (9.19ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_1, i1 %gmem_load_1_req, i32 %gmem_addr_read" [lenet_proj/lenet_support.cpp:60]   --->   Operation 158 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 159 [1/7] (9.19ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_2, i32, i1 %gmem_load_1_req" [lenet_proj/lenet_support.cpp:61]   --->   Operation 159 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 160 [2/7] (9.19ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req" [lenet_proj/lenet_support.cpp:62]   --->   Operation 160 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_1_read, i32, i32" [lenet_proj/lenet_support.cpp:64]   --->   Operation 161 'partselect' 'tmp_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i32 %gmem_addr_1_read" [lenet_proj/lenet_support.cpp:64]   --->   Operation 162 'trunc' 'trunc_ln64_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (1.55ns)   --->   "%icmp_ln64 = icmp_ne  i8 %tmp_1, i8" [lenet_proj/lenet_support.cpp:64]   --->   Operation 163 'icmp' 'icmp_ln64' <Predicate = (!icmp_ln55)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 164 [1/1] (2.44ns)   --->   "%icmp_ln64_1 = icmp_eq  i23 %trunc_ln64, i23" [lenet_proj/lenet_support.cpp:64]   --->   Operation 164 'icmp' 'icmp_ln64_1' <Predicate = (!icmp_ln55)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 9.19>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%v0 = bitcast i32 %gmem_addr_read" [lenet_proj/lenet_support.cpp:59]   --->   Operation 165 'bitcast' 'v0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%v1 = bitcast i32 %gmem_addr_1_read" [lenet_proj/lenet_support.cpp:60]   --->   Operation 166 'bitcast' 'v1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (9.19ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_2, i1 %gmem_load_2_req, i32 %gmem_addr_1_read" [lenet_proj/lenet_support.cpp:61]   --->   Operation 167 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 168 [1/7] (9.19ns)   --->   "%gmem_load_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P, i32 %gmem_addr_3, i32, i1 %gmem_load_2_req" [lenet_proj/lenet_support.cpp:62]   --->   Operation 168 'readreq' 'gmem_load_3_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 169 [1/1] (1.55ns)   --->   "%icmp_ln64_2 = icmp_ne  i8 %tmp_2, i8" [lenet_proj/lenet_support.cpp:64]   --->   Operation 169 'icmp' 'icmp_ln64_2' <Predicate = (!icmp_ln55)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 170 [1/1] (2.44ns)   --->   "%icmp_ln64_3 = icmp_eq  i23 %trunc_ln64_1, i23" [lenet_proj/lenet_support.cpp:64]   --->   Operation 170 'icmp' 'icmp_ln64_3' <Predicate = (!icmp_ln55)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 171 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %v0, i32 %v1" [lenet_proj/lenet_support.cpp:64]   --->   Operation 171 'fcmp' 'tmp_3' <Predicate = (!icmp_ln55)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_2_read, i32, i32" [lenet_proj/lenet_support.cpp:65]   --->   Operation 172 'partselect' 'tmp_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i32 %gmem_addr_2_read" [lenet_proj/lenet_support.cpp:65]   --->   Operation 173 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 18 <SV = 17> <Delay = 9.19>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i4 %tmp" [lenet_proj/lenet_support.cpp:59]   --->   Operation 174 'zext' 'zext_ln59_1' <Predicate = (!icmp_ln56 & or_ln55)> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (4.52ns)   --->   "%mul_ln68 = mul i13 %zext_ln59_1, i13" [lenet_proj/lenet_support.cpp:68]   --->   Operation 175 'mul' 'mul_ln68' <Predicate = (!icmp_ln56 & or_ln55)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (9.19ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P, i32 %gmem_addr_3, i1 %gmem_load_3_req, i32 %gmem_addr_2_read" [lenet_proj/lenet_support.cpp:62]   --->   Operation 176 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1)   --->   "%or_ln64 = or i1 %icmp_ln64_1, i1 %icmp_ln64" [lenet_proj/lenet_support.cpp:64]   --->   Operation 177 'or' 'or_ln64' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1)   --->   "%or_ln64_1 = or i1 %icmp_ln64_3, i1 %icmp_ln64_2" [lenet_proj/lenet_support.cpp:64]   --->   Operation 178 'or' 'or_ln64_1' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln64_1)   --->   "%and_ln64 = and i1 %or_ln64, i1 %or_ln64_1" [lenet_proj/lenet_support.cpp:64]   --->   Operation 179 'and' 'and_ln64' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp_ogt  i32 %v0, i32 %v1" [lenet_proj/lenet_support.cpp:64]   --->   Operation 180 'fcmp' 'tmp_3' <Predicate = (!icmp_ln55)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln64_1 = and i1 %and_ln64, i1 %tmp_3" [lenet_proj/lenet_support.cpp:64]   --->   Operation 181 'and' 'and_ln64_1' <Predicate = (!icmp_ln55)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.69ns) (out node of the LUT)   --->   "%max1 = select i1 %and_ln64_1, i32 %v0, i32 %v1" [lenet_proj/lenet_support.cpp:64]   --->   Operation 182 'select' 'max1' <Predicate = (!icmp_ln55)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %gmem_addr_3_read, i32, i32" [lenet_proj/lenet_support.cpp:65]   --->   Operation 183 'partselect' 'tmp_5' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = trunc i32 %gmem_addr_3_read" [lenet_proj/lenet_support.cpp:65]   --->   Operation 184 'trunc' 'trunc_ln65_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (1.55ns)   --->   "%icmp_ln65 = icmp_ne  i8 %tmp_4, i8" [lenet_proj/lenet_support.cpp:65]   --->   Operation 185 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln55)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (2.44ns)   --->   "%icmp_ln65_1 = icmp_eq  i23 %trunc_ln65, i23" [lenet_proj/lenet_support.cpp:65]   --->   Operation 186 'icmp' 'icmp_ln65_1' <Predicate = (!icmp_ln55)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.19>
ST_19 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln68)   --->   "%select_ln55_6 = select i1 %icmp_ln56, i13, i13 %mul_ln68" [lenet_proj/lenet_support.cpp:55]   --->   Operation 187 'select' 'select_ln55_6' <Predicate = (!icmp_ln55 & or_ln55)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln59_6 = zext i4 %p_mid" [lenet_proj/lenet_support.cpp:59]   --->   Operation 188 'zext' 'zext_ln59_6' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (4.52ns)   --->   "%mul_ln68_1 = mul i13, i13 %zext_ln59_6" [lenet_proj/lenet_support.cpp:68]   --->   Operation 189 'mul' 'mul_ln68_1' <Predicate = (!icmp_ln55 & !or_ln55)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node add_ln68)   --->   "%select_ln56_3 = select i1 %or_ln55, i13 %select_ln55_6, i13 %mul_ln68_1" [lenet_proj/lenet_support.cpp:56]   --->   Operation 190 'select' 'select_ln56_3' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln68)   --->   "%zext_ln56_2 = zext i13 %select_ln56_3" [lenet_proj/lenet_support.cpp:56]   --->   Operation 191 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%v2 = bitcast i32 %gmem_addr_2_read" [lenet_proj/lenet_support.cpp:61]   --->   Operation 192 'bitcast' 'v2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%v3 = bitcast i32 %gmem_addr_3_read" [lenet_proj/lenet_support.cpp:62]   --->   Operation 193 'bitcast' 'v3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (1.55ns)   --->   "%icmp_ln65_2 = icmp_ne  i8 %tmp_5, i8" [lenet_proj/lenet_support.cpp:65]   --->   Operation 194 'icmp' 'icmp_ln65_2' <Predicate = (!icmp_ln55)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 195 [1/1] (2.44ns)   --->   "%icmp_ln65_3 = icmp_eq  i23 %trunc_ln65_1, i23" [lenet_proj/lenet_support.cpp:65]   --->   Operation 195 'icmp' 'icmp_ln65_3' <Predicate = (!icmp_ln55)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 196 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %v2, i32 %v3" [lenet_proj/lenet_support.cpp:65]   --->   Operation 196 'fcmp' 'tmp_6' <Predicate = (!icmp_ln55)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln56, i4" [lenet_proj/lenet_support.cpp:68]   --->   Operation 197 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i9 %shl_ln2" [lenet_proj/lenet_support.cpp:68]   --->   Operation 198 'zext' 'zext_ln68' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%shl_ln68_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln56, i2" [lenet_proj/lenet_support.cpp:68]   --->   Operation 199 'bitconcatenate' 'shl_ln68_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i7 %shl_ln68_1" [lenet_proj/lenet_support.cpp:68]   --->   Operation 200 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_19 : Operation 201 [1/1] (1.82ns)   --->   "%sub_ln68 = sub i10 %zext_ln68, i10 %zext_ln68_1" [lenet_proj/lenet_support.cpp:68]   --->   Operation 201 'sub' 'sub_ln68' <Predicate = (!icmp_ln55)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node add_ln68)   --->   "%sext_ln68_1 = sext i10 %sub_ln68" [lenet_proj/lenet_support.cpp:68]   --->   Operation 202 'sext' 'sext_ln68_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (1.67ns) (out node of the LUT)   --->   "%add_ln68 = add i14 %zext_ln56_2, i14 %sext_ln68_1" [lenet_proj/lenet_support.cpp:68]   --->   Operation 203 'add' 'add_ln68' <Predicate = (!icmp_ln55)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.10>
ST_20 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%or_ln65 = or i1 %icmp_ln65_1, i1 %icmp_ln65" [lenet_proj/lenet_support.cpp:65]   --->   Operation 204 'or' 'or_ln65' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%or_ln65_1 = or i1 %icmp_ln65_3, i1 %icmp_ln65_2" [lenet_proj/lenet_support.cpp:65]   --->   Operation 205 'or' 'or_ln65_1' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln65_1)   --->   "%and_ln65 = and i1 %or_ln65, i1 %or_ln65_1" [lenet_proj/lenet_support.cpp:65]   --->   Operation 206 'and' 'and_ln65' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 207 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_ogt  i32 %v2, i32 %v3" [lenet_proj/lenet_support.cpp:65]   --->   Operation 207 'fcmp' 'tmp_6' <Predicate = (!icmp_ln55)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 208 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln65_1 = and i1 %and_ln65, i1 %tmp_6" [lenet_proj/lenet_support.cpp:65]   --->   Operation 208 'and' 'and_ln65_1' <Predicate = (!icmp_ln55)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 209 [1/1] (0.69ns) (out node of the LUT)   --->   "%max2 = select i1 %and_ln65_1, i32 %v2, i32 %v3" [lenet_proj/lenet_support.cpp:65]   --->   Operation 209 'select' 'max2' <Predicate = (!icmp_ln55)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 0.00>

State 22 <SV = 21> <Delay = 5.43>
ST_22 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i5 %select_ln55_3" [lenet_proj/lenet_support.cpp:55]   --->   Operation 210 'zext' 'zext_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_22 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_1 = add i64 %output_read, i64 %zext_ln55" [lenet_proj/lenet_support.cpp:55]   --->   Operation 211 'add' 'add_ln55_1' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 212 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %max1, i32 %max2" [lenet_proj/lenet_support.cpp:66]   --->   Operation 212 'fcmp' 'tmp_9' <Predicate = (!icmp_ln55)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i14 %add_ln68" [lenet_proj/lenet_support.cpp:68]   --->   Operation 213 'sext' 'sext_ln68_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_22 : Operation 214 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%add_ln68_1 = add i64 %sext_ln68_2, i64 %add_ln55_1" [lenet_proj/lenet_support.cpp:68]   --->   Operation 214 'add' 'add_ln68_1' <Predicate = (!icmp_ln55)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln68_1, i32, i32" [lenet_proj/lenet_support.cpp:68]   --->   Operation 215 'partselect' 'trunc_ln7' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i62 %trunc_ln7" [lenet_proj/lenet_support.cpp:68]   --->   Operation 216 'sext' 'sext_ln68' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_22 : Operation 217 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln68" [lenet_proj/lenet_support.cpp:68]   --->   Operation 217 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 9.19>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %max1" [lenet_proj/lenet_support.cpp:66]   --->   Operation 218 'bitcast' 'bitcast_ln66' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln66, i32, i32" [lenet_proj/lenet_support.cpp:66]   --->   Operation 219 'partselect' 'tmp_7' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %bitcast_ln66" [lenet_proj/lenet_support.cpp:66]   --->   Operation 220 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i32 %max2" [lenet_proj/lenet_support.cpp:66]   --->   Operation 221 'bitcast' 'bitcast_ln66_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln66_1, i32, i32" [lenet_proj/lenet_support.cpp:66]   --->   Operation 222 'partselect' 'tmp_8' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i32 %bitcast_ln66_1" [lenet_proj/lenet_support.cpp:66]   --->   Operation 223 'trunc' 'trunc_ln66_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (1.55ns)   --->   "%icmp_ln66 = icmp_ne  i8 %tmp_7, i8" [lenet_proj/lenet_support.cpp:66]   --->   Operation 224 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln55)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 225 [1/1] (2.44ns)   --->   "%icmp_ln66_1 = icmp_eq  i23 %trunc_ln66, i23" [lenet_proj/lenet_support.cpp:66]   --->   Operation 225 'icmp' 'icmp_ln66_1' <Predicate = (!icmp_ln55)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_1)   --->   "%or_ln66 = or i1 %icmp_ln66_1, i1 %icmp_ln66" [lenet_proj/lenet_support.cpp:66]   --->   Operation 226 'or' 'or_ln66' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 227 [1/1] (1.55ns)   --->   "%icmp_ln66_2 = icmp_ne  i8 %tmp_8, i8" [lenet_proj/lenet_support.cpp:66]   --->   Operation 227 'icmp' 'icmp_ln66_2' <Predicate = (!icmp_ln55)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 228 [1/1] (2.44ns)   --->   "%icmp_ln66_3 = icmp_eq  i23 %trunc_ln66_1, i23" [lenet_proj/lenet_support.cpp:66]   --->   Operation 228 'icmp' 'icmp_ln66_3' <Predicate = (!icmp_ln55)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_1)   --->   "%or_ln66_1 = or i1 %icmp_ln66_3, i1 %icmp_ln66_2" [lenet_proj/lenet_support.cpp:66]   --->   Operation 229 'or' 'or_ln66_1' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln66_1)   --->   "%and_ln66 = and i1 %or_ln66, i1 %or_ln66_1" [lenet_proj/lenet_support.cpp:66]   --->   Operation 230 'and' 'and_ln66' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %max1, i32 %max2" [lenet_proj/lenet_support.cpp:66]   --->   Operation 231 'fcmp' 'tmp_9' <Predicate = (!icmp_ln55)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 75 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 232 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln66_1 = and i1 %and_ln66, i1 %tmp_9" [lenet_proj/lenet_support.cpp:66]   --->   Operation 232 'and' 'and_ln66_1' <Predicate = (!icmp_ln55)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 233 [1/1] (0.69ns) (out node of the LUT)   --->   "%max_final = select i1 %and_ln66_1, i32 %max1, i32 %max2" [lenet_proj/lenet_support.cpp:66]   --->   Operation 233 'select' 'max_final' <Predicate = (!icmp_ln55)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 234 [1/1] (9.19ns)   --->   "%gmem_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P, i32 %gmem_addr_4, i32" [lenet_proj/lenet_support.cpp:68]   --->   Operation 234 'writereq' 'gmem_addr_4_req' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 9.19>
ST_24 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln68 = bitcast i32 %max_final" [lenet_proj/lenet_support.cpp:68]   --->   Operation 235 'bitcast' 'bitcast_ln68' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_24 : Operation 236 [1/1] (9.19ns)   --->   "%write_ln68 = write void @_ssdm_op_Write.m_axi.i32P, i32 %gmem_addr_4, i32 %bitcast_ln68, i4, i1 %gmem_addr_4_req, i1 %gmem_load_3_req, i1 %gmem_load_2_req, i1 %gmem_load_1_req, i1 %gmem_load_req" [lenet_proj/lenet_support.cpp:68]   --->   Operation 236 'write' 'write_ln68' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 9.19>
ST_25 : Operation 237 [5/5] (9.19ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_4, void %write_ln68" [lenet_proj/lenet_support.cpp:68]   --->   Operation 237 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 9.19>
ST_26 : Operation 238 [4/5] (9.19ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_4, void %write_ln68" [lenet_proj/lenet_support.cpp:68]   --->   Operation 238 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 9.19>
ST_27 : Operation 239 [3/5] (9.19ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_4, void %write_ln68" [lenet_proj/lenet_support.cpp:68]   --->   Operation 239 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 9.19>
ST_28 : Operation 240 [2/5] (9.19ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_4, void %write_ln68" [lenet_proj/lenet_support.cpp:68]   --->   Operation 240 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 9.19>
ST_29 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_1_VITIS_LOOP_56_2_VITIS_LOOP_57_3_str"   --->   Operation 241 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_29 : Operation 242 [1/1] (0.00ns)   --->   "%empty_35 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 242 'speclooptripcount' 'empty_35' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_29 : Operation 243 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_56_2_VITIS_LOOP_57_3_str"   --->   Operation 243 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_29 : Operation 244 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_21" [lenet_proj/lenet_support.cpp:57]   --->   Operation 244 'specpipeline' 'specpipeline_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_29 : Operation 245 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [lenet_proj/lenet_support.cpp:57]   --->   Operation 245 'specloopname' 'specloopname_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_29 : Operation 246 [1/5] (9.19ns)   --->   "%gmem_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P, i32 %gmem_addr_4, void %write_ln68" [lenet_proj/lenet_support.cpp:68]   --->   Operation 246 'writeresp' 'gmem_addr_4_resp' <Predicate = (!icmp_ln55)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 247 'br' 'br_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 30 <SV = 18> <Delay = 0.00>
ST_30 : Operation 248 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [lenet_proj/lenet_support.cpp:72]   --->   Operation 248 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000000000000000000000000000]
output_read       (read             ) [ 0011111111111111111111111111110]
input_read        (read             ) [ 0011111111111111111111111111110]
br_ln55           (br               ) [ 0111111111111111111111111111110]
indvar_flatten44  (phi              ) [ 0011110000000000000000000000000]
indvar_flatten    (phi              ) [ 0010000000000000000000000000000]
i                 (phi              ) [ 0011000000000000000000000000000]
j                 (phi              ) [ 0010000000000000000000000000000]
zext_ln56         (zext             ) [ 0001110000000000000000000000000]
tmp               (partselect       ) [ 0011111111111111111000000000000]
icmp_ln55         (icmp             ) [ 0011111111111111111111111111110]
br_ln55           (br               ) [ 0000000000000000000000000000000]
icmp_ln56         (icmp             ) [ 0011111111111111111100000000000]
select_ln55_1     (select           ) [ 0000000000000000000000000000000]
icmp_ln57         (icmp             ) [ 0000000000000000000000000000000]
or_ln55           (or               ) [ 0011111111111111111100000000000]
select_ln56       (select           ) [ 0011111111111111111100000000000]
add_ln56_1        (add              ) [ 0001110000000000000000000000000]
empty             (or               ) [ 0000100000000000000000000000000]
select_ln55       (select           ) [ 0000110000000000000000000000000]
add_ln56          (add              ) [ 0000110000000000000000000000000]
zext_ln56_1       (zext             ) [ 0010111000000000000000000000000]
p_mid             (partselect       ) [ 0011111111111111111100000000000]
p_cast            (zext             ) [ 0011011100000000000000000000000]
mul_ln59          (mul              ) [ 0011001100000000000000000000000]
add_ln55_2        (add              ) [ 0111111111111111111111111111110]
p_mid1            (or               ) [ 0000000000000000000000000000000]
p_cast_mid1       (zext             ) [ 0011101110000000000000000000000]
select_ln56_4     (select           ) [ 0111111111111111111111111111110]
add_ln57          (add              ) [ 0111111111111111111111111111110]
select_ln56_5     (select           ) [ 0111111111111111111111111111110]
c                 (phi              ) [ 0011111000000000000000000000000]
shl_ln            (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln59         (zext             ) [ 0000000000000000000000000000000]
add_ln59          (add              ) [ 0001000100000000000000000000000]
add_ln55          (add              ) [ 0000000000000000000000000000000]
shl_ln59_mid1     (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln59_5       (zext             ) [ 0000000000000000000000000000000]
add_ln59_3        (add              ) [ 0001100110000000000000000000000]
select_ln55_2     (select           ) [ 0001100110000000000000000000000]
select_ln55_3     (select           ) [ 0011110111111111111111100000000]
select_ln55_7     (select           ) [ 0111111111111111111111111111110]
mul_ln59_1        (mul              ) [ 0001000100000000000000000000000]
zext_ln59_2       (zext             ) [ 0000000000000000000000000000000]
add_ln59_1        (add              ) [ 0000000000000000000000000000000]
mul_ln61          (mul              ) [ 0000000000000000000000000000000]
zext_ln61         (zext             ) [ 0000000000000000000000000000000]
add_ln61          (add              ) [ 0000100010000000000000000000000]
select_ln55_4     (select           ) [ 0000000000000000000000000000000]
zext_ln59_7       (zext             ) [ 0000000000000000000000000000000]
add_ln59_4        (add              ) [ 0000000000000000000000000000000]
select_ln56_1     (select           ) [ 0000100010000000000000000000000]
shl_ln59_1        (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln59_3       (zext             ) [ 0000000000000000000000000000000]
shl_ln59_2        (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln59_4       (zext             ) [ 0000000000000000000000000000000]
sub_ln59          (sub              ) [ 0000000000000000000000000000000]
sext_ln59_1       (sext             ) [ 0000110011000000000000000000000]
add_ln59_2        (add              ) [ 0000000000000000000000000000000]
trunc_ln          (partselect       ) [ 0000000000000000000000000000000]
sext_ln59         (sext             ) [ 0000000000000000000000000000000]
gmem_addr         (getelementptr    ) [ 0011110011111111000000000000000]
add_ln61_2        (add              ) [ 0000000000000000000000000000000]
select_ln55_5     (select           ) [ 0000000000000000000000000000000]
mul_ln61_1        (mul              ) [ 0000000000000000000000000000000]
zext_ln61_1       (zext             ) [ 0000000000000000000000000000000]
add_ln61_3        (add              ) [ 0000000000000000000000000000000]
select_ln56_2     (select           ) [ 0000010001000000000000000000000]
or_ln60           (or               ) [ 0000000000000000000000000000000]
shl_ln1           (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln60         (zext             ) [ 0000000000000000000000000000000]
shl_ln60_1        (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln60_1       (zext             ) [ 0000000000000000000000000000000]
sub_ln60          (sub              ) [ 0000000000000000000000000000000]
sext_ln60_1       (sext             ) [ 0000010001000000000000000000000]
add_ln60          (add              ) [ 0000000000000000000000000000000]
trunc_ln1         (partselect       ) [ 0000000000000000000000000000000]
sext_ln60         (sext             ) [ 0000000000000000000000000000000]
gmem_addr_1       (getelementptr    ) [ 0011110001111111100000000000000]
add_ln61_1        (add              ) [ 0000000000000000000000000000000]
trunc_ln2         (partselect       ) [ 0000000000000000000000000000000]
sext_ln61         (sext             ) [ 0000000000000000000000000000000]
gmem_addr_2       (getelementptr    ) [ 0011110000111111110000000000000]
add_ln62          (add              ) [ 0000000000000000000000000000000]
trunc_ln3         (partselect       ) [ 0000000000000000000000000000000]
sext_ln62         (sext             ) [ 0000000000000000000000000000000]
gmem_addr_3       (getelementptr    ) [ 0011110000111111111000000000000]
gmem_load_req     (readreq          ) [ 0000000000000000000000000000000]
gmem_addr_read    (read             ) [ 0000110000000000110000000000000]
gmem_load_1_req   (readreq          ) [ 0000000000000000000000000000000]
tmp_1             (partselect       ) [ 0000100000000000100000000000000]
trunc_ln64        (trunc            ) [ 0000100000000000100000000000000]
gmem_addr_1_read  (read             ) [ 0000010000000000010000000000000]
gmem_load_2_req   (readreq          ) [ 0000000000000000000000000000000]
tmp_2             (partselect       ) [ 0000010000000000010000000000000]
trunc_ln64_1      (trunc            ) [ 0000010000000000010000000000000]
icmp_ln64         (icmp             ) [ 0010010000000000011000000000000]
icmp_ln64_1       (icmp             ) [ 0010010000000000011000000000000]
v0                (bitcast          ) [ 0010000000000000001000000000000]
v1                (bitcast          ) [ 0010000000000000001000000000000]
gmem_addr_2_read  (read             ) [ 0011000000000000001100000000000]
gmem_load_3_req   (readreq          ) [ 0000000000000000000000000000000]
icmp_ln64_2       (icmp             ) [ 0010000000000000001000000000000]
icmp_ln64_3       (icmp             ) [ 0010000000000000001000000000000]
tmp_4             (partselect       ) [ 0010000000000000001000000000000]
trunc_ln65        (trunc            ) [ 0010000000000000001000000000000]
zext_ln59_1       (zext             ) [ 0000000000000000000000000000000]
mul_ln68          (mul              ) [ 0001000000000000000100000000000]
gmem_addr_3_read  (read             ) [ 0001000000000000000100000000000]
or_ln64           (or               ) [ 0000000000000000000000000000000]
or_ln64_1         (or               ) [ 0000000000000000000000000000000]
and_ln64          (and              ) [ 0000000000000000000000000000000]
tmp_3             (fcmp             ) [ 0000000000000000000000000000000]
and_ln64_1        (and              ) [ 0000000000000000000000000000000]
max1              (select           ) [ 0011110000000000000111110000000]
tmp_5             (partselect       ) [ 0001000000000000000100000000000]
trunc_ln65_1      (trunc            ) [ 0001000000000000000100000000000]
icmp_ln65         (icmp             ) [ 0001100000000000000110000000000]
icmp_ln65_1       (icmp             ) [ 0001100000000000000110000000000]
select_ln55_6     (select           ) [ 0000000000000000000000000000000]
zext_ln59_6       (zext             ) [ 0000000000000000000000000000000]
mul_ln68_1        (mul              ) [ 0000000000000000000000000000000]
select_ln56_3     (select           ) [ 0000000000000000000000000000000]
zext_ln56_2       (zext             ) [ 0000000000000000000000000000000]
v2                (bitcast          ) [ 0000100000000000000010000000000]
v3                (bitcast          ) [ 0000100000000000000010000000000]
icmp_ln65_2       (icmp             ) [ 0000100000000000000010000000000]
icmp_ln65_3       (icmp             ) [ 0000100000000000000010000000000]
shl_ln2           (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln68         (zext             ) [ 0000000000000000000000000000000]
shl_ln68_1        (bitconcatenate   ) [ 0000000000000000000000000000000]
zext_ln68_1       (zext             ) [ 0000000000000000000000000000000]
sub_ln68          (sub              ) [ 0000000000000000000000000000000]
sext_ln68_1       (sext             ) [ 0000000000000000000000000000000]
add_ln68          (add              ) [ 0010110000000000000011100000000]
or_ln65           (or               ) [ 0000000000000000000000000000000]
or_ln65_1         (or               ) [ 0000000000000000000000000000000]
and_ln65          (and              ) [ 0000000000000000000000000000000]
tmp_6             (fcmp             ) [ 0000000000000000000000000000000]
and_ln65_1        (and              ) [ 0000000000000000000000000000000]
max2              (select           ) [ 0011010000000000000001110000000]
zext_ln55         (zext             ) [ 0000000000000000000000000000000]
add_ln55_1        (add              ) [ 0000000000000000000000000000000]
sext_ln68_2       (sext             ) [ 0000000000000000000000000000000]
add_ln68_1        (add              ) [ 0000000000000000000000000000000]
trunc_ln7         (partselect       ) [ 0000000000000000000000000000000]
sext_ln68         (sext             ) [ 0000000000000000000000000000000]
gmem_addr_4       (getelementptr    ) [ 0011110000000000000000011111110]
bitcast_ln66      (bitcast          ) [ 0000000000000000000000000000000]
tmp_7             (partselect       ) [ 0000000000000000000000000000000]
trunc_ln66        (trunc            ) [ 0000000000000000000000000000000]
bitcast_ln66_1    (bitcast          ) [ 0000000000000000000000000000000]
tmp_8             (partselect       ) [ 0000000000000000000000000000000]
trunc_ln66_1      (trunc            ) [ 0000000000000000000000000000000]
icmp_ln66         (icmp             ) [ 0000000000000000000000000000000]
icmp_ln66_1       (icmp             ) [ 0000000000000000000000000000000]
or_ln66           (or               ) [ 0000000000000000000000000000000]
icmp_ln66_2       (icmp             ) [ 0000000000000000000000000000000]
icmp_ln66_3       (icmp             ) [ 0000000000000000000000000000000]
or_ln66_1         (or               ) [ 0000000000000000000000000000000]
and_ln66          (and              ) [ 0000000000000000000000000000000]
tmp_9             (fcmp             ) [ 0000000000000000000000000000000]
and_ln66_1        (and              ) [ 0000000000000000000000000000000]
max_final         (select           ) [ 0000100000000000000000001000000]
gmem_addr_4_req   (writereq         ) [ 0000000000000000000000000000000]
bitcast_ln68      (bitcast          ) [ 0000000000000000000000000000000]
write_ln68        (write            ) [ 0000000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000000000000000000]
empty_35          (speclooptripcount) [ 0000000000000000000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000000000000000000]
specpipeline_ln57 (specpipeline     ) [ 0000000000000000000000000000000]
specloopname_ln57 (specloopname     ) [ 0000000000000000000000000000000]
gmem_addr_4_resp  (writeresp        ) [ 0000000000000000000000000000000]
br_ln0            (br               ) [ 0111111111111111111111111111110]
ret_ln72          (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_55_1_VITIS_LOOP_56_2_VITIS_LOOP_57_3_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_56_2_VITIS_LOOP_57_3_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="output_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="input_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_readreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/8 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_readreq_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="1"/>
<pin id="134" dir="0" index="2" bw="1" slack="0"/>
<pin id="135" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/9 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_readreq_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/10 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_readreq_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_3_req/11 "/>
</bind>
</comp>

<comp id="152" class="1004" name="gmem_addr_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="8"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/15 "/>
</bind>
</comp>

<comp id="157" class="1004" name="gmem_addr_1_read_read_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="8"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/16 "/>
</bind>
</comp>

<comp id="162" class="1004" name="gmem_addr_2_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="8"/>
<pin id="165" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/17 "/>
</bind>
</comp>

<comp id="167" class="1004" name="gmem_addr_3_read_read_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="9"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/18 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_writeresp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_4_req/23 gmem_addr_4_resp/25 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln68_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="0" index="3" bw="1" slack="0"/>
<pin id="184" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/24 "/>
</bind>
</comp>

<comp id="188" class="1005" name="indvar_flatten44_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="1"/>
<pin id="190" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten44 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="indvar_flatten44_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="11" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten44/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="indvar_flatten_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="1"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvar_flatten_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="8" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="1"/>
<pin id="213" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="5" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="j_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="1"/>
<pin id="225" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="227" class="1004" name="j_phi_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="5" slack="1"/>
<pin id="231" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="234" class="1005" name="c_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="5"/>
<pin id="236" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="238" class="1004" name="c_phi_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="5"/>
<pin id="240" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="2" bw="3" slack="0"/>
<pin id="242" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/17 tmp_6/19 tmp_9/22 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln56_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="0" index="3" bw="4" slack="0"/>
<pin id="258" dir="1" index="4" bw="4" slack="16"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln55_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="0" index="1" bw="11" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln56_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln55_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln57_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="5" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="or_ln55_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln56_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="5" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln56_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="0"/>
<pin id="306" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="empty_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="1"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln55_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="5" slack="1"/>
<pin id="319" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln56_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln56_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_mid_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="0" index="3" bw="4" slack="0"/>
<pin id="337" dir="1" index="4" bw="4" slack="16"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_mid/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="1"/>
<pin id="344" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln55_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="11" slack="3"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_2/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_mid1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="2"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_mid1/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_cast_mid1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_mid1/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln56_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="3"/>
<pin id="362" dir="0" index="1" bw="5" slack="2"/>
<pin id="363" dir="0" index="2" bw="5" slack="2"/>
<pin id="364" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_4/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln57_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="0" index="1" bw="5" slack="3"/>
<pin id="368" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln56_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="3"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="3"/>
<pin id="374" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_5/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="shl_ln_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln59_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln59_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="5"/>
<pin id="391" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln55_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="3" slack="0"/>
<pin id="396" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="shl_ln59_mid1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="5" slack="0"/>
<pin id="401" dir="0" index="1" bw="3" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln59_mid1/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln59_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_5/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln59_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="5"/>
<pin id="413" dir="0" index="1" bw="5" slack="0"/>
<pin id="414" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_3/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln55_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="4"/>
<pin id="418" dir="0" index="1" bw="64" slack="0"/>
<pin id="419" dir="0" index="2" bw="64" slack="0"/>
<pin id="420" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_2/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="select_ln55_3_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="4"/>
<pin id="425" dir="0" index="1" bw="5" slack="0"/>
<pin id="426" dir="0" index="2" bw="5" slack="0"/>
<pin id="427" dir="1" index="3" bw="5" slack="16"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_3/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln55_7_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="4"/>
<pin id="432" dir="0" index="1" bw="3" slack="0"/>
<pin id="433" dir="0" index="2" bw="3" slack="0"/>
<pin id="434" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_7/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln59_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="15" slack="2"/>
<pin id="439" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_2/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln59_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="15" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="1"/>
<pin id="443" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/7 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln61_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="15" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln61_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="1"/>
<pin id="451" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln55_4_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="5"/>
<pin id="455" dir="0" index="1" bw="64" slack="1"/>
<pin id="456" dir="0" index="2" bw="64" slack="0"/>
<pin id="457" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_4/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln59_7_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="15" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_7/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln59_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="64" slack="1"/>
<pin id="464" dir="0" index="1" bw="15" slack="0"/>
<pin id="465" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_4/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln56_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="5"/>
<pin id="469" dir="0" index="1" bw="64" slack="0"/>
<pin id="470" dir="0" index="2" bw="64" slack="0"/>
<pin id="471" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_1/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="shl_ln59_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="0" index="1" bw="5" slack="5"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln59_1/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln59_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="10" slack="0"/>
<pin id="483" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_3/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="shl_ln59_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="0" index="1" bw="5" slack="5"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln59_2/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln59_4_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="0"/>
<pin id="494" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_4/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sub_ln59_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln59/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sext_ln59_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="11" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59_1/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln59_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="11" slack="0"/>
<pin id="509" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_2/7 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="62" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="0" index="2" bw="3" slack="0"/>
<pin id="516" dir="0" index="3" bw="7" slack="0"/>
<pin id="517" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sext_ln59_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="62" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="gmem_addr_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="62" slack="0"/>
<pin id="529" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln61_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="11" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="2"/>
<pin id="535" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_2/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln55_5_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="6"/>
<pin id="539" dir="0" index="1" bw="64" slack="0"/>
<pin id="540" dir="0" index="2" bw="64" slack="1"/>
<pin id="541" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_5/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln61_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="15" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln61_3_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="2"/>
<pin id="548" dir="0" index="1" bw="15" slack="0"/>
<pin id="549" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_3/8 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln56_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="6"/>
<pin id="553" dir="0" index="1" bw="64" slack="0"/>
<pin id="554" dir="0" index="2" bw="64" slack="0"/>
<pin id="555" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_2/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="or_ln60_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="6"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60/8 "/>
</bind>
</comp>

<comp id="563" class="1004" name="shl_ln1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="10" slack="0"/>
<pin id="565" dir="0" index="1" bw="5" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln60_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="shl_ln60_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="0"/>
<pin id="577" dir="0" index="1" bw="5" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln60_1/8 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln60_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/8 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sub_ln60_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="10" slack="0"/>
<pin id="589" dir="0" index="1" bw="8" slack="0"/>
<pin id="590" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln60/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sext_ln60_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="11" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/8 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln60_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="64" slack="1"/>
<pin id="599" dir="0" index="1" bw="11" slack="0"/>
<pin id="600" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/8 "/>
</bind>
</comp>

<comp id="602" class="1004" name="trunc_ln1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="62" slack="0"/>
<pin id="604" dir="0" index="1" bw="64" slack="0"/>
<pin id="605" dir="0" index="2" bw="3" slack="0"/>
<pin id="606" dir="0" index="3" bw="7" slack="0"/>
<pin id="607" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/8 "/>
</bind>
</comp>

<comp id="612" class="1004" name="sext_ln60_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="62" slack="0"/>
<pin id="614" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="gmem_addr_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="0" index="1" bw="62" slack="0"/>
<pin id="619" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/8 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln61_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="1"/>
<pin id="624" dir="0" index="1" bw="11" slack="2"/>
<pin id="625" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/9 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="62" slack="0"/>
<pin id="628" dir="0" index="1" bw="64" slack="0"/>
<pin id="629" dir="0" index="2" bw="3" slack="0"/>
<pin id="630" dir="0" index="3" bw="7" slack="0"/>
<pin id="631" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/9 "/>
</bind>
</comp>

<comp id="636" class="1004" name="sext_ln61_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="62" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/9 "/>
</bind>
</comp>

<comp id="640" class="1004" name="gmem_addr_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="0"/>
<pin id="642" dir="0" index="1" bw="62" slack="0"/>
<pin id="643" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/9 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln62_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="1"/>
<pin id="648" dir="0" index="1" bw="11" slack="1"/>
<pin id="649" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/9 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="62" slack="0"/>
<pin id="652" dir="0" index="1" bw="64" slack="0"/>
<pin id="653" dir="0" index="2" bw="3" slack="0"/>
<pin id="654" dir="0" index="3" bw="7" slack="0"/>
<pin id="655" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="sext_ln62_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="62" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/9 "/>
</bind>
</comp>

<comp id="664" class="1004" name="gmem_addr_3_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="62" slack="0"/>
<pin id="667" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/9 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="0" index="2" bw="6" slack="0"/>
<pin id="674" dir="0" index="3" bw="6" slack="0"/>
<pin id="675" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="680" class="1004" name="trunc_ln64_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/15 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_2_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="32" slack="0"/>
<pin id="687" dir="0" index="2" bw="6" slack="0"/>
<pin id="688" dir="0" index="3" bw="6" slack="0"/>
<pin id="689" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/16 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln64_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="0"/>
<pin id="696" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64_1/16 "/>
</bind>
</comp>

<comp id="698" class="1004" name="icmp_ln64_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="1"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/16 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln64_1_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="23" slack="1"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64_1/16 "/>
</bind>
</comp>

<comp id="708" class="1004" name="v0_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="2"/>
<pin id="710" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v0/17 "/>
</bind>
</comp>

<comp id="712" class="1004" name="v1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v1/17 "/>
</bind>
</comp>

<comp id="716" class="1004" name="icmp_ln64_2_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="1"/>
<pin id="718" dir="0" index="1" bw="1" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64_2/17 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln64_3_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="23" slack="1"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64_3/17 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_4_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="0"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="0" index="2" bw="6" slack="0"/>
<pin id="730" dir="0" index="3" bw="6" slack="0"/>
<pin id="731" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/17 "/>
</bind>
</comp>

<comp id="736" class="1004" name="trunc_ln65_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/17 "/>
</bind>
</comp>

<comp id="740" class="1004" name="zext_ln59_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="16"/>
<pin id="742" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/18 "/>
</bind>
</comp>

<comp id="743" class="1004" name="mul_ln68_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="4" slack="0"/>
<pin id="745" dir="0" index="1" bw="10" slack="0"/>
<pin id="746" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68/18 "/>
</bind>
</comp>

<comp id="749" class="1004" name="or_ln64_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="2"/>
<pin id="751" dir="0" index="1" bw="1" slack="2"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln64/18 "/>
</bind>
</comp>

<comp id="753" class="1004" name="or_ln64_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="1" slack="1"/>
<pin id="756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln64_1/18 "/>
</bind>
</comp>

<comp id="757" class="1004" name="and_ln64_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln64/18 "/>
</bind>
</comp>

<comp id="763" class="1004" name="and_ln64_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln64_1/18 "/>
</bind>
</comp>

<comp id="769" class="1004" name="max1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="1"/>
<pin id="772" dir="0" index="2" bw="32" slack="1"/>
<pin id="773" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max1/18 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_5_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="0"/>
<pin id="777" dir="0" index="1" bw="32" slack="0"/>
<pin id="778" dir="0" index="2" bw="6" slack="0"/>
<pin id="779" dir="0" index="3" bw="6" slack="0"/>
<pin id="780" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/18 "/>
</bind>
</comp>

<comp id="785" class="1004" name="trunc_ln65_1_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65_1/18 "/>
</bind>
</comp>

<comp id="789" class="1004" name="icmp_ln65_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="8" slack="1"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/18 "/>
</bind>
</comp>

<comp id="794" class="1004" name="icmp_ln65_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="23" slack="1"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_1/18 "/>
</bind>
</comp>

<comp id="799" class="1004" name="select_ln55_6_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="17"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="0" index="2" bw="13" slack="1"/>
<pin id="803" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55_6/19 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln59_6_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="4" slack="16"/>
<pin id="807" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_6/19 "/>
</bind>
</comp>

<comp id="808" class="1004" name="mul_ln68_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="10" slack="0"/>
<pin id="810" dir="0" index="1" bw="4" slack="0"/>
<pin id="811" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68_1/19 "/>
</bind>
</comp>

<comp id="814" class="1004" name="select_ln56_3_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="17"/>
<pin id="816" dir="0" index="1" bw="13" slack="0"/>
<pin id="817" dir="0" index="2" bw="13" slack="0"/>
<pin id="818" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_3/19 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln56_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="13" slack="0"/>
<pin id="823" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_2/19 "/>
</bind>
</comp>

<comp id="825" class="1004" name="v2_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="2"/>
<pin id="827" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v2/19 "/>
</bind>
</comp>

<comp id="829" class="1004" name="v3_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="v3/19 "/>
</bind>
</comp>

<comp id="833" class="1004" name="icmp_ln65_2_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="1"/>
<pin id="835" dir="0" index="1" bw="1" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_2/19 "/>
</bind>
</comp>

<comp id="838" class="1004" name="icmp_ln65_3_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="23" slack="1"/>
<pin id="840" dir="0" index="1" bw="1" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_3/19 "/>
</bind>
</comp>

<comp id="843" class="1004" name="shl_ln2_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="9" slack="0"/>
<pin id="845" dir="0" index="1" bw="5" slack="17"/>
<pin id="846" dir="0" index="2" bw="1" slack="0"/>
<pin id="847" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/19 "/>
</bind>
</comp>

<comp id="850" class="1004" name="zext_ln68_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="9" slack="0"/>
<pin id="852" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/19 "/>
</bind>
</comp>

<comp id="854" class="1004" name="shl_ln68_1_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="7" slack="0"/>
<pin id="856" dir="0" index="1" bw="5" slack="17"/>
<pin id="857" dir="0" index="2" bw="1" slack="0"/>
<pin id="858" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln68_1/19 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln68_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="7" slack="0"/>
<pin id="863" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/19 "/>
</bind>
</comp>

<comp id="865" class="1004" name="sub_ln68_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="9" slack="0"/>
<pin id="867" dir="0" index="1" bw="7" slack="0"/>
<pin id="868" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/19 "/>
</bind>
</comp>

<comp id="871" class="1004" name="sext_ln68_1_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="10" slack="0"/>
<pin id="873" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_1/19 "/>
</bind>
</comp>

<comp id="875" class="1004" name="add_ln68_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="13" slack="0"/>
<pin id="877" dir="0" index="1" bw="10" slack="0"/>
<pin id="878" dir="1" index="2" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/19 "/>
</bind>
</comp>

<comp id="881" class="1004" name="or_ln65_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="2"/>
<pin id="883" dir="0" index="1" bw="1" slack="2"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65/20 "/>
</bind>
</comp>

<comp id="885" class="1004" name="or_ln65_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="0" index="1" bw="1" slack="1"/>
<pin id="888" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65_1/20 "/>
</bind>
</comp>

<comp id="889" class="1004" name="and_ln65_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="1" slack="0"/>
<pin id="891" dir="0" index="1" bw="1" slack="0"/>
<pin id="892" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65/20 "/>
</bind>
</comp>

<comp id="895" class="1004" name="and_ln65_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="1" slack="0"/>
<pin id="898" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65_1/20 "/>
</bind>
</comp>

<comp id="901" class="1004" name="max2_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="1"/>
<pin id="904" dir="0" index="2" bw="32" slack="1"/>
<pin id="905" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max2/20 "/>
</bind>
</comp>

<comp id="907" class="1004" name="zext_ln55_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="5" slack="16"/>
<pin id="909" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/22 "/>
</bind>
</comp>

<comp id="910" class="1004" name="add_ln55_1_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="64" slack="21"/>
<pin id="912" dir="0" index="1" bw="5" slack="0"/>
<pin id="913" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/22 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sext_ln68_2_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="14" slack="3"/>
<pin id="917" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68_2/22 "/>
</bind>
</comp>

<comp id="918" class="1004" name="add_ln68_1_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="14" slack="0"/>
<pin id="920" dir="0" index="1" bw="64" slack="0"/>
<pin id="921" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/22 "/>
</bind>
</comp>

<comp id="924" class="1004" name="trunc_ln7_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="62" slack="0"/>
<pin id="926" dir="0" index="1" bw="64" slack="0"/>
<pin id="927" dir="0" index="2" bw="3" slack="0"/>
<pin id="928" dir="0" index="3" bw="7" slack="0"/>
<pin id="929" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/22 "/>
</bind>
</comp>

<comp id="934" class="1004" name="sext_ln68_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="62" slack="0"/>
<pin id="936" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln68/22 "/>
</bind>
</comp>

<comp id="938" class="1004" name="gmem_addr_4_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="0"/>
<pin id="940" dir="0" index="1" bw="62" slack="0"/>
<pin id="941" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/22 "/>
</bind>
</comp>

<comp id="944" class="1004" name="bitcast_ln66_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="5"/>
<pin id="946" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66/23 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_7_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="8" slack="0"/>
<pin id="949" dir="0" index="1" bw="32" slack="0"/>
<pin id="950" dir="0" index="2" bw="6" slack="0"/>
<pin id="951" dir="0" index="3" bw="6" slack="0"/>
<pin id="952" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/23 "/>
</bind>
</comp>

<comp id="957" class="1004" name="trunc_ln66_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/23 "/>
</bind>
</comp>

<comp id="961" class="1004" name="bitcast_ln66_1_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="3"/>
<pin id="963" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66_1/23 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_8_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="0"/>
<pin id="966" dir="0" index="1" bw="32" slack="0"/>
<pin id="967" dir="0" index="2" bw="6" slack="0"/>
<pin id="968" dir="0" index="3" bw="6" slack="0"/>
<pin id="969" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/23 "/>
</bind>
</comp>

<comp id="974" class="1004" name="trunc_ln66_1_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="0"/>
<pin id="976" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_1/23 "/>
</bind>
</comp>

<comp id="978" class="1004" name="icmp_ln66_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="0"/>
<pin id="980" dir="0" index="1" bw="1" slack="0"/>
<pin id="981" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/23 "/>
</bind>
</comp>

<comp id="984" class="1004" name="icmp_ln66_1_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="23" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_1/23 "/>
</bind>
</comp>

<comp id="990" class="1004" name="or_ln66_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66/23 "/>
</bind>
</comp>

<comp id="996" class="1004" name="icmp_ln66_2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="0"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_2/23 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="icmp_ln66_3_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="23" slack="0"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66_3/23 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="or_ln66_1_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln66_1/23 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="and_ln66_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="0"/>
<pin id="1016" dir="0" index="1" bw="1" slack="0"/>
<pin id="1017" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66/23 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="and_ln66_1_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln66_1/23 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="max_final_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="32" slack="5"/>
<pin id="1029" dir="0" index="2" bw="32" slack="3"/>
<pin id="1030" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_final/23 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="bitcast_ln68_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="1"/>
<pin id="1034" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln68/24 "/>
</bind>
</comp>

<comp id="1036" class="1007" name="grp_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="5" slack="0"/>
<pin id="1038" dir="0" index="1" bw="15" slack="0"/>
<pin id="1039" dir="1" index="2" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln59/2 "/>
</bind>
</comp>

<comp id="1042" class="1007" name="grp_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="15" slack="0"/>
<pin id="1044" dir="0" index="1" bw="5" slack="0"/>
<pin id="1045" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln59_1/3 "/>
</bind>
</comp>

<comp id="1048" class="1007" name="grp_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="5" slack="0"/>
<pin id="1050" dir="0" index="1" bw="15" slack="0"/>
<pin id="1051" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61/4 "/>
</bind>
</comp>

<comp id="1055" class="1007" name="grp_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="15" slack="0"/>
<pin id="1057" dir="0" index="1" bw="5" slack="0"/>
<pin id="1058" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_1/5 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="output_read_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="64" slack="21"/>
<pin id="1064" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="output_read "/>
</bind>
</comp>

<comp id="1067" class="1005" name="input_read_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="64" slack="5"/>
<pin id="1069" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="input_read "/>
</bind>
</comp>

<comp id="1073" class="1005" name="zext_ln56_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="15" slack="1"/>
<pin id="1075" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln56 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="tmp_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="4" slack="16"/>
<pin id="1080" dir="1" index="1" bw="4" slack="16"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1083" class="1005" name="icmp_ln55_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="1" slack="1"/>
<pin id="1085" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="icmp_ln56_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="or_ln55_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="1"/>
<pin id="1101" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln55 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="select_ln56_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="5" slack="3"/>
<pin id="1109" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln56 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="add_ln56_1_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="8" slack="3"/>
<pin id="1119" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="add_ln56_1 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="empty_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="5" slack="1"/>
<pin id="1124" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1127" class="1005" name="select_ln55_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="5" slack="2"/>
<pin id="1129" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="select_ln55 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="add_ln56_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="5" slack="2"/>
<pin id="1134" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="zext_ln56_1_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="15" slack="1"/>
<pin id="1140" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln56_1 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="p_mid_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="4" slack="16"/>
<pin id="1145" dir="1" index="1" bw="4" slack="16"/>
</pin_list>
<bind>
<opset="p_mid "/>
</bind>
</comp>

<comp id="1148" class="1005" name="p_cast_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="15" slack="1"/>
<pin id="1150" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="1153" class="1005" name="mul_ln59_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="15" slack="2"/>
<pin id="1155" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln59 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="add_ln55_2_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="11" slack="1"/>
<pin id="1160" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_2 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="p_cast_mid1_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="15" slack="1"/>
<pin id="1165" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_mid1 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="select_ln56_4_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="5" slack="1"/>
<pin id="1170" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln56_4 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="add_ln57_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="5" slack="1"/>
<pin id="1175" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="1178" class="1005" name="select_ln56_5_reg_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="8" slack="1"/>
<pin id="1180" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln56_5 "/>
</bind>
</comp>

<comp id="1183" class="1005" name="add_ln59_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="64" slack="1"/>
<pin id="1185" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="add_ln59_3_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="64" slack="1"/>
<pin id="1191" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln59_3 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="select_ln55_2_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="64" slack="1"/>
<pin id="1197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln55_2 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="select_ln55_3_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="5" slack="16"/>
<pin id="1203" dir="1" index="1" bw="5" slack="16"/>
</pin_list>
<bind>
<opset="select_ln55_3 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="select_ln55_7_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="3" slack="0"/>
<pin id="1208" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln55_7 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="mul_ln59_1_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="15" slack="1"/>
<pin id="1213" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln59_1 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="add_ln61_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="64" slack="1"/>
<pin id="1218" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="select_ln56_1_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="64" slack="1"/>
<pin id="1223" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln56_1 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="sext_ln59_1_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="64" slack="2"/>
<pin id="1228" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln59_1 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="gmem_addr_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="32" slack="1"/>
<pin id="1233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1237" class="1005" name="select_ln56_2_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="64" slack="1"/>
<pin id="1239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln56_2 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="sext_ln60_1_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="64" slack="1"/>
<pin id="1245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_1 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="gmem_addr_1_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="32" slack="1"/>
<pin id="1250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="gmem_addr_2_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="32" slack="1"/>
<pin id="1256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="gmem_addr_3_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="2"/>
<pin id="1262" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="gmem_addr_read_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="2"/>
<pin id="1268" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1271" class="1005" name="tmp_1_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="8" slack="1"/>
<pin id="1273" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="trunc_ln64_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="23" slack="1"/>
<pin id="1278" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln64 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="gmem_addr_1_read_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="32" slack="1"/>
<pin id="1283" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="1286" class="1005" name="tmp_2_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="8" slack="1"/>
<pin id="1288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="trunc_ln64_1_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="23" slack="1"/>
<pin id="1293" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln64_1 "/>
</bind>
</comp>

<comp id="1296" class="1005" name="icmp_ln64_reg_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="2"/>
<pin id="1298" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="icmp_ln64_1_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="2"/>
<pin id="1303" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln64_1 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="v0_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="1"/>
<pin id="1308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v0 "/>
</bind>
</comp>

<comp id="1312" class="1005" name="v1_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="32" slack="1"/>
<pin id="1314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="gmem_addr_2_read_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="32" slack="2"/>
<pin id="1320" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1323" class="1005" name="icmp_ln64_2_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="1" slack="1"/>
<pin id="1325" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln64_2 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="icmp_ln64_3_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="1" slack="1"/>
<pin id="1330" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln64_3 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="tmp_4_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="8" slack="1"/>
<pin id="1335" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="trunc_ln65_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="23" slack="1"/>
<pin id="1340" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln65 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="mul_ln68_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="13" slack="1"/>
<pin id="1345" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln68 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="gmem_addr_3_read_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="32" slack="1"/>
<pin id="1350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="1353" class="1005" name="max1_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="4"/>
<pin id="1355" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="max1 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="tmp_5_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="8" slack="1"/>
<pin id="1362" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1365" class="1005" name="trunc_ln65_1_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="23" slack="1"/>
<pin id="1367" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln65_1 "/>
</bind>
</comp>

<comp id="1370" class="1005" name="icmp_ln65_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="2"/>
<pin id="1372" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="icmp_ln65_1_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="1" slack="2"/>
<pin id="1377" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln65_1 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="v2_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="32" slack="1"/>
<pin id="1382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2 "/>
</bind>
</comp>

<comp id="1386" class="1005" name="v3_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="32" slack="1"/>
<pin id="1388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v3 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="icmp_ln65_2_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="1"/>
<pin id="1394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_2 "/>
</bind>
</comp>

<comp id="1397" class="1005" name="icmp_ln65_3_reg_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="1"/>
<pin id="1399" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65_3 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="add_ln68_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="14" slack="3"/>
<pin id="1404" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="max2_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="32" slack="2"/>
<pin id="1409" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max2 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="gmem_addr_4_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="32" slack="1"/>
<pin id="1416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="1420" class="1005" name="max_final_reg_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="32" slack="1"/>
<pin id="1422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_final "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="66" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="66" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="66" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="156"><net_src comp="68" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="68" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="68" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="68" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="90" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="92" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="94" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="187"><net_src comp="96" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="22" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="226"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="252"><net_src comp="215" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="215" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="267"><net_src comp="192" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="204" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="34" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="269" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="22" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="227" pin="4"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="227" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="36" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="269" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="275" pin="3"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="22" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="38" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="204" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="211" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="22" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="211" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="315" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="24" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="322" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="26" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="28" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="349"><net_src comp="188" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="238" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="50" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="238" pin="4"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="48" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="388" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="399" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="429"><net_src comp="376" pin="3"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="393" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="436"><net_src comp="238" pin="4"/><net_sink comp="430" pin=2"/></net>

<net id="444"><net_src comp="437" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="452"><net_src comp="445" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="440" pin="2"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="453" pin="3"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="467" pin=2"/></net>

<net id="479"><net_src comp="54" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="22" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="484"><net_src comp="474" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="56" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="46" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="495"><net_src comp="485" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="481" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="467" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="502" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="58" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="519"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="60" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="521"><net_src comp="62" pin="0"/><net_sink comp="512" pin=3"/></net>

<net id="525"><net_src comp="512" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="0" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="64" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="532" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="550"><net_src comp="543" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="537" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="40" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="54" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="558" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="22" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="56" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="558" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="46" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="575" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="571" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="583" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="587" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="58" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="597" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="60" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="611"><net_src comp="62" pin="0"/><net_sink comp="602" pin=3"/></net>

<net id="615"><net_src comp="602" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="620"><net_src comp="0" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="612" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="632"><net_src comp="58" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="622" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="60" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="62" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="626" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="0" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="656"><net_src comp="58" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="646" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="60" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="659"><net_src comp="62" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="663"><net_src comp="650" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="0" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="676"><net_src comp="70" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="152" pin="2"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="72" pin="0"/><net_sink comp="670" pin=2"/></net>

<net id="679"><net_src comp="74" pin="0"/><net_sink comp="670" pin=3"/></net>

<net id="683"><net_src comp="152" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="690"><net_src comp="70" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="691"><net_src comp="157" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="692"><net_src comp="72" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="693"><net_src comp="74" pin="0"/><net_sink comp="684" pin=3"/></net>

<net id="697"><net_src comp="157" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="76" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="78" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="715"><net_src comp="712" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="720"><net_src comp="76" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="78" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="732"><net_src comp="70" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="162" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="734"><net_src comp="72" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="735"><net_src comp="74" pin="0"/><net_sink comp="726" pin=3"/></net>

<net id="739"><net_src comp="162" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="80" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="761"><net_src comp="749" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="245" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="781"><net_src comp="70" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="167" pin="2"/><net_sink comp="775" pin=1"/></net>

<net id="783"><net_src comp="72" pin="0"/><net_sink comp="775" pin=2"/></net>

<net id="784"><net_src comp="74" pin="0"/><net_sink comp="775" pin=3"/></net>

<net id="788"><net_src comp="167" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="76" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="78" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="82" pin="0"/><net_sink comp="799" pin=1"/></net>

<net id="812"><net_src comp="80" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="819"><net_src comp="799" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="820"><net_src comp="808" pin="2"/><net_sink comp="814" pin=2"/></net>

<net id="824"><net_src comp="814" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="825" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="832"><net_src comp="829" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="837"><net_src comp="76" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="78" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="84" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="86" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="853"><net_src comp="843" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="88" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="50" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="864"><net_src comp="854" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="869"><net_src comp="850" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="870"><net_src comp="861" pin="1"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="865" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="821" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="871" pin="1"/><net_sink comp="875" pin=1"/></net>

<net id="893"><net_src comp="881" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="885" pin="2"/><net_sink comp="889" pin=1"/></net>

<net id="899"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="245" pin="2"/><net_sink comp="895" pin=1"/></net>

<net id="906"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="914"><net_src comp="907" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="922"><net_src comp="915" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="910" pin="2"/><net_sink comp="918" pin=1"/></net>

<net id="930"><net_src comp="58" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="918" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="932"><net_src comp="60" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="933"><net_src comp="62" pin="0"/><net_sink comp="924" pin=3"/></net>

<net id="937"><net_src comp="924" pin="4"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="0" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="934" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="953"><net_src comp="70" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="944" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="955"><net_src comp="72" pin="0"/><net_sink comp="947" pin=2"/></net>

<net id="956"><net_src comp="74" pin="0"/><net_sink comp="947" pin=3"/></net>

<net id="960"><net_src comp="944" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="970"><net_src comp="70" pin="0"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="961" pin="1"/><net_sink comp="964" pin=1"/></net>

<net id="972"><net_src comp="72" pin="0"/><net_sink comp="964" pin=2"/></net>

<net id="973"><net_src comp="74" pin="0"/><net_sink comp="964" pin=3"/></net>

<net id="977"><net_src comp="961" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="982"><net_src comp="947" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="76" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="957" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="78" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="984" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="978" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="964" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="76" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="974" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="78" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1012"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="996" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="990" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="1008" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1024"><net_src comp="1014" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="245" pin="2"/><net_sink comp="1020" pin=1"/></net>

<net id="1031"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1035"><net_src comp="1032" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="1040"><net_src comp="249" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="30" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="30" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="328" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="342" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="30" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1054"><net_src comp="1048" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="1059"><net_src comp="30" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="356" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1061"><net_src comp="1055" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="1065"><net_src comp="112" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1070"><net_src comp="118" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1076"><net_src comp="249" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1081"><net_src comp="253" pin="4"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1086"><net_src comp="263" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="269" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1093"><net_src comp="1087" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1094"><net_src comp="1087" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1095"><net_src comp="1087" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1096"><net_src comp="1087" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1097"><net_src comp="1087" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="1098"><net_src comp="1087" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1102"><net_src comp="289" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1105"><net_src comp="1099" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1106"><net_src comp="1099" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="1110"><net_src comp="295" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="1113"><net_src comp="1107" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="1114"><net_src comp="1107" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1115"><net_src comp="1107" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1116"><net_src comp="1107" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1120"><net_src comp="303" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1125"><net_src comp="309" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1130"><net_src comp="315" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="1135"><net_src comp="322" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="1141"><net_src comp="328" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1146"><net_src comp="332" pin="4"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="1151"><net_src comp="342" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1156"><net_src comp="1036" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="1161"><net_src comp="345" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="1166"><net_src comp="356" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1171"><net_src comp="360" pin="3"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1176"><net_src comp="365" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="1181"><net_src comp="370" pin="3"/><net_sink comp="1178" pin=0"/></net>

<net id="1182"><net_src comp="1178" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="1186"><net_src comp="388" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1192"><net_src comp="411" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1198"><net_src comp="416" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1204"><net_src comp="423" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1209"><net_src comp="430" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1214"><net_src comp="1042" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="1219"><net_src comp="448" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="1224"><net_src comp="467" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="1229"><net_src comp="502" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1234"><net_src comp="526" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="1240"><net_src comp="551" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1242"><net_src comp="1237" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1246"><net_src comp="593" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1251"><net_src comp="616" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="1253"><net_src comp="1248" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="1257"><net_src comp="640" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="1259"><net_src comp="1254" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="1263"><net_src comp="664" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="1269"><net_src comp="152" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="1274"><net_src comp="670" pin="4"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1279"><net_src comp="680" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="1284"><net_src comp="157" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1289"><net_src comp="684" pin="4"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1294"><net_src comp="694" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1299"><net_src comp="698" pin="2"/><net_sink comp="1296" pin=0"/></net>

<net id="1300"><net_src comp="1296" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1304"><net_src comp="703" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1309"><net_src comp="708" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1311"><net_src comp="1306" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="1315"><net_src comp="712" pin="1"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1317"><net_src comp="1312" pin="1"/><net_sink comp="769" pin=2"/></net>

<net id="1321"><net_src comp="162" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1326"><net_src comp="716" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1331"><net_src comp="721" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1336"><net_src comp="726" pin="4"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1341"><net_src comp="736" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1346"><net_src comp="743" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="799" pin=2"/></net>

<net id="1351"><net_src comp="167" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="829" pin=0"/></net>

<net id="1356"><net_src comp="769" pin="3"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1358"><net_src comp="1353" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="1359"><net_src comp="1353" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1363"><net_src comp="775" pin="4"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="1368"><net_src comp="785" pin="1"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1373"><net_src comp="789" pin="2"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="1378"><net_src comp="794" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1383"><net_src comp="825" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1385"><net_src comp="1380" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="1389"><net_src comp="829" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1391"><net_src comp="1386" pin="1"/><net_sink comp="901" pin=2"/></net>

<net id="1395"><net_src comp="833" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1400"><net_src comp="838" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1401"><net_src comp="1397" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1405"><net_src comp="875" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1410"><net_src comp="901" pin="3"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1412"><net_src comp="1407" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1413"><net_src comp="1407" pin="1"/><net_sink comp="1026" pin=2"/></net>

<net id="1417"><net_src comp="938" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="1419"><net_src comp="1414" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="1423"><net_src comp="1026" pin="3"/><net_sink comp="1420" pin=0"/></net>

<net id="1424"><net_src comp="1420" pin="1"/><net_sink comp="1032" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {23 24 25 26 27 28 29 }
 - Input state : 
	Port: maxpool_layer : gmem | {8 9 10 11 12 13 14 15 16 17 18 }
	Port: maxpool_layer : input_r | {1 }
	Port: maxpool_layer : output_r | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln56 : 1
		tmp : 1
		mul_ln59 : 2
		icmp_ln55 : 1
		br_ln55 : 2
		icmp_ln56 : 1
		select_ln55_1 : 2
		icmp_ln57 : 1
		or_ln55 : 2
		select_ln56 : 2
		add_ln56_1 : 1
	State 3
		add_ln56 : 1
		zext_ln56_1 : 2
		p_mid : 2
		mul_ln59_1 : 3
	State 4
		mul_ln61 : 1
	State 5
		mul_ln61_1 : 1
	State 6
		shl_ln : 1
		zext_ln59 : 2
		add_ln59 : 3
		add_ln55 : 1
		shl_ln59_mid1 : 2
		zext_ln59_5 : 3
		add_ln59_3 : 4
		select_ln55_2 : 5
		select_ln55_3 : 3
		select_ln55_7 : 2
	State 7
		add_ln59_1 : 1
		zext_ln61 : 1
		add_ln61 : 2
		select_ln55_4 : 2
		add_ln59_4 : 1
		select_ln56_1 : 3
		zext_ln59_3 : 1
		zext_ln59_4 : 1
		sub_ln59 : 2
		sext_ln59_1 : 3
		add_ln59_2 : 4
		trunc_ln : 5
		sext_ln59 : 6
		gmem_addr : 7
	State 8
		select_ln55_5 : 1
		zext_ln61_1 : 1
		add_ln61_3 : 2
		select_ln56_2 : 3
		zext_ln60 : 1
		zext_ln60_1 : 1
		sub_ln60 : 2
		sext_ln60_1 : 3
		add_ln60 : 4
		trunc_ln1 : 5
		sext_ln60 : 6
		gmem_addr_1 : 7
	State 9
		trunc_ln2 : 1
		sext_ln61 : 2
		gmem_addr_2 : 3
		trunc_ln3 : 1
		sext_ln62 : 2
		gmem_addr_3 : 3
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp_3 : 1
	State 18
		mul_ln68 : 1
	State 19
		mul_ln68_1 : 1
		select_ln56_3 : 2
		zext_ln56_2 : 3
		tmp_6 : 1
		zext_ln68 : 1
		zext_ln68_1 : 1
		sub_ln68 : 2
		sext_ln68_1 : 3
		add_ln68 : 4
	State 20
	State 21
	State 22
		add_ln55_1 : 1
		add_ln68_1 : 2
		trunc_ln7 : 3
		sext_ln68 : 4
		gmem_addr_4 : 5
	State 23
		tmp_7 : 1
		trunc_ln66 : 1
		tmp_8 : 1
		trunc_ln66_1 : 1
		icmp_ln66 : 2
		icmp_ln66_1 : 2
		or_ln66 : 3
		icmp_ln66_2 : 2
		icmp_ln66_3 : 2
		or_ln66_1 : 3
		and_ln66 : 3
		and_ln66_1 : 3
		max_final : 3
	State 24
		write_ln68 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       add_ln56_1_fu_303      |    0    |    0    |    15   |
|          |        add_ln56_fu_322       |    0    |    0    |    15   |
|          |       add_ln55_2_fu_345      |    0    |    0    |    13   |
|          |        add_ln57_fu_365       |    0    |    0    |    15   |
|          |        add_ln59_fu_388       |    0    |    0    |    71   |
|          |        add_ln55_fu_393       |    0    |    0    |    12   |
|          |       add_ln59_3_fu_411      |    0    |    0    |    71   |
|          |       add_ln59_1_fu_440      |    0    |    0    |    71   |
|          |        add_ln61_fu_448       |    0    |    0    |    71   |
|    add   |       add_ln59_4_fu_462      |    0    |    0    |    71   |
|          |       add_ln59_2_fu_506      |    0    |    0    |    71   |
|          |       add_ln61_2_fu_532      |    0    |    0    |    71   |
|          |       add_ln61_3_fu_546      |    0    |    0    |    71   |
|          |        add_ln60_fu_597       |    0    |    0    |    71   |
|          |       add_ln61_1_fu_622      |    0    |    0    |    71   |
|          |        add_ln62_fu_646       |    0    |    0    |    71   |
|          |        add_ln68_fu_875       |    0    |    0    |    17   |
|          |       add_ln55_1_fu_910      |    0    |    0    |    64   |
|          |       add_ln68_1_fu_918      |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |     select_ln55_1_fu_275     |    0    |    0    |    5    |
|          |      select_ln56_fu_295      |    0    |    0    |    5    |
|          |      select_ln55_fu_315      |    0    |    0    |    5    |
|          |     select_ln56_4_fu_360     |    0    |    0    |    5    |
|          |     select_ln56_5_fu_370     |    0    |    0    |    8    |
|          |     select_ln55_2_fu_416     |    0    |    0    |    64   |
|          |     select_ln55_3_fu_423     |    0    |    0    |    5    |
|          |     select_ln55_7_fu_430     |    0    |    0    |    3    |
|  select  |     select_ln55_4_fu_453     |    0    |    0    |    64   |
|          |     select_ln56_1_fu_467     |    0    |    0    |    64   |
|          |     select_ln55_5_fu_537     |    0    |    0    |    64   |
|          |     select_ln56_2_fu_551     |    0    |    0    |    64   |
|          |          max1_fu_769         |    0    |    0    |    32   |
|          |     select_ln55_6_fu_799     |    0    |    0    |    13   |
|          |     select_ln56_3_fu_814     |    0    |    0    |    13   |
|          |          max2_fu_901         |    0    |    0    |    32   |
|          |       max_final_fu_1026      |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln55_fu_263       |    0    |    0    |    13   |
|          |       icmp_ln56_fu_269       |    0    |    0    |    11   |
|          |       icmp_ln57_fu_283       |    0    |    0    |    11   |
|          |       icmp_ln64_fu_698       |    0    |    0    |    11   |
|          |      icmp_ln64_1_fu_703      |    0    |    0    |    18   |
|          |      icmp_ln64_2_fu_716      |    0    |    0    |    11   |
|          |      icmp_ln64_3_fu_721      |    0    |    0    |    18   |
|   icmp   |       icmp_ln65_fu_789       |    0    |    0    |    11   |
|          |      icmp_ln65_1_fu_794      |    0    |    0    |    18   |
|          |      icmp_ln65_2_fu_833      |    0    |    0    |    11   |
|          |      icmp_ln65_3_fu_838      |    0    |    0    |    18   |
|          |       icmp_ln66_fu_978       |    0    |    0    |    11   |
|          |      icmp_ln66_1_fu_984      |    0    |    0    |    18   |
|          |      icmp_ln66_2_fu_996      |    0    |    0    |    11   |
|          |      icmp_ln66_3_fu_1002     |    0    |    0    |    18   |
|----------|------------------------------|---------|---------|---------|
|          |        mul_ln68_fu_743       |    0    |    0    |    63   |
|          |       mul_ln68_1_fu_808      |    0    |    0    |    63   |
|    mul   |          grp_fu_1036         |    1    |    0    |    0    |
|          |          grp_fu_1042         |    1    |    0    |    0    |
|          |          grp_fu_1048         |    1    |    0    |    0    |
|          |          grp_fu_1055         |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        sub_ln59_fu_496       |    0    |    0    |    14   |
|    sub   |        sub_ln60_fu_587       |    0    |    0    |    14   |
|          |        sub_ln68_fu_865       |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln55_fu_289        |    0    |    0    |    2    |
|          |         empty_fu_309         |    0    |    0    |    0    |
|          |         p_mid1_fu_351        |    0    |    0    |    0    |
|          |        or_ln60_fu_558        |    0    |    0    |    0    |
|    or    |        or_ln64_fu_749        |    0    |    0    |    2    |
|          |       or_ln64_1_fu_753       |    0    |    0    |    2    |
|          |        or_ln65_fu_881        |    0    |    0    |    2    |
|          |       or_ln65_1_fu_885       |    0    |    0    |    2    |
|          |        or_ln66_fu_990        |    0    |    0    |    2    |
|          |       or_ln66_1_fu_1008      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        and_ln64_fu_757       |    0    |    0    |    2    |
|          |       and_ln64_1_fu_763      |    0    |    0    |    2    |
|    and   |        and_ln65_fu_889       |    0    |    0    |    2    |
|          |       and_ln65_1_fu_895      |    0    |    0    |    2    |
|          |       and_ln66_fu_1014       |    0    |    0    |    2    |
|          |      and_ln66_1_fu_1020      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |    output_read_read_fu_112   |    0    |    0    |    0    |
|          |    input_read_read_fu_118    |    0    |    0    |    0    |
|   read   |  gmem_addr_read_read_fu_152  |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_157 |    0    |    0    |    0    |
|          | gmem_addr_2_read_read_fu_162 |    0    |    0    |    0    |
|          | gmem_addr_3_read_read_fu_167 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      grp_readreq_fu_124      |    0    |    0    |    0    |
|  readreq |      grp_readreq_fu_131      |    0    |    0    |    0    |
|          |      grp_readreq_fu_138      |    0    |    0    |    0    |
|          |      grp_readreq_fu_145      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| writeresp|     grp_writeresp_fu_172     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln68_write_fu_179   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_245          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln56_fu_249       |    0    |    0    |    0    |
|          |      zext_ln56_1_fu_328      |    0    |    0    |    0    |
|          |         p_cast_fu_342        |    0    |    0    |    0    |
|          |      p_cast_mid1_fu_356      |    0    |    0    |    0    |
|          |       zext_ln59_fu_384       |    0    |    0    |    0    |
|          |      zext_ln59_5_fu_407      |    0    |    0    |    0    |
|          |      zext_ln59_2_fu_437      |    0    |    0    |    0    |
|          |       zext_ln61_fu_445       |    0    |    0    |    0    |
|          |      zext_ln59_7_fu_459      |    0    |    0    |    0    |
|   zext   |      zext_ln59_3_fu_481      |    0    |    0    |    0    |
|          |      zext_ln59_4_fu_492      |    0    |    0    |    0    |
|          |      zext_ln61_1_fu_543      |    0    |    0    |    0    |
|          |       zext_ln60_fu_571       |    0    |    0    |    0    |
|          |      zext_ln60_1_fu_583      |    0    |    0    |    0    |
|          |      zext_ln59_1_fu_740      |    0    |    0    |    0    |
|          |      zext_ln59_6_fu_805      |    0    |    0    |    0    |
|          |      zext_ln56_2_fu_821      |    0    |    0    |    0    |
|          |       zext_ln68_fu_850       |    0    |    0    |    0    |
|          |      zext_ln68_1_fu_861      |    0    |    0    |    0    |
|          |       zext_ln55_fu_907       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_253          |    0    |    0    |    0    |
|          |         p_mid_fu_332         |    0    |    0    |    0    |
|          |        trunc_ln_fu_512       |    0    |    0    |    0    |
|          |       trunc_ln1_fu_602       |    0    |    0    |    0    |
|          |       trunc_ln2_fu_626       |    0    |    0    |    0    |
|          |       trunc_ln3_fu_650       |    0    |    0    |    0    |
|partselect|         tmp_1_fu_670         |    0    |    0    |    0    |
|          |         tmp_2_fu_684         |    0    |    0    |    0    |
|          |         tmp_4_fu_726         |    0    |    0    |    0    |
|          |         tmp_5_fu_775         |    0    |    0    |    0    |
|          |       trunc_ln7_fu_924       |    0    |    0    |    0    |
|          |         tmp_7_fu_947         |    0    |    0    |    0    |
|          |         tmp_8_fu_964         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         shl_ln_fu_376        |    0    |    0    |    0    |
|          |     shl_ln59_mid1_fu_399     |    0    |    0    |    0    |
|          |       shl_ln59_1_fu_474      |    0    |    0    |    0    |
|bitconcatenate|       shl_ln59_2_fu_485      |    0    |    0    |    0    |
|          |        shl_ln1_fu_563        |    0    |    0    |    0    |
|          |       shl_ln60_1_fu_575      |    0    |    0    |    0    |
|          |        shl_ln2_fu_843        |    0    |    0    |    0    |
|          |       shl_ln68_1_fu_854      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      sext_ln59_1_fu_502      |    0    |    0    |    0    |
|          |       sext_ln59_fu_522       |    0    |    0    |    0    |
|          |      sext_ln60_1_fu_593      |    0    |    0    |    0    |
|          |       sext_ln60_fu_612       |    0    |    0    |    0    |
|   sext   |       sext_ln61_fu_636       |    0    |    0    |    0    |
|          |       sext_ln62_fu_660       |    0    |    0    |    0    |
|          |      sext_ln68_1_fu_871      |    0    |    0    |    0    |
|          |      sext_ln68_2_fu_915      |    0    |    0    |    0    |
|          |       sext_ln68_fu_934       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln64_fu_680      |    0    |    0    |    0    |
|          |      trunc_ln64_1_fu_694     |    0    |    0    |    0    |
|   trunc  |       trunc_ln65_fu_736      |    0    |    0    |    0    |
|          |      trunc_ln65_1_fu_785     |    0    |    0    |    0    |
|          |       trunc_ln66_fu_957      |    0    |    0    |    0    |
|          |      trunc_ln66_1_fu_974     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    4    |    0    |   1878  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln55_2_reg_1158   |   11   |
|   add_ln56_1_reg_1117   |    8   |
|    add_ln56_reg_1132    |    5   |
|    add_ln57_reg_1173    |    5   |
|   add_ln59_3_reg_1189   |   64   |
|    add_ln59_reg_1183    |   64   |
|    add_ln61_reg_1216    |   64   |
|    add_ln68_reg_1402    |   14   |
|        c_reg_234        |    3   |
|      empty_reg_1122     |    5   |
|gmem_addr_1_read_reg_1281|   32   |
|   gmem_addr_1_reg_1248  |   32   |
|gmem_addr_2_read_reg_1318|   32   |
|   gmem_addr_2_reg_1254  |   32   |
|gmem_addr_3_read_reg_1348|   32   |
|   gmem_addr_3_reg_1260  |   32   |
|   gmem_addr_4_reg_1414  |   32   |
| gmem_addr_read_reg_1266 |   32   |
|    gmem_addr_reg_1231   |   32   |
|        i_reg_211        |    5   |
|    icmp_ln55_reg_1083   |    1   |
|    icmp_ln56_reg_1087   |    1   |
|   icmp_ln64_1_reg_1301  |    1   |
|   icmp_ln64_2_reg_1323  |    1   |
|   icmp_ln64_3_reg_1328  |    1   |
|    icmp_ln64_reg_1296   |    1   |
|   icmp_ln65_1_reg_1375  |    1   |
|   icmp_ln65_2_reg_1392  |    1   |
|   icmp_ln65_3_reg_1397  |    1   |
|    icmp_ln65_reg_1370   |    1   |
| indvar_flatten44_reg_188|   11   |
|  indvar_flatten_reg_200 |    8   |
|   input_read_reg_1067   |   64   |
|        j_reg_223        |    5   |
|      max1_reg_1353      |   32   |
|      max2_reg_1407      |   32   |
|    max_final_reg_1420   |   32   |
|   mul_ln59_1_reg_1211   |   15   |
|    mul_ln59_reg_1153    |   15   |
|    mul_ln68_reg_1343    |   13   |
|     or_ln55_reg_1099    |    1   |
|   output_read_reg_1062  |   64   |
|   p_cast_mid1_reg_1163  |   15   |
|     p_cast_reg_1148     |   15   |
|      p_mid_reg_1143     |    4   |
|  select_ln55_2_reg_1195 |   64   |
|  select_ln55_3_reg_1201 |    5   |
|  select_ln55_7_reg_1206 |    3   |
|   select_ln55_reg_1127  |    5   |
|  select_ln56_1_reg_1221 |   64   |
|  select_ln56_2_reg_1237 |   64   |
|  select_ln56_4_reg_1168 |    5   |
|  select_ln56_5_reg_1178 |    8   |
|   select_ln56_reg_1107  |    5   |
|   sext_ln59_1_reg_1226  |   64   |
|   sext_ln60_1_reg_1243  |   64   |
|      tmp_1_reg_1271     |    8   |
|      tmp_2_reg_1286     |    8   |
|      tmp_4_reg_1333     |    8   |
|      tmp_5_reg_1360     |    8   |
|       tmp_reg_1078      |    4   |
|  trunc_ln64_1_reg_1291  |   23   |
|   trunc_ln64_reg_1276   |   23   |
|  trunc_ln65_1_reg_1365  |   23   |
|   trunc_ln65_reg_1338   |   23   |
|       v0_reg_1306       |   32   |
|       v1_reg_1312       |   32   |
|       v2_reg_1380       |   32   |
|       v3_reg_1386       |   32   |
|   zext_ln56_1_reg_1138  |   15   |
|    zext_ln56_reg_1073   |   15   |
+-------------------------+--------+
|          Total          |  1509  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|   grp_writeresp_fu_172   |  p0  |   2  |   1  |    2   |
| indvar_flatten44_reg_188 |  p0  |   2  |  11  |   22   ||    9    |
|         i_reg_211        |  p0  |   2  |   5  |   10   ||    9    |
|        grp_fu_245        |  p0  |   5  |  32  |   160  ||    27   |
|        grp_fu_245        |  p1  |   5  |  32  |   160  ||    27   |
|        grp_fu_1036       |  p0  |   2  |   5  |   10   ||    9    |
|        grp_fu_1042       |  p1  |   2  |   5  |   10   ||    9    |
|        grp_fu_1048       |  p0  |   2  |   5  |   10   ||    9    |
|        grp_fu_1055       |  p1  |   2  |   5  |   10   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   394  || 16.1955 ||   108   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |  1878  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   108  |
|  Register |    -   |    -   |  1509  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   16   |  1509  |  1986  |
+-----------+--------+--------+--------+--------+
