

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
1e8303deea8618d8c53911faca49fd42  /home/grads/gva5176/gpu_project/mat_mul.o
Extracting PTX file and ptxas options    1: mat_mul.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/grads/gva5176/gpu_project/mat_mul.o
self exe links to: /home/grads/gva5176/gpu_project/mat_mul.o
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/grads/gva5176/gpu_project/mat_mul.o
Running md5sum using "md5sum /home/grads/gva5176/gpu_project/mat_mul.o "
self exe links to: /home/grads/gva5176/gpu_project/mat_mul.o
Extracting specific PTX file named mat_mul.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6matmulPA300_iS0_S0_ : hostFun 0x0x400fd2, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing mat_mul.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6matmulPA300_iS0_S0_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file mat_mul.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from mat_mul.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z6matmulPA300_iS0_S0_' : regs=14, lmem=0, smem=0, cmem=344
event update
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc107ef938..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc107ef930..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc107ef928..

GPGPU-Sim PTX: cudaLaunch for 0x0x400fd2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6matmulPA300_iS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z6matmulPA300_iS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6matmulPA300_iS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6matmulPA300_iS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6matmulPA300_iS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6matmulPA300_iS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z6matmulPA300_iS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (mat_mul.1.sm_30.ptx:40) @!%p3 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e0 (mat_mul.1.sm_30.ptx:124) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x078 (mat_mul.1.sm_30.ptx:41) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x080 (mat_mul.1.sm_30.ptx:44) cvta.to.global.u64 %rd11, %rd9;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2d8 (mat_mul.1.sm_30.ptx:121) @%p4 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e0 (mat_mul.1.sm_30.ptx:124) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6matmulPA300_iS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6matmulPA300_iS0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z6matmulPA300_iS0_S0_' to stream 0, gridDim= (10,10,1) blockDim = (32,32,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6matmulPA300_iS0_S0_'
Destroy streams for kernel 1: size 0
kernel_name = _Z6matmulPA300_iS0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 11451441
gpu_sim_insn = 119538400
gpu_ipc =      10.4387
gpu_tot_sim_cycle = 11451441
gpu_tot_sim_insn = 119538400
gpu_tot_ipc =      10.4387
gpu_tot_issued_cta = 100
gpu_occupancy = 40.8163% 
gpu_tot_occupancy = 40.8163% 
max_total_param_size = 0
gpu_stall_dramfull = 31633991
gpu_stall_icnt2sh    = 47220171
partiton_level_parallism =       3.4489
partiton_level_parallism_total  =       3.4489
partiton_level_parallism_util =       3.8619
partiton_level_parallism_util_total  =       3.8619
L2_BW  =     150.5813 GB/Sec
L2_BW_total  =     150.5813 GB/Sec
gpu_total_sim_rate=22461

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2023800
	L1I_total_cache_misses = 1090
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3599888, Miss = 2564710, Miss_rate = 0.712, Pending_hits = 152864, Reservation_fails = 6818365
	L1D_cache_core[1]: Access = 3599888, Miss = 2528960, Miss_rate = 0.703, Pending_hits = 168735, Reservation_fails = 6750091
	L1D_cache_core[2]: Access = 3593888, Miss = 2561357, Miss_rate = 0.713, Pending_hits = 157861, Reservation_fails = 6889836
	L1D_cache_core[3]: Access = 3599888, Miss = 2552087, Miss_rate = 0.709, Pending_hits = 163497, Reservation_fails = 6725282
	L1D_cache_core[4]: Access = 3449648, Miss = 2485544, Miss_rate = 0.721, Pending_hits = 156521, Reservation_fails = 6886900
	L1D_cache_core[5]: Access = 3750144, Miss = 2732748, Miss_rate = 0.729, Pending_hits = 178741, Reservation_fails = 7487521
	L1D_cache_core[6]: Access = 3599888, Miss = 2538755, Miss_rate = 0.705, Pending_hits = 164736, Reservation_fails = 6658307
	L1D_cache_core[7]: Access = 3750144, Miss = 2724722, Miss_rate = 0.727, Pending_hits = 187172, Reservation_fails = 7282724
	L1D_cache_core[8]: Access = 3750144, Miss = 2735721, Miss_rate = 0.729, Pending_hits = 182981, Reservation_fails = 7498779
	L1D_cache_core[9]: Access = 3840272, Miss = 2630783, Miss_rate = 0.685, Pending_hits = 173417, Reservation_fails = 6465739
	L1D_cache_core[10]: Access = 3750144, Miss = 2771805, Miss_rate = 0.739, Pending_hits = 175828, Reservation_fails = 7414112
	L1D_cache_core[11]: Access = 3750144, Miss = 2729421, Miss_rate = 0.728, Pending_hits = 183050, Reservation_fails = 7403820
	L1D_cache_core[12]: Access = 3605888, Miss = 2500842, Miss_rate = 0.694, Pending_hits = 163106, Reservation_fails = 6782956
	L1D_cache_core[13]: Access = 3599888, Miss = 2533798, Miss_rate = 0.704, Pending_hits = 165563, Reservation_fails = 6772284
	L1D_cache_core[14]: Access = 3750144, Miss = 2748488, Miss_rate = 0.733, Pending_hits = 183750, Reservation_fails = 7417255
	L1D_total_cache_accesses = 54990000
	L1D_total_cache_misses = 39339741
	L1D_total_cache_miss_rate = 0.7154
	L1D_total_cache_pending_hits = 2557822
	L1D_total_cache_reservation_fails = 105253971
	L1D_cache_data_port_util = 0.080
	L1D_cache_fill_port_util = 0.076
L1C_cache:
	L1C_total_cache_accesses = 9600
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 13048419
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2446442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12495139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 102901696
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 44018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 111380
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 26844602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2352275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2022710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1090
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27990000
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 9600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2023800

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 89280750
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 923892
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12023934
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 673120
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2352275
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
9296, 9296, 9296, 9296, 9296, 9296, 9296, 9296, 9296, 9296, 9296, 9296, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 7984, 
gpgpu_n_tot_thrd_icount = 127590400
gpgpu_n_tot_w_icount = 3987200
gpgpu_n_stall_shd_mem = 156818132
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12495139
gpgpu_n_mem_write_global = 27000000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 54090000
gpgpu_n_store_insn = 27000000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 307200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 104527743
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 52287000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:297514823	W0_Idle:260679	W0_Scoreboard:25202592	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:393600	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3593600
single_issue_nums: WS0:1993600	WS1:1993600	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 99961112 {8:12495139,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1080000000 {40:27000000,}
traffic_breakdown_coretomem[INST_ACC_R] = 720 {8:90,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1999222240 {40:49980556,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000000 {8:27000000,}
traffic_breakdown_memtocore[INST_ACC_R] = 14400 {40:360,}
maxmflatency = 1791 
max_icnt2mem_latency = 1498 
maxmrqlatency = 339 
max_icnt2sh_latency = 449 
averagemflatency = 472 
avg_icnt2mem_latency = 102 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 119 
mrq_lat_table:8798 	4334 	728 	335 	5819 	788 	781 	764 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8937497 	39079389 	28455240 	508460 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	37 	43 	16 	9600128 	6725037 	11428469 	9910782 	1825185 	5547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	284902 	781391 	1362651 	3055015 	41608900 	29650663 	237064 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	239 	18934 	3728 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        32        32        40        25        29        30        57        32        44        40        51        20        24        40        56 
dram[1]:        44        32        45        40        40        25        28        48        24        44        36        53        24        16        40        48 
dram[2]:        40        28        41        32        40        33        30        52        32        36        36        72        24        20        40        56 
dram[3]:        36        32        42        30        44        25        31        44        29        32        54        45        24        16        80        44 
dram[4]:        36        40        40        31        32        25        57        48        44        32        24        44        24        20        52        44 
dram[5]:        32        40        41        32        25        32        57        36        40        28        32        44        20        20        48        40 
maximum service time to same row:
dram[0]:   2079174   1966486   1973822   2101855   3074621   2991981   3427130   3314494   1688646   3538246   2341762   2708693   1704438   1714137   2122023   5234976 
dram[1]:   1977332   2326425   2706046   2800170   3798309   3352209   3443278   3015617   1976077   3317102   2427485   3148597   1704328   1708731   2131206   4644087 
dram[2]:   1973394   1968821   2275346   1984648   3779927   3013332   3096460   3988824   2582207   2076738   2099556   4407738   1710902   1714138   2092860   5358943 
dram[3]:   1974851   2495073   2298867   1980304   3788004   3032589   3117933   3825769   1681727   2843496   3924134   2835857   1714634   1688459   4089627   2871537 
dram[4]:   1977914   3482525   2103100   2066788   2353363   3400867   4561799   4634484   3581591   1949514   1995428   2554975   1709069   3043466   4775856   2080976 
dram[5]:   1977235   2071843   2351678   1983265   3578731   3054404   4241926   2018217   3195046   1682291   1708999   2581667   1922190   1696990   3524131   2718033 
average row accesses per activate:
dram[0]:  6.636364  6.697674  9.310345  7.714286  7.742857  6.534883  7.727273  9.407408  6.439024  6.538462 10.000000  9.240000 37.333332 36.333332  9.000000  8.826087 
dram[1]:  7.139535  6.948718  9.214286  8.064516  7.485714  6.536585  7.727273  9.185185  6.918919  6.121951  9.120000 10.090909 33.333332 33.333332 10.210526  9.863636 
dram[2]:  7.414634  7.153846  8.827586  8.903226  6.846154  6.756098  8.354838  8.448276  6.333333  6.439024  9.600000 11.722222 35.666668 33.666668 12.058824 12.117647 
dram[3]:  6.688889  7.432433  9.814815  8.741936  6.948718  7.351351  8.758620  9.034483  6.121951  6.463415  8.666667  9.391304 33.666668 32.666668 13.533334 10.428572 
dram[4]:  6.604651  8.060606  8.258064  8.612904  6.634146  8.121212  8.466666  7.870968  7.028572  6.564103  8.703704  8.440000 34.000000 32.333332 10.684211 10.631579 
dram[5]:  6.720930  6.923077 10.320000  9.517241  6.232558  8.090909  8.724138  7.657143  6.121951  6.365854  8.379311  8.840000 32.000000 36.333332 11.000000 10.000000 
average row locality = 22393/2710 = 8.263100
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        34        36        23        26        35        36        34        32        36        36        34        32         6         8        26        26 
dram[1]:        33        35        25        26        34        36        33        29        37        35        30        33         8         8        26        21 
dram[2]:        37        35        21        29        36        38        34        31        35        37        37        27         4        10        27        24 
dram[3]:        36        35        22        26        36        36        30        34        34        36        34        28         8         4        28        25 
dram[4]:        37        34        22        25        35        37        33        30        34        36        33        27         2         8        27        25 
dram[5]:        38        34        25        28        37        35        31        37        36        38        34        31         6         9        23        25 
total dram writes = 2735
bank skew: 38/2 = 19.00
chip skew: 467/445 = 1.05
average mf latency per bank:
dram[0]:   13599958  11361173  19393077  15638238  13156175  11391600  13174502  12075307  12373530  10814807  12815189  12384066  52346676  35359622   8338376   7021948
dram[1]:   12656298  13222911  16313684  17612849  12470150  12457623  12446788  15376578  11105949  12688295  13314195  13730270  36645314  40449912   7531013   9600380
dram[2]:   11606697  12448146  19937239  14998054  11686871  11630497  12126140  14112434  12080852  11642210  11463428  15310412  72132031  31328214   7625154   7923989
dram[3]:   12608549  11548740  20210322  15092462  12369126  11410771  14560482  11651301  12834402  10933077  12684399  13400611  37758215  70493082   7674006   6976785
dram[4]:   12012463  11803612  19787141  16031095  12422617  10917759  13134271  12970089  12603856  10883177  13054018  14114944 151524066  34632661   7836797   7034808
dram[5]:   10931216  13389556  16171495  15927954  11396137  12391474  13224957  11630625  11334819  11335074  11715726  13590455  46821735  34905134   8487343   7867450
maximum mf latency per bank:
dram[0]:       1734      1611      1662      1679      1642      1784      1601      1523      1615      1640      1674      1548      1516      1451      1755      1612
dram[1]:       1639      1630      1698      1569      1634      1696      1595      1593      1568      1628      1610      1646      1499      1468      1606      1633
dram[2]:       1663      1626      1777      1651      1751      1737      1585      1577      1609      1644      1592      1596      1404      1584      1618      1633
dram[3]:       1651      1708      1662      1791      1731      1674      1569      1620      1647      1606      1659      1697      1568      1446      1785      1522
dram[4]:       1747      1683      1643      1636      1761      1788      1601      1597      1692      1600      1609      1572      1535      1442      1612      1590
dram[5]:       1680      1691      1638      1669      1707      1656      1561      1587      1618      1605      1653      1599      1493      1589      1625      1612
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15115901 n_nop=15110963 n_act=469 n_pre=453 n_ref_event=4584068530034947560 n_req=3792 n_rd=3534 n_rd_L2_A=0 n_write=0 n_wr_bk=488 bw_util=0.0005322
n_activity=30467 dram_eff=0.264
bk0: 274a 15113728i bk1: 268a 15113715i bk2: 256a 15113952i bk3: 256a 15113771i bk4: 252a 15113639i bk5: 260a 15113338i bk6: 236a 15113774i bk7: 236a 15114122i bk8: 244a 15113886i bk9: 236a 15114084i bk10: 212a 15114280i bk11: 212a 15114171i bk12: 108a 15115250i bk13: 104a 15115436i bk14: 192a 15114418i bk15: 188a 15114354i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.876319
Row_Buffer_Locality_read = 0.912564
Row_Buffer_Locality_write = 0.379845
Bank_Level_Parallism = 1.585941
Bank_Level_Parallism_Col = 5.593516
Bank_Level_Parallism_Ready = 1.817346
write_to_read_ratio_blp_rw_average = 0.210368
GrpLevelPara = 1.221687 

BW Util details:
bwutil = 0.000532 
total_CMD = 15115901 
util_bw = 8044 
Wasted_Col = 7384 
Wasted_Row = 5446 
Idle = 15095027 

BW Util Bottlenecks: 
RCDc_limit = 3305 
RCDWRc_limit = 1091 
WTRc_limit = 136 
RTWc_limit = 1049 
CCDLc_limit = 2686 
rwq = 0 
CCDLc_limit_alone = 2387 
WTRc_limit_alone = 136 
RTWc_limit_alone = 750 

Commands details: 
total_CMD = 15115901 
n_nop = 15110963 
Read = 3534 
Write = 0 
L2_Alloc = 0 
L2_WB = 488 
n_act = 469 
n_pre = 453 
n_ref = 4584068530034947560 
n_req = 3792 
total_req = 4022 

Dual Bus Interface Util: 
issued_total_row = 922 
issued_total_col = 4022 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000327 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001215 
queue_avg = 0.006188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.00618792
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15115901 n_nop=15111109 n_act=449 n_pre=433 n_ref_event=0 n_req=3687 n_rd=3440 n_rd_L2_A=0 n_write=0 n_wr_bk=476 bw_util=0.0005181
n_activity=29157 dram_eff=0.2686
bk0: 288a 15113857i bk1: 252a 15114020i bk2: 244a 15114025i bk3: 236a 15113972i bk4: 244a 15113742i bk5: 248a 15113503i bk6: 236a 15113850i bk7: 232a 15113991i bk8: 236a 15113942i bk9: 232a 15113976i bk10: 212a 15114349i bk11: 204a 15114285i bk12: 96a 15115468i bk13: 96a 15115381i bk14: 180a 15114595i bk15: 204a 15114656i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.878221
Row_Buffer_Locality_read = 0.914826
Row_Buffer_Locality_write = 0.368421
Bank_Level_Parallism = 1.562617
Bank_Level_Parallism_Col = 1.706520
Bank_Level_Parallism_Ready = 1.737634
write_to_read_ratio_blp_rw_average = 0.221941
GrpLevelPara = 1.219194 

BW Util details:
bwutil = 0.000518 
total_CMD = 15115901 
util_bw = 7832 
Wasted_Col = 7182 
Wasted_Row = 5018 
Idle = 15095869 

BW Util Bottlenecks: 
RCDc_limit = 3124 
RCDWRc_limit = 1059 
WTRc_limit = 170 
RTWc_limit = 1105 
CCDLc_limit = 2733 
rwq = 0 
CCDLc_limit_alone = 2395 
WTRc_limit_alone = 159 
RTWc_limit_alone = 778 

Commands details: 
total_CMD = 15115901 
n_nop = 15111109 
Read = 3440 
Write = 0 
L2_Alloc = 0 
L2_WB = 476 
n_act = 449 
n_pre = 433 
n_ref = 0 
n_req = 3687 
total_req = 3916 

Dual Bus Interface Util: 
issued_total_row = 882 
issued_total_col = 3916 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001252 
queue_avg = 0.005245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0052454
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15115901 n_nop=15111066 n_act=443 n_pre=427 n_ref_event=0 n_req=3744 n_rd=3490 n_rd_L2_A=0 n_write=0 n_wr_bk=480 bw_util=0.0005253
n_activity=29493 dram_eff=0.2692
bk0: 284a 15113992i bk1: 260a 15113785i bk2: 244a 15114112i bk3: 260a 15113734i bk4: 248a 15113664i bk5: 256a 15113438i bk6: 240a 15113746i bk7: 228a 15114080i bk8: 228a 15114021i bk9: 244a 15113949i bk10: 220a 15114236i bk11: 196a 15114624i bk12: 104a 15115220i bk13: 96a 15115475i bk14: 190a 15114567i bk15: 192a 15114636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.881677
Row_Buffer_Locality_read = 0.918052
Row_Buffer_Locality_write = 0.381890
Bank_Level_Parallism = 1.568644
Bank_Level_Parallism_Col = 1.730405
Bank_Level_Parallism_Ready = 1.760383
write_to_read_ratio_blp_rw_average = 0.224503
GrpLevelPara = 1.239240 

BW Util details:
bwutil = 0.000525 
total_CMD = 15115901 
util_bw = 7940 
Wasted_Col = 7094 
Wasted_Row = 5176 
Idle = 15095691 

BW Util Bottlenecks: 
RCDc_limit = 3020 
RCDWRc_limit = 1074 
WTRc_limit = 154 
RTWc_limit = 1128 
CCDLc_limit = 2688 
rwq = 0 
CCDLc_limit_alone = 2360 
WTRc_limit_alone = 149 
RTWc_limit_alone = 805 

Commands details: 
total_CMD = 15115901 
n_nop = 15111066 
Read = 3490 
Write = 0 
L2_Alloc = 0 
L2_WB = 480 
n_act = 443 
n_pre = 427 
n_ref = 0 
n_req = 3744 
total_req = 3970 

Dual Bus Interface Util: 
issued_total_row = 870 
issued_total_col = 3970 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000320 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001034 
queue_avg = 0.005567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.00556665
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15115901 n_nop=15111045 n_act=448 n_pre=432 n_ref_event=0 n_req=3758 n_rd=3504 n_rd_L2_A=0 n_write=0 n_wr_bk=480 bw_util=0.0005271
n_activity=29528 dram_eff=0.2698
bk0: 280a 15113838i bk1: 256a 15113921i bk2: 252a 15114014i bk3: 256a 15113808i bk4: 252a 15113556i bk5: 252a 15113553i bk6: 236a 15113795i bk7: 244a 15113741i bk8: 232a 15113894i bk9: 244a 15113946i bk10: 216a 15114165i bk11: 200a 15114430i bk12: 96a 15115217i bk13: 96a 15115586i bk14: 188a 15114731i bk15: 204a 15114574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.880788
Row_Buffer_Locality_read = 0.915811
Row_Buffer_Locality_write = 0.397638
Bank_Level_Parallism = 1.593666
Bank_Level_Parallism_Col = 1.762171
Bank_Level_Parallism_Ready = 1.814741
write_to_read_ratio_blp_rw_average = 0.216656
GrpLevelPara = 1.249655 

BW Util details:
bwutil = 0.000527 
total_CMD = 15115901 
util_bw = 7968 
Wasted_Col = 7188 
Wasted_Row = 5058 
Idle = 15095687 

BW Util Bottlenecks: 
RCDc_limit = 3160 
RCDWRc_limit = 1037 
WTRc_limit = 156 
RTWc_limit = 1076 
CCDLc_limit = 2692 
rwq = 0 
CCDLc_limit_alone = 2369 
WTRc_limit_alone = 152 
RTWc_limit_alone = 757 

Commands details: 
total_CMD = 15115901 
n_nop = 15111045 
Read = 3504 
Write = 0 
L2_Alloc = 0 
L2_WB = 480 
n_act = 448 
n_pre = 432 
n_ref = 0 
n_req = 3758 
total_req = 3984 

Dual Bus Interface Util: 
issued_total_row = 880 
issued_total_col = 3984 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000264 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.001647 
queue_avg = 0.005775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.00577498
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15115901 n_nop=15111147 n_act=443 n_pre=427 n_ref_event=0 n_req=3663 n_rd=3416 n_rd_L2_A=0 n_write=0 n_wr_bk=475 bw_util=0.0005148
n_activity=29084 dram_eff=0.2676
bk0: 264a 15113913i bk1: 248a 15113925i bk2: 244a 15114074i bk3: 252a 15113835i bk4: 252a 15113535i bk5: 248a 15113688i bk6: 236a 15113876i bk7: 228a 15113959i bk8: 228a 15114138i bk9: 236a 15114059i bk10: 216a 15114129i bk11: 196a 15114355i bk12: 100a 15115508i bk13: 92a 15115333i bk14: 188a 15114552i bk15: 188a 15114616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.879061
Row_Buffer_Locality_read = 0.915105
Row_Buffer_Locality_write = 0.380567
Bank_Level_Parallism = 1.566802
Bank_Level_Parallism_Col = 1.731084
Bank_Level_Parallism_Ready = 1.780889
write_to_read_ratio_blp_rw_average = 0.223370
GrpLevelPara = 1.226766 

BW Util details:
bwutil = 0.000515 
total_CMD = 15115901 
util_bw = 7782 
Wasted_Col = 7118 
Wasted_Row = 5124 
Idle = 15095877 

BW Util Bottlenecks: 
RCDc_limit = 3067 
RCDWRc_limit = 1045 
WTRc_limit = 125 
RTWc_limit = 1070 
CCDLc_limit = 2725 
rwq = 0 
CCDLc_limit_alone = 2395 
WTRc_limit_alone = 123 
RTWc_limit_alone = 742 

Commands details: 
total_CMD = 15115901 
n_nop = 15111147 
Read = 3416 
Write = 0 
L2_Alloc = 0 
L2_WB = 475 
n_act = 443 
n_pre = 427 
n_ref = 0 
n_req = 3663 
total_req = 3891 

Dual Bus Interface Util: 
issued_total_row = 870 
issued_total_col = 3891 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000257 
Either_Row_CoL_Bus_Util = 0.000315 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001472 
queue_avg = 0.005456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.00545604
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15115901 n_nop=15111029 n_act=458 n_pre=442 n_ref_event=0 n_req=3749 n_rd=3492 n_rd_L2_A=0 n_write=0 n_wr_bk=486 bw_util=0.0005263
n_activity=29887 dram_eff=0.2662
bk0: 268a 15113964i bk1: 252a 15113897i bk2: 244a 15114196i bk3: 260a 15113953i bk4: 248a 15113554i bk5: 248a 15113793i bk6: 236a 15113911i bk7: 248a 15113850i bk8: 232a 15113967i bk9: 240a 15113938i bk10: 224a 15114009i bk11: 204a 15114344i bk12: 92a 15115258i bk13: 104a 15115459i bk14: 196a 15114798i bk15: 196a 15114604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.877834
Row_Buffer_Locality_read = 0.915808
Row_Buffer_Locality_write = 0.361868
Bank_Level_Parallism = 1.536254
Bank_Level_Parallism_Col = 1.685460
Bank_Level_Parallism_Ready = 1.732412
write_to_read_ratio_blp_rw_average = 0.217980
GrpLevelPara = 1.214012 

BW Util details:
bwutil = 0.000526 
total_CMD = 15115901 
util_bw = 7956 
Wasted_Col = 7251 
Wasted_Row = 5230 
Idle = 15095464 

BW Util Bottlenecks: 
RCDc_limit = 3122 
RCDWRc_limit = 1123 
WTRc_limit = 141 
RTWc_limit = 1053 
CCDLc_limit = 2740 
rwq = 0 
CCDLc_limit_alone = 2445 
WTRc_limit_alone = 138 
RTWc_limit_alone = 761 

Commands details: 
total_CMD = 15115901 
n_nop = 15111029 
Read = 3492 
Write = 0 
L2_Alloc = 0 
L2_WB = 486 
n_act = 458 
n_pre = 442 
n_ref = 0 
n_req = 3749 
total_req = 3978 

Dual Bus Interface Util: 
issued_total_row = 900 
issued_total_col = 3978 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000263 
Either_Row_CoL_Bus_Util = 0.000322 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001232 
queue_avg = 0.005228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.00522807

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6436406, Miss = 1774, Miss_rate = 0.000, Pending_hits = 109, Reservation_fails = 343
L2_cache_bank[1]: Access = 6405160, Miss = 1760, Miss_rate = 0.000, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[2]: Access = 6410184, Miss = 1736, Miss_rate = 0.000, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[3]: Access = 6443404, Miss = 1704, Miss_rate = 0.000, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[4]: Access = 6418664, Miss = 1758, Miss_rate = 0.000, Pending_hits = 90, Reservation_fails = 0
L2_cache_bank[5]: Access = 6408420, Miss = 1732, Miss_rate = 0.000, Pending_hits = 97, Reservation_fails = 0
L2_cache_bank[6]: Access = 6427980, Miss = 1752, Miss_rate = 0.000, Pending_hits = 85, Reservation_fails = 0
L2_cache_bank[7]: Access = 6385052, Miss = 1752, Miss_rate = 0.000, Pending_hits = 77, Reservation_fails = 0
L2_cache_bank[8]: Access = 6416236, Miss = 1728, Miss_rate = 0.000, Pending_hits = 89, Reservation_fails = 0
L2_cache_bank[9]: Access = 6393356, Miss = 1688, Miss_rate = 0.000, Pending_hits = 86, Reservation_fails = 0
L2_cache_bank[10]: Access = 6403100, Miss = 1740, Miss_rate = 0.000, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[11]: Access = 6432984, Miss = 1752, Miss_rate = 0.000, Pending_hits = 80, Reservation_fails = 0
L2_total_cache_accesses = 76980946
L2_total_cache_misses = 20876
L2_total_cache_miss_rate = 0.0003
L2_total_cache_pending_hits = 1040
L2_total_cache_reservation_fails = 343
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49958696
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5212
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15638
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27000000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 312
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 228
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 49980556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 360
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 228
L2_cache_data_port_util = 0.560
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=76980946
icnt_total_pkts_simt_to_mem=39495244
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 103.393
	minimum = 5
	maximum = 787
Network latency average = 94.6553
	minimum = 5
	maximum = 755
Slowest packet = 5891812
Flit latency average = 94.6553
	minimum = 5
	maximum = 755
Slowest flit = 96686378
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.376715
	minimum = 0.217811 (at node 4)
	maximum = 0.562672 (at node 18)
Accepted packet rate average = 0.376715
	minimum = 0.28652 (at node 22)
	maximum = 0.488772 (at node 10)
Injected flit rate average = 0.376715
	minimum = 0.217811 (at node 4)
	maximum = 0.562672 (at node 18)
Accepted flit rate average= 0.376715
	minimum = 0.28652 (at node 22)
	maximum = 0.488772 (at node 10)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 103.393 (1 samples)
	minimum = 5 (1 samples)
	maximum = 787 (1 samples)
Network latency average = 94.6553 (1 samples)
	minimum = 5 (1 samples)
	maximum = 755 (1 samples)
Flit latency average = 94.6553 (1 samples)
	minimum = 5 (1 samples)
	maximum = 755 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.376715 (1 samples)
	minimum = 0.217811 (1 samples)
	maximum = 0.562672 (1 samples)
Accepted packet rate average = 0.376715 (1 samples)
	minimum = 0.28652 (1 samples)
	maximum = 0.488772 (1 samples)
Injected flit rate average = 0.376715 (1 samples)
	minimum = 0.217811 (1 samples)
	maximum = 0.562672 (1 samples)
Accepted flit rate average = 0.376715 (1 samples)
	minimum = 0.28652 (1 samples)
	maximum = 0.488772 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 42 sec (5322 sec)
gpgpu_simulation_rate = 22461 (inst/sec)
gpgpu_simulation_rate = 2151 (cycle/sec)
gpgpu_silicon_slowdown = 325430x
event update
GPGPU-Sim API: cudaEventSynchronize ** waiting for event
GPGPU-Sim API: cudaEventSynchronize ** event detected
 Parallely Elapsed Time: 5322000.000000 ms
Non-parallely Elapsed Time: 340000.000000 ms
GPGPU-Sim: *** exit detected ***
