// Seed: 1214044892
`timescale 1ps / 1ps
`define pp_3 0
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  inout id_1;
  assign id_2 = 1;
  assign id_2 = 1 + id_3 - 1 & 1'b0;
  logic id_3;
endmodule
