@verdi rc file Version 1.0
[General]
VerdiVersion = Verdi3_K-2015.09-SP1-1
[KeyNote]
Line1 = Automatic Backup 0
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
[hb]
postSimFile = /home/zqh/risc-v/zqh_riscv/verif/common/vips/DDR3_model/zqh_ddr3.fsdb
syncTime = 36635
viewport = 65 24 1855 1056 613 436 408 1853
activeNode = "tb"
activeScope = "tb"
activeFile = "./tb.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 38
baMode = False
srcLineNum = True
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "tb"
multipleSelection = 1 38 2 0 0
sdfCheckUndef = FALSE
[hb.sourceTab.1]
scope = tb
File = /home/zqh/risc-v/zqh_riscv/verif/common/vips/DDR3_model/tb.v
Line = 39
[imp.design1]
dbEnum =  oh
invokeDir = /home/zqh/risc-v/zqh_riscv/verif/common/vips/DDR3_model
design = DebussyLib
hostCommand = hostCommand -notice -line +lint=all noVCDE noONGS noUI noNS noVNGS -error=noIOPCWM +v2k +vcs+lic+wait -sverilog -timescale=1ns/10ps +define+sg125 +define+den1024Mb +define+x8 -pvalue+MEM_BITS=12 -pvalue+DEBUG=1 +incdir+./ ./ddr3.v ./tb.v -P /home/zqh/verdi\
/K-2015.09-SP1-1/share/PLI/VCS/LINUX64/novas.tab /home/zqh/verdi/K-2015.09-SP1-1/share/PLI/VCS/LINUX64/pli.a -l ./cmp.log -debug_pp
[nMemoryManager]
FsdbFile = /home/zqh/risc-v/zqh_riscv/verif/common/vips/DDR3_model/zqh_ddr3.fsdb
UserActionNum = 0
nMemWindowNum = 0
[wave.0]
viewPort = 0 28 1855 953 385 241
SessionFile = /home/zqh/risc-v/zqh_riscv/verif/common/vips/DDR3_model/verdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSync = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
