Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 11 18:24:10 2019
| Host         : DESKTOP-JALEM6D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file spectrum_feb10_xadc_hdmi_wrapper_timing_summary_routed.rpt -pb spectrum_feb10_xadc_hdmi_wrapper_timing_summary_routed.pb -rpx spectrum_feb10_xadc_hdmi_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : spectrum_feb10_xadc_hdmi_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.766      -12.722                      5                 5090        0.027        0.000                      0                 5090        2.845        0.000                       0                  1901  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk_fpga_0                                         {0.000 5.000}        10.000          100.000         
spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_hdmi_test1_clk_wiz_0_0                  {0.000 12.500}       25.000          40.000          
    CLKFBIN                                        {0.000 12.500}       25.000          40.000          
    PixelClkIO                                     {0.000 12.500}       25.000          40.000          
    SerialClkIO                                    {0.000 2.500}        5.000           200.000         
  clkfbout_hdmi_test1_clk_wiz_0_0                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                               2.721        0.000                      0                 4835        0.027        0.000                      0                 4835        3.750        0.000                       0                  1705  
spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_hdmi_test1_clk_wiz_0_0                       14.887        0.000                      0                  213        0.122        0.000                      0                  213        7.500        0.000                       0                   170  
    CLKFBIN                                                                                                                                                                                         23.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                                      22.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                                      2.845        0.000                       0                    10  
  clkfbout_hdmi_test1_clk_wiz_0_0                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                       clk_out1_hdmi_test1_clk_wiz_0_0       -2.766      -12.722                      5                    5        1.138        0.000                      0                    5  
clk_out1_hdmi_test1_clk_wiz_0_0  PixelClkIO                            19.341        0.000                      0                   38        0.252        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_hdmi_test1_clk_wiz_0_0  clk_out1_hdmi_test1_clk_wiz_0_0       23.247        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.940ns (30.734%)  route 4.372ns (69.266%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.765     3.073    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.702     6.109    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.150     6.259 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.511     6.770    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/s00_axi_wvalid
    SLICE_X12Y50         LUT4 (Prop_lut4_I0_O)        0.332     7.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/write_data_ptr[9]_i_2/O
                         net (fo=86, routed)          1.324     8.425    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg_wren
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.549 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2_i_1/O
                         net (fo=12, routed)          0.836     9.385    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/WE
    SLICE_X16Y63         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.485    12.677    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/WCLK
    SLICE_X16Y63         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMA/CLK
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X16Y63         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.106    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.940ns (30.734%)  route 4.372ns (69.266%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.765     3.073    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.702     6.109    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.150     6.259 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.511     6.770    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/s00_axi_wvalid
    SLICE_X12Y50         LUT4 (Prop_lut4_I0_O)        0.332     7.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/write_data_ptr[9]_i_2/O
                         net (fo=86, routed)          1.324     8.425    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg_wren
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.549 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2_i_1/O
                         net (fo=12, routed)          0.836     9.385    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/WE
    SLICE_X16Y63         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.485    12.677    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/WCLK
    SLICE_X16Y63         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMB/CLK
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X16Y63         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.106    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.940ns (30.734%)  route 4.372ns (69.266%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.765     3.073    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.702     6.109    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.150     6.259 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.511     6.770    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/s00_axi_wvalid
    SLICE_X12Y50         LUT4 (Prop_lut4_I0_O)        0.332     7.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/write_data_ptr[9]_i_2/O
                         net (fo=86, routed)          1.324     8.425    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg_wren
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.549 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2_i_1/O
                         net (fo=12, routed)          0.836     9.385    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/WE
    SLICE_X16Y63         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.485    12.677    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/WCLK
    SLICE_X16Y63         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMC/CLK
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X16Y63         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.106    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 1.940ns (30.734%)  route 4.372ns (69.266%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.765     3.073    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.702     6.109    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.150     6.259 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.511     6.770    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/s00_axi_wvalid
    SLICE_X12Y50         LUT4 (Prop_lut4_I0_O)        0.332     7.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/write_data_ptr[9]_i_2/O
                         net (fo=86, routed)          1.324     8.425    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg_wren
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.549 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2_i_1/O
                         net (fo=12, routed)          0.836     9.385    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/WE
    SLICE_X16Y63         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.485    12.677    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/WCLK
    SLICE_X16Y63         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMD/CLK
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X16Y63         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.106    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 1.940ns (31.067%)  route 4.305ns (68.933%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.765     3.073    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.702     6.109    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.150     6.259 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.511     6.770    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/s00_axi_wvalid
    SLICE_X12Y50         LUT4 (Prop_lut4_I0_O)        0.332     7.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/write_data_ptr[9]_i_2/O
                         net (fo=86, routed)          1.324     8.425    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg_wren
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.549 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2_i_1/O
                         net (fo=12, routed)          0.768     9.317    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/WE
    SLICE_X16Y65         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.484    12.676    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/WCLK
    SLICE_X16Y65         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMA/CLK
                         clock pessimism              0.116    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X16Y65         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.105    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 1.940ns (31.067%)  route 4.305ns (68.933%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.765     3.073    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.702     6.109    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.150     6.259 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.511     6.770    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/s00_axi_wvalid
    SLICE_X12Y50         LUT4 (Prop_lut4_I0_O)        0.332     7.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/write_data_ptr[9]_i_2/O
                         net (fo=86, routed)          1.324     8.425    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg_wren
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.549 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2_i_1/O
                         net (fo=12, routed)          0.768     9.317    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/WE
    SLICE_X16Y65         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.484    12.676    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/WCLK
    SLICE_X16Y65         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMB/CLK
                         clock pessimism              0.116    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X16Y65         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.105    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 1.940ns (31.067%)  route 4.305ns (68.933%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.765     3.073    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.702     6.109    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.150     6.259 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.511     6.770    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/s00_axi_wvalid
    SLICE_X12Y50         LUT4 (Prop_lut4_I0_O)        0.332     7.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/write_data_ptr[9]_i_2/O
                         net (fo=86, routed)          1.324     8.425    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg_wren
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.549 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2_i_1/O
                         net (fo=12, routed)          0.768     9.317    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/WE
    SLICE_X16Y65         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.484    12.676    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/WCLK
    SLICE_X16Y65         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMC/CLK
                         clock pessimism              0.116    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X16Y65         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.105    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.245ns  (logic 1.940ns (31.067%)  route 4.305ns (68.933%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.676 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.765     3.073    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.702     6.109    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.150     6.259 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.511     6.770    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/s00_axi_wvalid
    SLICE_X12Y50         LUT4 (Prop_lut4_I0_O)        0.332     7.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/write_data_ptr[9]_i_2/O
                         net (fo=86, routed)          1.324     8.425    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg_wren
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.549 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2_i_1/O
                         net (fo=12, routed)          0.768     9.317    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/WE
    SLICE_X16Y65         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.484    12.676    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/WCLK
    SLICE_X16Y65         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMD/CLK
                         clock pessimism              0.116    12.792    
                         clock uncertainty           -0.154    12.638    
    SLICE_X16Y65         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.105    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.940ns (31.657%)  route 4.188ns (68.343%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.765     3.073    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.702     6.109    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.150     6.259 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.511     6.770    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/s00_axi_wvalid
    SLICE_X12Y50         LUT4 (Prop_lut4_I0_O)        0.332     7.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/write_data_ptr[9]_i_2/O
                         net (fo=86, routed)          1.324     8.425    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg_wren
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.549 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2_i_1/O
                         net (fo=12, routed)          0.652     9.201    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/WE
    SLICE_X16Y64         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.485    12.677    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/WCLK
    SLICE_X16Y64         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/RAMA/CLK
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X16Y64         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.106    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 1.940ns (31.657%)  route 4.188ns (68.343%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.765     3.073    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.702     6.109    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.150     6.259 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=5, routed)           0.511     6.770    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/s00_axi_wvalid
    SLICE_X12Y50         LUT4 (Prop_lut4_I0_O)        0.332     7.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/write_data_ptr[9]_i_2/O
                         net (fo=86, routed)          1.324     8.425    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg_wren
    SLICE_X21Y66         LUT5 (Prop_lut5_I0_O)        0.124     8.549 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2_i_1/O
                         net (fo=12, routed)          0.652     9.201    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/WE
    SLICE_X16Y64         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.485    12.677    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/WCLK
    SLICE_X16Y64         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/RAMB/CLK
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X16Y64         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.106    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  2.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.611%)  route 0.166ns (56.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.586     0.927    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.166     1.220    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[25]
    SLICE_X4Y50          FDRE                                         r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.853     1.223    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)        -0.001     1.193    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rst_ps7_0_50M/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.149%)  route 0.208ns (52.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.559     0.900    spectrum_feb10_xadc_hdmi_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X21Y40         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 f  spectrum_feb10_xadc_hdmi_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.208     1.249    spectrum_feb10_xadc_hdmi_i/rst_ps7_0_50M/U0/SEQ/p_0_in
    SLICE_X22Y40         LUT2 (Prop_lut2_I1_O)        0.045     1.294 r  spectrum_feb10_xadc_hdmi_i/rst_ps7_0_50M/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.000     1.294    spectrum_feb10_xadc_hdmi_i/rst_ps7_0_50M/U0/SEQ/Core_i_1_n_0
    SLICE_X22Y40         FDSE                                         r  spectrum_feb10_xadc_hdmi_i/rst_ps7_0_50M/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.827     1.197    spectrum_feb10_xadc_hdmi_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X22Y40         FDSE                                         r  spectrum_feb10_xadc_hdmi_i/rst_ps7_0_50M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y40         FDSE (Hold_fdse_C_D)         0.091     1.254    spectrum_feb10_xadc_hdmi_i/rst_ps7_0_50M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/write_data_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.560     0.901    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_zynq
    SLICE_X17Y58         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/write_data_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/write_data_ptr_reg[0]/Q
                         net (fo=188, routed)         0.228     1.270    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/ADDRD0
    SLICE_X16Y58         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.829     1.199    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/WCLK
    SLICE_X16Y58         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMA/CLK
                         clock pessimism             -0.285     0.914    
    SLICE_X16Y58         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.224    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/write_data_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.560     0.901    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_zynq
    SLICE_X17Y58         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/write_data_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/write_data_ptr_reg[0]/Q
                         net (fo=188, routed)         0.228     1.270    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/ADDRD0
    SLICE_X16Y58         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.829     1.199    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/WCLK
    SLICE_X16Y58         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMB/CLK
                         clock pessimism             -0.285     0.914    
    SLICE_X16Y58         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.224    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/write_data_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.560     0.901    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_zynq
    SLICE_X17Y58         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/write_data_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/write_data_ptr_reg[0]/Q
                         net (fo=188, routed)         0.228     1.270    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/ADDRD0
    SLICE_X16Y58         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.829     1.199    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/WCLK
    SLICE_X16Y58         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMC/CLK
                         clock pessimism             -0.285     0.914    
    SLICE_X16Y58         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.224    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/write_data_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.560     0.901    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_zynq
    SLICE_X17Y58         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/write_data_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y58         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/write_data_ptr_reg[0]/Q
                         net (fo=188, routed)         0.228     1.270    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/ADDRD0
    SLICE_X16Y58         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.829     1.199    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/WCLK
    SLICE_X16Y58         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMD/CLK
                         clock pessimism             -0.285     0.914    
    SLICE_X16Y58         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.224    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.566     0.907    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y46         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.116     1.164    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X10Y45         SRLC32E                                      r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.834     1.204    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y45         SRLC32E                                      r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X10Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.357%)  route 0.233ns (55.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.562     0.903    spectrum_feb10_xadc_hdmi_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X14Y52         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y52         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  spectrum_feb10_xadc_hdmi_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/Q
                         net (fo=1, routed)           0.233     1.277    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[43]
    SLICE_X15Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.322 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[14]_i_1/O
                         net (fo=2, routed)           0.000     1.322    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[14]
    SLICE_X15Y44         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.831     1.201    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X15Y44         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.091     1.263    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.139%)  route 0.226ns (54.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.565     0.906    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y50          FDRE                                         r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[33]/Q
                         net (fo=1, routed)           0.109     1.156    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[33]
    SLICE_X7Y50          LUT5 (Prop_lut5_I0_O)        0.045     1.201 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1/O
                         net (fo=2, routed)           0.117     1.318    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X7Y48          FDRE                                         r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.835     1.205    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y48          FDRE                                         r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y48          FDRE (Hold_fdre_C_D)         0.070     1.246    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.715%)  route 0.249ns (57.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.584     0.925    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/Q
                         net (fo=1, routed)           0.249     1.315    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[56]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.360 r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1/O
                         net (fo=1, routed)           0.000     1.360    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[56]
    SLICE_X3Y49          FDRE                                         r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.854     1.224    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    spectrum_feb10_xadc_hdmi_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0      spectrum_feb10_xadc_hdmi_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X19Y47   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X16Y46   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y50   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/axi_rvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y50   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/axi_wready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X21Y57   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y47   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y44   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X20Y47   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y69   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_192_255_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y69   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_192_255_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y69   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_192_255_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y69   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_192_255_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y60   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y60   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_0_63_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y60   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_0_63_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y60   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_0_63_6_8/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y68   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y68   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y68   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y68   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y68   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y66   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_448_511_3_5/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y66   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_448_511_3_5/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y66   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_448_511_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X20Y68   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y64   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y64   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X16Y64   spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_512_575_0_2/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
  To Clock:  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_test1_clk_wiz_0_0
  To Clock:  clk_out1_hdmi_test1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.887ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.077ns  (logic 2.707ns (26.863%)  route 7.370ns (73.137%))
  Logic Levels:           11  (CARRY4=3 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.646     1.646    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X16Y72         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDCE (Prop_fdce_C_Q)         0.518     2.164 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/Q
                         net (fo=70, routed)          1.008     3.172    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX[4]
    SLICE_X17Y69         LUT5 (Prop_lut5_I4_O)        0.124     3.296 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_0_63_0_2_i_3/O
                         net (fo=108, routed)         3.678     6.973    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8/ADDRC4
    SLICE_X10Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     7.097 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8/RAMC/O
                         net (fo=1, routed)           0.762     7.859    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8_n_2
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.983 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_48/O
                         net (fo=1, routed)           0.447     8.430    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_48_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.554 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_23/O
                         net (fo=1, routed)           0.000     8.554    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_23_n_0
    SLICE_X17Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     8.771 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_7/O
                         net (fo=1, routed)           0.859     9.630    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I1_O)        0.299     9.929 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.929    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.327 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.327    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.669 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.456    11.125    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X16Y68         LUT6 (Prop_lut6_I5_O)        0.313    11.438 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_1/O
                         net (fo=2, routed)           0.161    11.599    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_1_n_0
    SLICE_X16Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.723 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[4]_i_1/O
                         net (fo=1, routed)           0.000    11.723    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[4]_i_1_n_0
    SLICE_X16Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.480    26.480    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X16Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]/C
                         clock pessimism              0.138    26.618    
                         clock uncertainty           -0.087    26.531    
    SLICE_X16Y68         FDRE (Setup_fdre_C_D)        0.079    26.610    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]
  -------------------------------------------------------------------
                         required time                         26.610    
                         arrival time                         -11.723    
  -------------------------------------------------------------------
                         slack                                 14.887    

Slack (MET) :             15.138ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.780ns  (logic 2.583ns (26.411%)  route 7.197ns (73.589%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 26.482 - 25.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.646     1.646    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X16Y72         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDCE (Prop_fdce_C_Q)         0.518     2.164 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/Q
                         net (fo=70, routed)          1.008     3.172    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX[4]
    SLICE_X17Y69         LUT5 (Prop_lut5_I4_O)        0.124     3.296 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_0_63_0_2_i_3/O
                         net (fo=108, routed)         3.678     6.973    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8/ADDRC4
    SLICE_X10Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     7.097 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8/RAMC/O
                         net (fo=1, routed)           0.762     7.859    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8_n_2
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.983 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_48/O
                         net (fo=1, routed)           0.447     8.430    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_48_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.554 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_23/O
                         net (fo=1, routed)           0.000     8.554    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_23_n_0
    SLICE_X17Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     8.771 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_7/O
                         net (fo=1, routed)           0.859     9.630    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I1_O)        0.299     9.929 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.929    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.327 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.327    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.669 f  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.444    11.113    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X19Y67         LUT6 (Prop_lut6_I0_O)        0.313    11.426 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold_[7]_i_1/O
                         net (fo=1, routed)           0.000    11.426    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold_[7]_i_1_n_0
    SLICE_X19Y67         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.482    26.482    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X19Y67         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[7]/C
                         clock pessimism              0.138    26.620    
                         clock uncertainty           -0.087    26.533    
    SLICE_X19Y67         FDRE (Setup_fdre_C_D)        0.031    26.564    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[7]
  -------------------------------------------------------------------
                         required time                         26.564    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                 15.138    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.767ns  (logic 2.583ns (26.446%)  route 7.184ns (73.554%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.646     1.646    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X16Y72         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDCE (Prop_fdce_C_Q)         0.518     2.164 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/Q
                         net (fo=70, routed)          1.008     3.172    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX[4]
    SLICE_X17Y69         LUT5 (Prop_lut5_I4_O)        0.124     3.296 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_0_63_0_2_i_3/O
                         net (fo=108, routed)         3.678     6.973    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8/ADDRC4
    SLICE_X10Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     7.097 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8/RAMC/O
                         net (fo=1, routed)           0.762     7.859    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8_n_2
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.983 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_48/O
                         net (fo=1, routed)           0.447     8.430    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_48_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.554 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_23/O
                         net (fo=1, routed)           0.000     8.554    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_23_n_0
    SLICE_X17Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     8.771 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_7/O
                         net (fo=1, routed)           0.859     9.630    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I1_O)        0.299     9.929 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.929    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.327 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.327    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.669 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.431    11.100    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X17Y68         LUT2 (Prop_lut2_I0_O)        0.313    11.413 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold_[5]_i_1/O
                         net (fo=1, routed)           0.000    11.413    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold_[5]_i_1_n_0
    SLICE_X17Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.480    26.480    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X17Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]/C
                         clock pessimism              0.138    26.618    
                         clock uncertainty           -0.087    26.531    
    SLICE_X17Y68         FDRE (Setup_fdre_C_D)        0.029    26.560    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]
  -------------------------------------------------------------------
                         required time                         26.560    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.174ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.792ns  (logic 2.583ns (26.378%)  route 7.209ns (73.622%))
  Logic Levels:           10  (CARRY4=3 LUT5=1 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.646     1.646    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X16Y72         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDCE (Prop_fdce_C_Q)         0.518     2.164 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/Q
                         net (fo=70, routed)          1.008     3.172    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX[4]
    SLICE_X17Y69         LUT5 (Prop_lut5_I4_O)        0.124     3.296 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_0_63_0_2_i_3/O
                         net (fo=108, routed)         3.678     6.973    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8/ADDRC4
    SLICE_X10Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     7.097 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8/RAMC/O
                         net (fo=1, routed)           0.762     7.859    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8_n_2
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.983 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_48/O
                         net (fo=1, routed)           0.447     8.430    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_48_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.554 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_23/O
                         net (fo=1, routed)           0.000     8.554    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_23_n_0
    SLICE_X17Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     8.771 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_7/O
                         net (fo=1, routed)           0.859     9.630    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I1_O)        0.299     9.929 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.929    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.327 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.327    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.669 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.456    11.125    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X16Y68         LUT6 (Prop_lut6_I5_O)        0.313    11.438 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_1/O
                         net (fo=2, routed)           0.000    11.438    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_1_n_0
    SLICE_X16Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.480    26.480    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X16Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]/C
                         clock pessimism              0.138    26.618    
                         clock uncertainty           -0.087    26.531    
    SLICE_X16Y68         FDRE (Setup_fdre_C_D)        0.081    26.612    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]
  -------------------------------------------------------------------
                         required time                         26.612    
                         arrival time                         -11.438    
  -------------------------------------------------------------------
                         slack                                 15.174    

Slack (MET) :             15.199ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 2.577ns (26.401%)  route 7.184ns (73.599%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT5=1 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.646     1.646    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X16Y72         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDCE (Prop_fdce_C_Q)         0.518     2.164 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[4]/Q
                         net (fo=70, routed)          1.008     3.172    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX[4]
    SLICE_X17Y69         LUT5 (Prop_lut5_I4_O)        0.124     3.296 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_0_63_0_2_i_3/O
                         net (fo=108, routed)         3.678     6.973    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8/ADDRC4
    SLICE_X10Y64         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     7.097 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8/RAMC/O
                         net (fo=1, routed)           0.762     7.859    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_384_447_6_8_n_2
    SLICE_X13Y61         LUT6 (Prop_lut6_I0_O)        0.124     7.983 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_48/O
                         net (fo=1, routed)           0.447     8.430    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_48_n_0
    SLICE_X17Y61         LUT6 (Prop_lut6_I5_O)        0.124     8.554 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_23/O
                         net (fo=1, routed)           0.000     8.554    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_23_n_0
    SLICE_X17Y61         MUXF7 (Prop_muxf7_I1_O)      0.217     8.771 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_7/O
                         net (fo=1, routed)           0.859     9.630    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_7_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I1_O)        0.299     9.929 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2/O
                         net (fo=1, routed)           0.000     9.929    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.327 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.327    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.441 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.441    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.669 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.431    11.100    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X17Y68         LUT2 (Prop_lut2_I0_O)        0.307    11.407 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold_[7]_i_1/O
                         net (fo=1, routed)           0.000    11.407    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold_[7]_i_1_n_0
    SLICE_X17Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.480    26.480    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X17Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]/C
                         clock pessimism              0.138    26.618    
                         clock uncertainty           -0.087    26.531    
    SLICE_X17Y68         FDRE (Setup_fdre_C_D)        0.075    26.606    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]
  -------------------------------------------------------------------
                         required time                         26.606    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                 15.199    

Slack (MET) :             19.186ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 0.704ns (12.626%)  route 4.872ns (87.374%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 26.558 - 25.000 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.646     1.646    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X19Y72         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y72         FDCE (Prop_fdce_C_Q)         0.456     2.102 f  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[5]/Q
                         net (fo=68, routed)          1.774     3.876    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX[5]
    SLICE_X16Y69         LUT3 (Prop_lut3_I2_O)        0.124     4.000 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_2/O
                         net (fo=2, routed)           0.809     4.809    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_2_n_0
    SLICE_X16Y69         LUT5 (Prop_lut5_I4_O)        0.124     4.933 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold_[6]_i_1/O
                         net (fo=4, routed)           2.289     7.222    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold_[6]_i_1_n_0
    SLICE_X36Y83         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.558    26.558    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X36Y83         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[6]/C
                         clock pessimism              0.004    26.562    
                         clock uncertainty           -0.087    26.475    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)       -0.067    26.408    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[6]
  -------------------------------------------------------------------
                         required time                         26.408    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                 19.186    

Slack (MET) :             19.256ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 1.050ns (19.659%)  route 4.291ns (80.341%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 26.479 - 25.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.649     1.649    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X20Y70         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y70         FDCE (Prop_fdce_C_Q)         0.478     2.127 f  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[6]/Q
                         net (fo=19, routed)          1.614     3.741    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg_n_0_[6]
    SLICE_X18Y66         LUT4 (Prop_lut4_I1_O)        0.295     4.036 f  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/vSync_INST_0_i_2/O
                         net (fo=11, routed)          1.447     5.484    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/vSync_INST_0_i_2_n_0
    SLICE_X17Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[8]_i_3/O
                         net (fo=9, routed)           0.665     6.273    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[8]_i_3_n_0
    SLICE_X19Y70         LUT5 (Prop_lut5_I1_O)        0.153     6.426 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[2]_i_1/O
                         net (fo=1, routed)           0.565     6.990    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[2]_i_1_n_0
    SLICE_X19Y70         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.479    26.479    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X19Y70         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[2]/C
                         clock pessimism              0.104    26.583    
                         clock uncertainty           -0.087    26.496    
    SLICE_X19Y70         FDRE (Setup_fdre_C_D)       -0.250    26.246    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         26.246    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                 19.256    

Slack (MET) :             19.771ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.021ns (20.002%)  route 4.083ns (79.998%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 26.479 - 25.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.649     1.649    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X20Y70         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y70         FDCE (Prop_fdce_C_Q)         0.478     2.127 f  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[6]/Q
                         net (fo=19, routed)          1.614     3.741    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg_n_0_[6]
    SLICE_X18Y66         LUT4 (Prop_lut4_I1_O)        0.295     4.036 f  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/vSync_INST_0_i_2/O
                         net (fo=11, routed)          1.447     5.484    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/vSync_INST_0_i_2_n_0
    SLICE_X17Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.608 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[8]_i_3/O
                         net (fo=9, routed)           1.022     6.629    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[8]_i_3_n_0
    SLICE_X19Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000     6.753    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[3]_i_1_n_0
    SLICE_X19Y70         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.479    26.479    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X19Y70         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[3]/C
                         clock pessimism              0.104    26.583    
                         clock uncertainty           -0.087    26.496    
    SLICE_X19Y70         FDRE (Setup_fdre_C_D)        0.029    26.525    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         26.525    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 19.771    

Slack (MET) :             19.876ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.104ns  (logic 1.021ns (20.003%)  route 4.083ns (79.997%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 26.478 - 25.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.649     1.649    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X20Y70         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y70         FDCE (Prop_fdce_C_Q)         0.478     2.127 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[6]/Q
                         net (fo=19, routed)          1.614     3.741    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg_n_0_[6]
    SLICE_X18Y66         LUT4 (Prop_lut4_I1_O)        0.295     4.036 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/vSync_INST_0_i_2/O
                         net (fo=11, routed)          1.447     5.484    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/vSync_INST_0_i_2_n_0
    SLICE_X17Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.608 f  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[8]_i_3/O
                         net (fo=9, routed)           1.022     6.629    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[8]_i_3_n_0
    SLICE_X20Y70         LUT3 (Prop_lut3_I0_O)        0.124     6.753 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[1]_i_1/O
                         net (fo=1, routed)           0.000     6.753    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[1]_i_1_n_0
    SLICE_X20Y70         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.478    26.478    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X20Y70         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[1]/C
                         clock pessimism              0.161    26.639    
                         clock uncertainty           -0.087    26.552    
    SLICE_X20Y70         FDCE (Setup_fdce_C_D)        0.077    26.629    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         26.629    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 19.876    

Slack (MET) :             19.883ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.021ns (20.015%)  route 4.080ns (79.985%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.478ns = ( 26.478 - 25.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.649     1.649    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X20Y70         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y70         FDCE (Prop_fdce_C_Q)         0.478     2.127 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[6]/Q
                         net (fo=19, routed)          1.614     3.741    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg_n_0_[6]
    SLICE_X18Y66         LUT4 (Prop_lut4_I1_O)        0.295     4.036 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/vSync_INST_0_i_2/O
                         net (fo=11, routed)          1.447     5.484    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/vSync_INST_0_i_2_n_0
    SLICE_X17Y70         LUT6 (Prop_lut6_I5_O)        0.124     5.608 f  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[8]_i_3/O
                         net (fo=9, routed)           1.019     6.626    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[8]_i_3_n_0
    SLICE_X20Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.750 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[7]_i_1/O
                         net (fo=1, routed)           0.000     6.750    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY[7]_i_1_n_0
    SLICE_X20Y70         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.478    26.478    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X20Y70         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[7]/C
                         clock pessimism              0.161    26.639    
                         clock uncertainty           -0.087    26.552    
    SLICE_X20Y70         FDCE (Setup_fdce_C_D)        0.081    26.633    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         26.633    
                         arrival time                          -6.750    
  -------------------------------------------------------------------
                         slack                                 19.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.593     0.593    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X43Y49         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.789    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X43Y49         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.862     0.862    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X43Y49         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.593    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.075     0.668    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.578     0.578    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.141     0.719 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.775    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X43Y73         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.845     0.845    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.267     0.578    
    SLICE_X43Y73         FDPE (Hold_fdpe_C_D)         0.075     0.653    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.398%)  route 0.098ns (34.602%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.590     0.590    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y94         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.098     0.829    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X42Y95         LUT2 (Prop_lut2_I0_O)        0.045     0.874 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.874    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X42Y95         FDSE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.860     0.860    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDSE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.254     0.606    
    SLICE_X42Y95         FDSE (Hold_fdse_C_D)         0.121     0.727    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.475%)  route 0.074ns (28.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.591     0.591    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y98         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.074     0.806    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X41Y98         LUT3 (Prop_lut3_I1_O)        0.045     0.851 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.851    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[2]_i_1__0_n_0
    SLICE_X41Y98         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.861     0.861    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.092     0.696    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.593     0.593    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.164     0.757 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.812    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.862     0.862    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.593    
    SLICE_X42Y48         FDPE (Hold_fdpe_C_D)         0.060     0.653    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.591     0.591    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y98         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[4]/Q
                         net (fo=2, routed)           0.085     0.817    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/p_0_in4_in
    SLICE_X41Y98         LUT5 (Prop_lut5_I4_O)        0.045     0.862 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.862    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[4]_i_1__0_n_0
    SLICE_X41Y98         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.861     0.861    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y98         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.092     0.696    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.539%)  route 0.111ns (37.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.589     0.589    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y90         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/Q
                         net (fo=1, routed)           0.111     0.841    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[1]
    SLICE_X41Y92         LUT5 (Prop_lut5_I3_O)        0.045     0.886 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.886    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[1]_i_1__1_n_0
    SLICE_X41Y92         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.859     0.859    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X41Y92         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                         clock pessimism             -0.254     0.605    
    SLICE_X41Y92         FDRE (Hold_fdre_C_D)         0.091     0.696    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.590     0.590    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X41Y94         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.120     0.851    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT6 (Prop_lut6_I5_O)        0.045     0.896 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.896    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1_n_0
    SLICE_X40Y94         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.860     0.860    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y94         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism             -0.257     0.603    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.091     0.694    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.757%)  route 0.125ns (40.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.591     0.591    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y97         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.125     0.857    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X40Y98         LUT6 (Prop_lut6_I4_O)        0.045     0.902 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.902    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X40Y98         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.861     0.861    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X40Y98         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.254     0.607    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.092     0.699    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.593     0.593    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X43Y48         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.128     0.721 f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.069     0.789    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X43Y48         LUT3 (Prop_lut3_I1_O)        0.099     0.888 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000     0.888    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X43Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.862     0.862    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X43Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.269     0.593    
    SLICE_X43Y48         FDPE (Hold_fdpe_C_D)         0.091     0.684    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_hdmi_test1_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y3    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0   spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X36Y88     spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X42Y92     spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X41Y92     spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X16Y68     spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X16Y68     spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]/C
Min Period        n/a     FDSE/C              n/a            1.000         25.000      24.000     SLICE_X43Y91     spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X41Y92     spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0   spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0   spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0   spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X16Y68     spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X16Y68     spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X19Y69     spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X19Y69     spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterX_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X17Y69     spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/CounterY_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X19Y67     spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[7]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X42Y48     spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X42Y48     spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0   spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0   spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y83     spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y88     spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X36Y88     spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pC1_2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y92     spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X42Y92     spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y92     spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y92     spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X16Y68     spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1   spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y92    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y91    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y98    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y97    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y74    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y73    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y96    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X0Y95    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y92    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y91    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y98    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y97    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y74    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y73    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y96    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X0Y95    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_hdmi_test1_clk_wiz_0_0
  To Clock:  clkfbout_hdmi_test1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_hdmi_test1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_hdmi_test1_clk_wiz_0_0

Setup :            5  Failing Endpoints,  Worst Slack       -2.766ns,  Total Violation      -12.722ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.766ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.077ns  (logic 3.285ns (54.055%)  route 2.792ns (45.945%))
  Logic Levels:           9  (CARRY4=3 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 22.976 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.668    22.976    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/WCLK
    SLICE_X12Y59         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    24.293 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/O
                         net (fo=1, routed)           0.685    24.978    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8_n_1
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_51/O
                         net (fo=1, routed)           0.795    25.897    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_51_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.124    26.021 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_25/O
                         net (fo=1, routed)           0.000    26.021    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_25_n_0
    SLICE_X15Y63         MUXF7 (Prop_muxf7_I1_O)      0.245    26.266 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_9/O
                         net (fo=1, routed)           0.695    26.961    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_9_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I3_O)        0.298    27.259 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2/O
                         net (fo=1, routed)           0.000    27.259    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.657 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.657    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.771 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.771    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.999 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.456    28.455    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X16Y68         LUT6 (Prop_lut6_I5_O)        0.313    28.768 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_1/O
                         net (fo=2, routed)           0.161    28.929    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_1_n_0
    SLICE_X16Y68         LUT5 (Prop_lut5_I4_O)        0.124    29.053 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[4]_i_1/O
                         net (fo=1, routed)           0.000    29.053    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[4]_i_1_n_0
    SLICE_X16Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.480    26.480    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X16Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]/C
                         clock pessimism              0.000    26.480    
                         clock uncertainty           -0.272    26.208    
    SLICE_X16Y68         FDRE (Setup_fdre_C_D)        0.079    26.287    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]
  -------------------------------------------------------------------
                         required time                         26.287    
                         arrival time                         -29.053    
  -------------------------------------------------------------------
                         slack                                 -2.766    

Slack (VIOLATED) :        -2.515ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        5.780ns  (logic 3.161ns (54.689%)  route 2.619ns (45.311%))
  Logic Levels:           8  (CARRY4=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -1.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 26.482 - 25.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 22.976 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.668    22.976    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/WCLK
    SLICE_X12Y59         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    24.293 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/O
                         net (fo=1, routed)           0.685    24.978    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8_n_1
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_51/O
                         net (fo=1, routed)           0.795    25.897    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_51_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.124    26.021 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_25/O
                         net (fo=1, routed)           0.000    26.021    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_25_n_0
    SLICE_X15Y63         MUXF7 (Prop_muxf7_I1_O)      0.245    26.266 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_9/O
                         net (fo=1, routed)           0.695    26.961    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_9_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I3_O)        0.298    27.259 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2/O
                         net (fo=1, routed)           0.000    27.259    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.657 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.657    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.771 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.771    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.999 f  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.444    28.443    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X19Y67         LUT6 (Prop_lut6_I0_O)        0.313    28.756 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold_[7]_i_1/O
                         net (fo=1, routed)           0.000    28.756    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold_[7]_i_1_n_0
    SLICE_X19Y67         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.482    26.482    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X19Y67         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[7]/C
                         clock pessimism              0.000    26.482    
                         clock uncertainty           -0.272    26.210    
    SLICE_X19Y67         FDRE (Setup_fdre_C_D)        0.031    26.241    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[7]
  -------------------------------------------------------------------
                         required time                         26.241    
                         arrival time                         -28.756    
  -------------------------------------------------------------------
                         slack                                 -2.515    

Slack (VIOLATED) :        -2.507ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        5.767ns  (logic 3.161ns (54.810%)  route 2.606ns (45.190%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 22.976 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.668    22.976    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/WCLK
    SLICE_X12Y59         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    24.293 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/O
                         net (fo=1, routed)           0.685    24.978    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8_n_1
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_51/O
                         net (fo=1, routed)           0.795    25.897    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_51_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.124    26.021 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_25/O
                         net (fo=1, routed)           0.000    26.021    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_25_n_0
    SLICE_X15Y63         MUXF7 (Prop_muxf7_I1_O)      0.245    26.266 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_9/O
                         net (fo=1, routed)           0.695    26.961    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_9_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I3_O)        0.298    27.259 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2/O
                         net (fo=1, routed)           0.000    27.259    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.657 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.657    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.771 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.771    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.999 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.431    28.430    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X17Y68         LUT2 (Prop_lut2_I0_O)        0.313    28.743 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold_[5]_i_1/O
                         net (fo=1, routed)           0.000    28.743    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold_[5]_i_1_n_0
    SLICE_X17Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.480    26.480    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X17Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]/C
                         clock pessimism              0.000    26.480    
                         clock uncertainty           -0.272    26.208    
    SLICE_X17Y68         FDRE (Setup_fdre_C_D)        0.029    26.237    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]
  -------------------------------------------------------------------
                         required time                         26.237    
                         arrival time                         -28.743    
  -------------------------------------------------------------------
                         slack                                 -2.507    

Slack (VIOLATED) :        -2.480ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        5.792ns  (logic 3.161ns (54.574%)  route 2.631ns (45.426%))
  Logic Levels:           8  (CARRY4=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 22.976 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.668    22.976    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/WCLK
    SLICE_X12Y59         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    24.293 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/O
                         net (fo=1, routed)           0.685    24.978    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8_n_1
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_51/O
                         net (fo=1, routed)           0.795    25.897    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_51_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.124    26.021 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_25/O
                         net (fo=1, routed)           0.000    26.021    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_25_n_0
    SLICE_X15Y63         MUXF7 (Prop_muxf7_I1_O)      0.245    26.266 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_9/O
                         net (fo=1, routed)           0.695    26.961    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_9_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I3_O)        0.298    27.259 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2/O
                         net (fo=1, routed)           0.000    27.259    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.657 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.657    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.771 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.771    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.999 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.456    28.455    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X16Y68         LUT6 (Prop_lut6_I5_O)        0.313    28.768 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_1/O
                         net (fo=2, routed)           0.000    28.768    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_1_n_0
    SLICE_X16Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.480    26.480    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X16Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]/C
                         clock pessimism              0.000    26.480    
                         clock uncertainty           -0.272    26.208    
    SLICE_X16Y68         FDRE (Setup_fdre_C_D)        0.081    26.289    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]
  -------------------------------------------------------------------
                         required time                         26.289    
                         arrival time                         -28.768    
  -------------------------------------------------------------------
                         slack                                 -2.480    

Slack (VIOLATED) :        -2.455ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        5.761ns  (logic 3.155ns (54.763%)  route 2.606ns (45.237%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 26.480 - 25.000 ) 
    Source Clock Delay      (SCD):    2.976ns = ( 22.976 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    21.207    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    21.308 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.668    22.976    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/WCLK
    SLICE_X12Y59         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    24.293 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8/RAMB/O
                         net (fo=1, routed)           0.685    24.978    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_128_191_6_8_n_1
    SLICE_X13Y62         LUT6 (Prop_lut6_I0_O)        0.124    25.102 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_51/O
                         net (fo=1, routed)           0.795    25.897    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_51_n_0
    SLICE_X15Y63         LUT6 (Prop_lut6_I1_O)        0.124    26.021 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_25/O
                         net (fo=1, routed)           0.000    26.021    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_25_n_0
    SLICE_X15Y63         MUXF7 (Prop_muxf7_I1_O)      0.245    26.266 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_9/O
                         net (fo=1, routed)           0.695    26.961    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_9_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I3_O)        0.298    27.259 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2/O
                         net (fo=1, routed)           0.000    27.259    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_2_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.657 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000    27.657    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.771 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.771    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.999 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.431    28.430    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X17Y68         LUT2 (Prop_lut2_I0_O)        0.307    28.737 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold_[7]_i_1/O
                         net (fo=1, routed)           0.000    28.737    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold_[7]_i_1_n_0
    SLICE_X17Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.480    26.480    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X17Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]/C
                         clock pessimism              0.000    26.480    
                         clock uncertainty           -0.272    26.208    
    SLICE_X17Y68         FDRE (Setup_fdre_C_D)        0.075    26.283    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]
  -------------------------------------------------------------------
                         required time                         26.283    
                         arrival time                         -28.737    
  -------------------------------------------------------------------
                         slack                                 -2.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.972ns (66.724%)  route 0.485ns (33.276%))
  Logic Levels:           7  (CARRY4=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.555     0.896    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/WCLK
    SLICE_X16Y67         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.284 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/O
                         net (fo=1, routed)           0.166     1.450    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5_n_1
    SLICE_X15Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.495 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_30/O
                         net (fo=1, routed)           0.000     1.495    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_30_n_0
    SLICE_X15Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     1.557 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_15/O
                         net (fo=1, routed)           0.144     1.700    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_15_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I3_O)        0.108     1.808 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.808    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_3_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.963 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.963    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.002 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.002    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.067 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.175     2.242    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X16Y68         LUT6 (Prop_lut6_I5_O)        0.110     2.352 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_1/O
                         net (fo=2, routed)           0.000     2.352    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_1_n_0
    SLICE_X16Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.821     0.821    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X16Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.272     1.093    
    SLICE_X16Y68         FDRE (Hold_fdre_C_D)         0.121     1.214    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[7]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.975ns (67.206%)  route 0.476ns (32.794%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.555     0.896    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/WCLK
    SLICE_X16Y67         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.284 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/O
                         net (fo=1, routed)           0.166     1.450    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5_n_1
    SLICE_X15Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.495 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_30/O
                         net (fo=1, routed)           0.000     1.495    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_30_n_0
    SLICE_X15Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     1.557 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_15/O
                         net (fo=1, routed)           0.144     1.700    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_15_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I3_O)        0.108     1.808 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.808    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_3_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.963 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.963    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.002 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.002    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.067 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.166     2.233    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X17Y68         LUT2 (Prop_lut2_I0_O)        0.113     2.346 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold_[7]_i_1/O
                         net (fo=1, routed)           0.000     2.346    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold_[7]_i_1_n_0
    SLICE_X17Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.821     0.821    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X17Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.272     1.093    
    SLICE_X17Y68         FDRE (Hold_fdre_C_D)         0.107     1.200    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[7]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.972ns (67.053%)  route 0.478ns (32.947%))
  Logic Levels:           7  (CARRY4=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.555     0.896    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/WCLK
    SLICE_X16Y67         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.284 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/O
                         net (fo=1, routed)           0.166     1.450    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5_n_1
    SLICE_X15Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.495 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_30/O
                         net (fo=1, routed)           0.000     1.495    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_30_n_0
    SLICE_X15Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     1.557 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_15/O
                         net (fo=1, routed)           0.144     1.700    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_15_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I3_O)        0.108     1.808 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.808    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_3_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.963 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.963    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.002 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.002    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.067 f  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.168     2.235    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X19Y67         LUT6 (Prop_lut6_I0_O)        0.110     2.345 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold_[7]_i_1/O
                         net (fo=1, routed)           0.000     2.345    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold_[7]_i_1_n_0
    SLICE_X19Y67         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.822     0.822    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X19Y67         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[7]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.272     1.094    
    SLICE_X19Y67         FDRE (Hold_fdre_C_D)         0.092     1.186    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/greenHold__reg[7]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.448ns  (logic 0.972ns (67.138%)  route 0.476ns (32.862%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.555     0.896    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/WCLK
    SLICE_X16Y67         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.284 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/O
                         net (fo=1, routed)           0.166     1.450    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5_n_1
    SLICE_X15Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.495 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_30/O
                         net (fo=1, routed)           0.000     1.495    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_30_n_0
    SLICE_X15Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     1.557 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_15/O
                         net (fo=1, routed)           0.144     1.700    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_15_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I3_O)        0.108     1.808 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.808    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_3_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.963 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.963    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.002 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.002    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.067 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.166     2.233    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X17Y68         LUT2 (Prop_lut2_I0_O)        0.110     2.343 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold_[5]_i_1/O
                         net (fo=1, routed)           0.000     2.343    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold_[5]_i_1_n_0
    SLICE_X17Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.821     0.821    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X17Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.272     1.093    
    SLICE_X17Y68         FDRE (Hold_fdre_C_D)         0.091     1.184    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/redHold__reg[5]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.237ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_hdmi_test1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 1.017ns (65.372%)  route 0.539ns (34.628%))
  Logic Levels:           8  (CARRY4=3 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.272ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.555     0.896    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/WCLK
    SLICE_X16Y67         RAMD64E                                      r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y67         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.284 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5/RAMB/O
                         net (fo=1, routed)           0.166     1.450    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/screen_data_reg_576_639_3_5_n_1
    SLICE_X15Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.495 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_30/O
                         net (fo=1, routed)           0.000     1.495    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_30_n_0
    SLICE_X15Y65         MUXF7 (Prop_muxf7_I0_O)      0.062     1.557 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_15/O
                         net (fo=1, routed)           0.144     1.700    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_15_n_0
    SLICE_X17Y65         LUT6 (Prop_lut6_I3_O)        0.108     1.808 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.808    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_i_3_n_0
    SLICE_X17Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.963 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.963    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry_n_0
    SLICE_X17Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.002 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.002    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__0_n_0
    SLICE_X17Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.067 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/red0_carry__1/CO[2]
                         net (fo=4, routed)           0.175     2.242    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/p_1_in
    SLICE_X16Y68         LUT6 (Prop_lut6_I5_O)        0.110     2.352 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_1/O
                         net (fo=2, routed)           0.054     2.406    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[7]_i_1_n_0
    SLICE_X16Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.451 r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[4]_i_1/O
                         net (fo=1, routed)           0.000     2.451    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold_[4]_i_1_n_0
    SLICE_X16Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.821     0.821    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/clk_hdmi
    SLICE_X16Y68         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]/C
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.272     1.093    
    SLICE_X16Y68         FDRE (Hold_fdre_C_D)         0.121     1.214    spectrum_feb10_xadc_hdmi_i/hdmi_full_gen_1_0/inst/hdmi_full_gen_1_v1_0_S00_AXI_inst/blueHold__reg[4]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  1.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_hdmi_test1_clk_wiz_0_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       19.341ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.341ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 0.419ns (5.692%)  route 6.942ns (94.308%))
  Logic Levels:           0  
  Clock Path Skew:        3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 29.823 - 25.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.725     1.725    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.942     9.086    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.509    26.509    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    26.592 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    28.187    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.278 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    29.823    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.010    29.813    
                         clock uncertainty           -0.361    29.452    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    28.428    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         28.428    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 19.341    

Slack (MET) :             19.682ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 0.419ns (5.968%)  route 6.602ns (94.032%))
  Logic Levels:           0  
  Clock Path Skew:        3.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 29.823 - 25.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.725     1.725    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.602     8.746    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.509    26.509    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    26.592 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    28.187    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.278 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    29.823    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.010    29.813    
                         clock uncertainty           -0.361    29.452    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    28.428    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         28.428    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                 19.682    

Slack (MET) :             19.701ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.002ns  (logic 0.419ns (5.984%)  route 6.583ns (94.016%))
  Logic Levels:           0  
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 29.824 - 25.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.725     1.725    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.583     8.727    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.509    26.509    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    26.592 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    28.187    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.278 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    29.824    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.010    29.814    
                         clock uncertainty           -0.361    29.453    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    28.429    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         28.429    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                 19.701    

Slack (MET) :             19.769ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 0.419ns (6.044%)  route 6.513ns (93.956%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 29.822 - 25.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.725     1.725    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.513     8.657    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.509    26.509    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    26.592 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    28.187    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.278 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    29.822    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.010    29.812    
                         clock uncertainty           -0.361    29.451    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    28.427    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         28.427    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                 19.769    

Slack (MET) :             19.840ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 0.419ns (6.105%)  route 6.445ns (93.895%))
  Logic Levels:           0  
  Clock Path Skew:        3.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 29.824 - 25.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.725     1.725    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.445     8.589    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.509    26.509    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    26.592 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    28.187    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.278 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    29.824    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.010    29.814    
                         clock uncertainty           -0.361    29.453    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    28.429    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         28.429    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                 19.840    

Slack (MET) :             20.060ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.642ns  (logic 0.419ns (6.309%)  route 6.223ns (93.691%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 29.822 - 25.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.725     1.725    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.223     8.367    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.509    26.509    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    26.592 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    28.187    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.278 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    29.822    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.010    29.812    
                         clock uncertainty           -0.361    29.451    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    28.427    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         28.427    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                 20.060    

Slack (MET) :             20.064ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 0.419ns (6.324%)  route 6.207ns (93.676%))
  Logic Levels:           0  
  Clock Path Skew:        3.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 29.810 - 25.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.725     1.725    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.207     8.351    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.509    26.509    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    26.592 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    28.187    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.278 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    29.810    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.010    29.800    
                         clock uncertainty           -0.361    29.439    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    28.415    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         28.415    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                 20.064    

Slack (MET) :             20.113ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 0.419ns (6.371%)  route 6.158ns (93.629%))
  Logic Levels:           0  
  Clock Path Skew:        3.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 29.810 - 25.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.725     1.725    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y73         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419     2.144 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.158     8.302    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.509    26.509    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    26.592 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    28.187    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.278 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    29.810    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.010    29.800    
                         clock uncertainty           -0.361    29.439    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    28.415    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         28.415    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                 20.113    

Slack (MET) :             21.143ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.764ns  (logic 0.478ns (8.293%)  route 5.286ns (91.707%))
  Logic Levels:           0  
  Clock Path Skew:        3.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 29.824 - 25.000 ) 
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.744     1.744    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.478     2.222 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           5.286     7.508    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X0Y98         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.509    26.509    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    26.592 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    28.187    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.278 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    29.824    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.010    29.814    
                         clock uncertainty           -0.361    29.453    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.802    28.651    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         28.651    
                         arrival time                          -7.508    
  -------------------------------------------------------------------
                         slack                                 21.143    

Slack (MET) :             21.186ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.722ns  (logic 0.419ns (7.322%)  route 5.303ns (92.678%))
  Logic Levels:           0  
  Clock Path Skew:        3.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 29.823 - 25.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.743     1.743    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.419     2.162 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.303     7.465    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X0Y96         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.509    26.509    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    26.592 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    28.187    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    28.278 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    29.823    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.010    29.813    
                         clock uncertainty           -0.361    29.452    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.800    28.652    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         28.652    
                         arrival time                          -7.465    
  -------------------------------------------------------------------
                         slack                                 21.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.141ns (6.027%)  route 2.199ns (93.973%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.590     0.590    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y95         FDSE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDSE (Prop_fdse_C_Q)         0.141     0.731 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.199     2.929    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X0Y95         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.817     0.817    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.297    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.297    
                         clock uncertainty            0.361     2.658    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.677    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.164ns (6.990%)  route 2.182ns (93.010%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.591     0.591    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164     0.755 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.182     2.937    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X0Y98         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.817     0.817    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.298    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.298    
                         clock uncertainty            0.361     2.659    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.678    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.148ns (6.455%)  route 2.145ns (93.545%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.591     0.591    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.148     0.739 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.145     2.884    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X0Y98         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.817     0.817    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.298    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.298    
                         clock uncertainty            0.361     2.659    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     2.624    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 0.141ns (5.985%)  route 2.215ns (94.015%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.589     0.589    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X43Y91         FDSE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDSE (Prop_fdse_C_Q)         0.141     0.730 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.215     2.945    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[6]
    OLOGIC_X0Y92         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.817     0.817    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.296    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.296    
                         clock uncertainty            0.361     2.657    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     2.676    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.141ns (5.978%)  route 2.218ns (94.022%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.590     0.590    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.218     2.948    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.817     0.817    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.297    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.297    
                         clock uncertainty            0.361     2.658    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.677    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.141ns (5.974%)  route 2.219ns (94.026%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.591     0.591    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X41Y99         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.219     2.951    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X0Y98         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.817     0.817    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     2.298    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.298    
                         clock uncertainty            0.361     2.659    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.678    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.141ns (5.973%)  route 2.219ns (94.027%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.590     0.590    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y95         FDSE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDSE (Prop_fdse_C_Q)         0.141     0.731 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.219     2.950    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X0Y95         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.817     0.817    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.297    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.297    
                         clock uncertainty            0.361     2.658    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.677    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.128ns (5.547%)  route 2.179ns (94.453%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.590     0.590    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X40Y95         FDRE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.179     2.897    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X0Y96         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.817     0.817    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.297    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.297    
                         clock uncertainty            0.361     2.658    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     2.623    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.164ns (6.926%)  route 2.204ns (93.074%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.589     0.589    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X42Y92         FDSE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDSE (Prop_fdse_C_Q)         0.164     0.753 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.204     2.957    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X0Y92         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.817     0.817    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.296    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.296    
                         clock uncertainty            0.361     2.657    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.676    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.164ns (6.896%)  route 2.214ns (93.104%))
  Logic Levels:           0  
  Clock Path Skew:        1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.361ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.590     0.590    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDSE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDSE (Prop_fdse_C_Q)         0.164     0.754 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.214     2.968    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X0Y96         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.817     0.817    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.870 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544     1.414    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.443 r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     2.297    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.297    
                         clock uncertainty            0.361     2.658    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.677    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_hdmi_test1_clk_wiz_0_0
  To Clock:  clk_out1_hdmi_test1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       23.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.247ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 25.000 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.755     1.755    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.478     2.233 f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.813    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y48         FDCE                                         f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.577    26.577    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X43Y48         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.146    26.723    
                         clock uncertainty           -0.087    26.636    
    SLICE_X43Y48         FDCE (Recov_fdce_C_CLR)     -0.576    26.060    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         26.060    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                 23.247    

Slack (MET) :             23.247ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 25.000 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.755     1.755    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.478     2.233 f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.813    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y48         FDCE                                         f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.577    26.577    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X43Y48         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.146    26.723    
                         clock uncertainty           -0.087    26.636    
    SLICE_X43Y48         FDCE (Recov_fdce_C_CLR)     -0.576    26.060    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         26.060    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                 23.247    

Slack (MET) :             23.247ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 25.000 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.755     1.755    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.478     2.233 f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.813    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y48         FDCE                                         f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.577    26.577    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X43Y48         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.146    26.723    
                         clock uncertainty           -0.087    26.636    
    SLICE_X43Y48         FDCE (Recov_fdce_C_CLR)     -0.576    26.060    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         26.060    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                 23.247    

Slack (MET) :             23.293ns  (required time - arrival time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@25.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 26.577 - 25.000 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.677     1.677    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.755     1.755    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.478     2.233 f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     2.813    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y48         FDPE                                         f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        1.487    26.487    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    23.310 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    24.909    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    25.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         1.577    26.577    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X43Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.146    26.723    
                         clock uncertainty           -0.087    26.636    
    SLICE_X43Y48         FDPE (Recov_fdpe_C_PRE)     -0.530    26.106    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         26.106    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                 23.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.593     0.593    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.148     0.741 f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.923    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y48         FDCE                                         f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.862     0.862    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X43Y48         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.256     0.606    
    SLICE_X43Y48         FDCE (Remov_fdce_C_CLR)     -0.145     0.461    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.593     0.593    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.148     0.741 f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.923    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y48         FDCE                                         f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.862     0.862    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X43Y48         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.256     0.606    
    SLICE_X43Y48         FDCE (Remov_fdce_C_CLR)     -0.145     0.461    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.593     0.593    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.148     0.741 f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.923    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y48         FDCE                                         f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.862     0.862    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X43Y48         FDCE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.256     0.606    
    SLICE_X43Y48         FDCE (Remov_fdce_C_CLR)     -0.145     0.461    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_hdmi_test1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns - clk_out1_hdmi_test1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.546     0.546    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.593     0.593    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X42Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDPE (Prop_fdpe_C_Q)         0.148     0.741 f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     0.923    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X43Y48         FDPE                                         f  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_test1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  spectrum_feb10_xadc_hdmi_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1706, routed)        0.812     0.812    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clk_out1_hdmi_test1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  spectrum_feb10_xadc_hdmi_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=168, routed)         0.862     0.862    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X43Y48         FDPE                                         r  spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.256     0.606    
    SLICE_X43Y48         FDPE (Remov_fdpe_C_PRE)     -0.148     0.458    spectrum_feb10_xadc_hdmi_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.458    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.466    





