ETH_P_ARP,VAR_0
ETH_P_IP,VAR_1
ETH_P_IPV6,VAR_2
ETH_P_PPP_SES,VAR_3
MVPP2_ETH_TYPE_LEN,VAR_4
MVPP2_IP_LBDT_TYPE,VAR_5
MVPP2_MAX_L3_ADDR_SIZE,VAR_6
MVPP2_PE_ETH_TYPE_UN,VAR_7
MVPP2_PE_FIRST_FREE_TID,VAR_8
MVPP2_PE_LAST_FREE_TID,VAR_9
MVPP2_PPPOE_HDR_SIZE,VAR_10
MVPP2_PRS_IPV4_HEAD,VAR_11
MVPP2_PRS_IPV4_HEAD_MASK,VAR_12
MVPP2_PRS_IPV4_IHL,VAR_13
MVPP2_PRS_IPV4_IHL_MASK,VAR_14
MVPP2_PRS_LU_FLOWS,VAR_15
MVPP2_PRS_LU_IP4,VAR_16
MVPP2_PRS_LU_IP6,VAR_17
MVPP2_PRS_LU_L2,VAR_18
MVPP2_PRS_LU_PPPOE,VAR_19
MVPP2_PRS_PORT_MASK,VAR_20
MVPP2_PRS_RI_CPU_CODE_MASK,VAR_21
MVPP2_PRS_RI_CPU_CODE_RX_SPEC,VAR_22
MVPP2_PRS_RI_L3_ARP,VAR_23
MVPP2_PRS_RI_L3_IP4,VAR_24
MVPP2_PRS_RI_L3_IP4_OPT,VAR_25
MVPP2_PRS_RI_L3_IP6,VAR_26
MVPP2_PRS_RI_L3_PROTO_MASK,VAR_27
MVPP2_PRS_RI_L3_UN,VAR_28
MVPP2_PRS_RI_PPPOE_MASK,VAR_29
MVPP2_PRS_RI_UDF3_MASK,VAR_30
MVPP2_PRS_RI_UDF3_RX_SPECIAL,VAR_31
MVPP2_PRS_SRAM_LU_GEN_BIT,VAR_32
MVPP2_PRS_SRAM_OP_SEL_SHIFT_ADD,VAR_33
MVPP2_PRS_SRAM_OP_SEL_UDF_ADD,VAR_34
MVPP2_PRS_SRAM_RI_CTRL_WORD,VAR_35
MVPP2_PRS_SRAM_RI_WORD,VAR_36
MVPP2_PRS_SRAM_UDF_TYPE_L3,VAR_37
MVPP2_PRS_UDF_L2_DEF,VAR_38
memset,FUNC_0
mvpp2_prs_hw_write,FUNC_1
mvpp2_prs_match_etype,FUNC_2
mvpp2_prs_shadow_ri_set,FUNC_3
mvpp2_prs_shadow_set,FUNC_4
mvpp2_prs_sram_bits_set,FUNC_5
mvpp2_prs_sram_next_lu_set,FUNC_6
mvpp2_prs_sram_offset_set,FUNC_7
mvpp2_prs_sram_ri_update,FUNC_8
mvpp2_prs_sram_shift_set,FUNC_9
mvpp2_prs_tcam_data_byte_set,FUNC_10
mvpp2_prs_tcam_first_free,FUNC_11
mvpp2_prs_tcam_lu_set,FUNC_12
mvpp2_prs_tcam_port_map_set,FUNC_13
mvpp2_prs_etype_init,FUNC_14
priv,VAR_39
pe,VAR_40
tid,VAR_41
