{"Jae-sun Seo": [0.9287469387054443, ["On the decreasing significance of large standard cells in technology mapping", ["Jae-sun Seo", "Igor L. Markov", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1109/ICCAD.2008.4681561", 6, "iccad", 2008]], "Youngjin Cho": [0.9949708133935928, ["System-level power estimation using an on-chip bus performance monitoring unit", ["Youngjin Cho", "Younghyun Kim", "Sangyoung Park", "Naehyuck Chang"], "https://doi.org/10.1109/ICCAD.2008.4681566", 6, "iccad", 2008]], "Hyein Lee": [0.9502944648265839, ["Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits", ["Hyein Lee", "Seungwhun Paik", "Youngsoo Shin"], "https://doi.org/10.1109/ICCAD.2008.4681578", 6, "iccad", 2008]], "Wooyoung Jang": [0.998606950044632, ["A voltage-frequency island aware energy optimization framework for networks-on-chip", ["Wooyoung Jang", "Duo Ding", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681584", 6, "iccad", 2008]], "Jaeha Kim": [0.9453413188457489, ["Impulse sensitivity function analysis of periodic circuits", ["Jaeha Kim", "Brian S. Leibowitz", "Metha Jeeradit"], "https://doi.org/10.1109/ICCAD.2008.4681602", 6, "iccad", 2008]], "Yesin Ryu": [0.7993557006120682, ["Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization", ["Yesin Ryu", "Taewhan Kim"], "https://doi.org/10.1109/ICCAD.2008.4681608", 4, "iccad", 2008]], "Jae-Seok Yang": [0.9992186725139618, ["Overlay aware interconnect and timing variation modeling for double patterning technology", ["Jae-Seok Yang", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681619", 6, "iccad", 2008]], "Minsik Cho": [0.5, ["Double patterning technology friendly detailed routing", ["Minsik Cho", "Yongchan Ban", "David Z. Pan"], "https://doi.org/10.1109/ICCAD.2008.4681622", 6, "iccad", 2008]]}