Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Reading design: CMD_motors.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CMD_motors.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CMD_motors"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : CMD_motors
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Maxime\Desktop\Projet_drone\FPGA\Motor_control_FPGA\PWM_config_duty.vhd" into library work
Parsing entity <PWM_config_duty>.
Parsing architecture <Behavioral> of entity <pwm_config_duty>.
Parsing VHDL file "C:\Users\Maxime\Desktop\Projet_drone\FPGA\Motor_control_FPGA\PWM.vhd" into library work
Parsing entity <pwm>.
Parsing architecture <logic> of entity <pwm>.
Parsing VHDL file "C:\Users\Maxime\Desktop\Projet_drone\FPGA\Motor_control_FPGA\CMD_motors.vhd" into library work
Parsing entity <CMD_motors>.
Parsing architecture <Behavioral> of entity <cmd_motors>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CMD_motors> (architecture <Behavioral>) from library <work>.

Elaborating entity <PWM_config_duty> (architecture <Behavioral>) from library <work>.

Elaborating entity <pwm> (architecture <logic>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CMD_motors>.
    Related source file is "C:\Users\Maxime\Desktop\Projet_drone\FPGA\Motor_control_FPGA\CMD_motors.vhd".
    Summary:
	no macro.
Unit <CMD_motors> synthesized.

Synthesizing Unit <PWM_config_duty>.
    Related source file is "C:\Users\Maxime\Desktop\Projet_drone\FPGA\Motor_control_FPGA\PWM_config_duty.vhd".
    Found 11-bit register for signal <duty_inter>.
    Found 16x11-bit Read Only RAM for signal <user_keys[3]_GND_4_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  11 D-type flip-flop(s).
Unit <PWM_config_duty> synthesized.

Synthesizing Unit <pwm>.
    Related source file is "C:\Users\Maxime\Desktop\Projet_drone\FPGA\Motor_control_FPGA\PWM.vhd".
        sys_clk = 50000000
        pwm_freq = 50
        bits_resolution = 11
    Found 20-bit register for signal <count>.
    Found 1-bit register for signal <pwm_out>.
    Found 19-bit register for signal <half_duty>.
    Found 21-bit subtractor for signal <GND_7_o_GND_7_o_sub_6_OUT> created at line 59.
    Found 20-bit adder for signal <count[19]_GND_7_o_add_2_OUT> created at line 54.
    Found 11x20-bit multiplier for signal <n0017> created at line 50.
    Found 20-bit comparator equal for signal <GND_7_o_count[19]_equal_5_o> created at line 57
    Found 21-bit comparator not equal for signal <GND_7_o_GND_7_o_equal_7_o> created at line 59
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <pwm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x11-bit single-port Read Only RAM                   : 1
# Multipliers                                          : 1
 20x11-bit multiplier                                  : 1
# Adders/Subtractors                                   : 2
 20-bit adder                                          : 1
 21-bit subtractor                                     : 1
# Registers                                            : 4
 1-bit register                                        : 1
 11-bit register                                       : 1
 19-bit register                                       : 1
 20-bit register                                       : 1
# Comparators                                          : 2
 20-bit comparator equal                               : 1
 21-bit comparator not equal                           : 1
# Multiplexers                                         : 1
 20-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PWM_config_duty>.
INFO:Xst:3231 - The small RAM <Mram_user_keys[3]_GND_4_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <user_keys>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <PWM_config_duty> synthesized (advanced).

Synthesizing (advanced) Unit <pwm>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <pwm> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x11-bit single-port distributed Read Only RAM       : 1
# Multipliers                                          : 1
 20x11-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 21-bit subtractor                                     : 1
# Counters                                             : 1
 20-bit up counter                                     : 1
# Registers                                            : 31
 Flip-Flops                                            : 31
# Comparators                                          : 2
 20-bit comparator equal                               : 1
 21-bit comparator not equal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <duty_inter_10> has a constant value of 0 in block <PWM_config_duty>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <duty_inter_8> in Unit <PWM_config_duty> is equivalent to the following FF/Latch, which will be removed : <duty_inter_9> 

Optimizing unit <CMD_motors> ...

Optimizing unit <PWM_config_duty> ...

Optimizing unit <pwm> ...
INFO:Xst:3203 - The FF/Latch <PWM_config_duty_1/duty_inter_7> in Unit <CMD_motors> is the opposite to the following FF/Latch, which will be removed : <PWM_config_duty_1/duty_inter_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CMD_motors, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CMD_motors.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 180
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 25
#      LUT2                        : 1
#      LUT3                        : 1
#      LUT4                        : 5
#      LUT5                        : 3
#      LUT6                        : 35
#      MUXCY                       : 52
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 34
#      FD                          : 4
#      FDC                         : 20
#      FDCE                        : 1
#      FDE                         : 5
#      FDR                         : 2
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 5
#      OBUF                        : 1
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              34  out of  11440     0%  
 Number of Slice LUTs:                   87  out of   5720     1%  
    Number used as Logic:                87  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     92
   Number with an unused Flip Flop:      58  out of     92    63%  
   Number with an unused LUT:             5  out of     92     5%  
   Number of fully used LUT-FF pairs:    29  out of     92    31%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    186     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 35    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 10.815ns (Maximum Frequency: 92.464MHz)
   Minimum input arrival time before clock: 4.468ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 10.815ns (frequency: 92.464MHz)
  Total number of paths / destination ports: 1447 / 75
-------------------------------------------------------------------------
Delay:               10.815ns (Levels of Logic = 2)
  Source:            PWM_config_duty_1/duty_inter_7 (FF)
  Destination:       PWM_1/Mmult_n00171 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: PWM_config_duty_1/duty_inter_7 to PWM_1/Mmult_n00171
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  PWM_config_duty_1/duty_inter_7 (PWM_config_duty_1/duty_inter_7)
     INV:I->O              1   0.255   0.681  duty_inter<7>_inv1_INV_0 (duty_inter<1>)
     DSP48A1:B1->P47      18   5.145   1.234  PWM_1/Mmult_n0017 (PWM_1/Mmult_n0017_P47_to_Mmult_n00171)
     DSP48A1:C30               2.250          PWM_1/Mmult_n00171
    ----------------------------------------
    Total                     10.815ns (8.175ns logic, 2.640ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 63 / 39
-------------------------------------------------------------------------
Offset:              4.468ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       PWM_config_duty_1/duty_inter_6 (FF)
  Destination Clock: clk rising

  Data Path: reset to PWM_config_duty_1/duty_inter_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.328   1.007  reset_IBUF (reset_IBUF)
     INV:I->O             26   0.255   1.419  PWM_config_duty_1/reset_inv1_INV_0 (PWM_1/reset_inv)
     FDCE:CLR                  0.459          PWM_1/pwm_out
    ----------------------------------------
    Total                      4.468ns (2.042ns logic, 2.426ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            PWM_1/pwm_out (FF)
  Destination:       motor_1 (PAD)
  Source Clock:      clk rising

  Data Path: PWM_1/pwm_out to motor_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.525   0.681  PWM_1/pwm_out (PWM_1/pwm_out)
     OBUF:I->O                 2.912          motor_1_OBUF (motor_1)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.815|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.95 secs
 
--> 

Total memory usage is 4448520 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

