#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 10 22:07:44 2020
# Process ID: 28065
# Current directory: /home/rossinc/Documents/alan/procesador
# Command line: vivado
# Log file: /home/rossinc/Documents/alan/procesador/vivado.log
# Journal file: /home/rossinc/Documents/alan/procesador/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/rossinc/Documents/alan/procesador/procesador.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rossinc/Documents/alan/procesador/procesador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rossinc/Documents/alan/procesador/procesador.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rossinc/Documents/alan/procesador/procesador.srcs/sources_1/imports/procesador/control.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CONTROL'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rossinc/Documents/alan/procesador/procesador.srcs/sources_1/imports/procesador/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DATAPATH'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rossinc/Documents/alan/procesador/procesador.srcs/sources_1/imports/procesador/memory_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEMORY_DATA'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rossinc/Documents/alan/procesador/procesador.srcs/sources_1/imports/procesador/memory_program.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEMORY_PROG'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rossinc/Documents/alan/procesador/procesador.srcs/sources_1/imports/procesador/registros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REGISTROS'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rossinc/Documents/alan/procesador/procesador.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 980cf461ad6e4bab8160b3debaaae233 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=10)\]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMORY_PROG [memory_prog_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=42)\]
Compiling architecture behavioral of entity xil_defaultlib.ALU [\ALU(length=10)\]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.DECODIFICADOR [\DECODIFICADOR(enc_length=5,dec_...]
Compiling architecture behavioral of entity xil_defaultlib.REGISTROS [registros_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=5)\]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=1)\]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL [control_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=3)\]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=2)\]
Compiling architecture behavioral of entity xil_defaultlib.MEMORY_DATA [\MEMORY_DATA(word_length=32)\]
Compiling architecture behavioral of entity xil_defaultlib.DATAPATH [datapath_default]
Compiling architecture bev of entity xil_defaultlib.tb
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rossinc/Documents/alan/procesador/procesador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_behav -key {Behavioral:sim_1:Functional:TB} -tclbatch {TB.tcl} -view {/home/rossinc/Documents/alan/procesador/TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /home/rossinc/Documents/alan/procesador/TB_behav.wcfg
source TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 6467.633 ; gain = 65.492 ; free physical = 2780 ; free virtual = 7088
run 100 ns
Note: Test done. Open EPWave to see signals.
Time: 21 ns  Iteration: 0  Process: /TB/line__65  File: /home/rossinc/Documents/alan/procesador/procesador.srcs/sim_1/imports/procesador/testbench.vhd
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rossinc/Documents/alan/procesador/procesador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rossinc/Documents/alan/procesador/procesador.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rossinc/Documents/alan/procesador/procesador.srcs/sources_1/imports/procesador/memory_program.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MEMORY_PROG'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rossinc/Documents/alan/procesador/procesador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rossinc/Documents/alan/procesador/procesador.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 980cf461ad6e4bab8160b3debaaae233 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=10)\]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMORY_PROG [memory_prog_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=42)\]
Compiling architecture behavioral of entity xil_defaultlib.ALU [\ALU(length=10)\]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.DECODIFICADOR [\DECODIFICADOR(enc_length=5,dec_...]
Compiling architecture behavioral of entity xil_defaultlib.REGISTROS [registros_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=5)\]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=1)\]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL [control_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=3)\]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=2)\]
Compiling architecture behavioral of entity xil_defaultlib.MEMORY_DATA [\MEMORY_DATA(word_length=32)\]
Compiling architecture behavioral of entity xil_defaultlib.DATAPATH [datapath_default]
Compiling architecture bev of entity xil_defaultlib.tb
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
run 100 ns
Note: Test done. Open EPWave to see signals.
Time: 21 ns  Iteration: 0  Process: /TB/line__65  File: /home/rossinc/Documents/alan/procesador/procesador.srcs/sim_1/imports/procesador/testbench.vhd
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
save_wave_config {/home/rossinc/Documents/alan/procesador/TB_behav.wcfg}
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rossinc/Documents/alan/procesador/procesador.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rossinc/Documents/alan/procesador/procesador.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rossinc/Documents/alan/procesador/procesador.srcs/sources_1/new/registro_async.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REGISTRO_ASYNC'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/rossinc/Documents/alan/procesador/procesador.srcs/sources_1/imports/procesador/registros.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REGISTROS'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rossinc/Documents/alan/procesador/procesador.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rossinc/Documents/alan/procesador/procesador.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 980cf461ad6e4bab8160b3debaaae233 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_behav xil_defaultlib.TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=10)\]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MEMORY_PROG [memory_prog_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=42)\]
Compiling architecture behavioral of entity xil_defaultlib.ALU [\ALU(length=10)\]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO_ASYNC [registro_async_default]
Compiling architecture behavioral of entity xil_defaultlib.DECODIFICADOR [\DECODIFICADOR(enc_length=5,dec_...]
Compiling architecture behavioral of entity xil_defaultlib.REGISTROS [registros_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=5)\]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [registro_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=1)\]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL [control_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=3)\]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRO [\REGISTRO(length=2)\]
Compiling architecture behavioral of entity xil_defaultlib.MEMORY_DATA [\MEMORY_DATA(word_length=32)\]
Compiling architecture behavioral of entity xil_defaultlib.DATAPATH [datapath_default]
Compiling architecture bev of entity xil_defaultlib.tb
Built simulation snapshot TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6553.066 ; gain = 0.000 ; free physical = 2759 ; free virtual = 7052
run 750 ns
Note: Test done. Open EPWave to see signals.
Time: 21 ns  Iteration: 0  Process: /TB/line__65  File: /home/rossinc/Documents/alan/procesador/procesador.srcs/sim_1/imports/procesador/testbench.vhd
