// Seed: 1468661453
module module_0;
  wand id_1 = 1 ** 1;
  always @(posedge 1) begin
    return 1;
  end
  wire id_2, id_3;
  wire id_4;
  wire id_5 = id_4;
  wire id_6;
  wire id_7 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign #1 id_1 = id_3;
  module_0();
  assign id_1 = id_2;
  assign id_5 = 1;
  always id_5 <= id_4;
  wire id_6;
endmodule
