\hypertarget{group___a_d_c___exported___types}{}\doxysection{ADC Exported Types}
\label{group___a_d_c___exported___types}\index{ADC Exported Types@{ADC Exported Types}}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___init_type_def}{ADC\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC and regular group initialization. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___channel_conf_type_def}{ADC\+\_\+\+Channel\+Conf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Structure definition of ADC channel for regular group ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___analog_w_d_g_conf_type_def}{ADC\+\_\+\+Analog\+WDGConf\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC Configuration multi-\/mode structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___handle_type_def}{ADC\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em ADC handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+RESET}}~((uint32\+\_\+t)0x00000000U)
\begin{DoxyCompactList}\small\item\em HAL ADC state machine\+: ADC states definition (bitfields) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+READY}}~((uint32\+\_\+t)0x00000001U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+INTERNAL}}~((uint32\+\_\+t)0x00000002U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gaaa31ad8c2f5337eac601534cb581dd15}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+TIMEOUT}}~((uint32\+\_\+t)0x00000004U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+INTERNAL}}~((uint32\+\_\+t)0x00000010U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga22d43a637ce63e13e33f5a0f1d4564fd}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+CONFIG}}~((uint32\+\_\+t)0x00000020U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+DMA}}~((uint32\+\_\+t)0x00000040U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+BUSY}}~((uint32\+\_\+t)0x00000100U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+EOC}}~((uint32\+\_\+t)0x00000200U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+OVR}}~((uint32\+\_\+t)0x00000400U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+BUSY}}~((uint32\+\_\+t)0x00001000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+EOC}}~((uint32\+\_\+t)0x00002000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga39ce295171a5e608097017fda4cfd7d5}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD1}}~((uint32\+\_\+t)0x00010000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gae6e9712c706ca7f2998dfb5cf776b48f}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD2}}~((uint32\+\_\+t)0x00020000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_gaa43e91fedb9ce41e36bc78ced4f3912e}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD3}}~((uint32\+\_\+t)0x00040000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___exported___types_ga24f867061abe6ee31227ec21289c69db}{HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+MULTIMODE\+\_\+\+SLAVE}}~((uint32\+\_\+t)0x00100000U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___exported___types_ga39ce295171a5e608097017fda4cfd7d5}\label{group___a_d_c___exported___types_ga39ce295171a5e608097017fda4cfd7d5}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_AWD1@{HAL\_ADC\_STATE\_AWD1}}
\index{HAL\_ADC\_STATE\_AWD1@{HAL\_ADC\_STATE\_AWD1}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_AWD1}{HAL\_ADC\_STATE\_AWD1}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD1~((uint32\+\_\+t)0x00010000U)}

Out-\/of-\/window occurrence of analog watchdog 1 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00180}{180}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_gae6e9712c706ca7f2998dfb5cf776b48f}\label{group___a_d_c___exported___types_gae6e9712c706ca7f2998dfb5cf776b48f}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_AWD2@{HAL\_ADC\_STATE\_AWD2}}
\index{HAL\_ADC\_STATE\_AWD2@{HAL\_ADC\_STATE\_AWD2}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_AWD2}{HAL\_ADC\_STATE\_AWD2}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD2~((uint32\+\_\+t)0x00020000U)}

Not available on STM32\+F7 device\+: Out-\/of-\/window occurrence of analog watchdog 2 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00181}{181}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_gaa43e91fedb9ce41e36bc78ced4f3912e}\label{group___a_d_c___exported___types_gaa43e91fedb9ce41e36bc78ced4f3912e}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_AWD3@{HAL\_ADC\_STATE\_AWD3}}
\index{HAL\_ADC\_STATE\_AWD3@{HAL\_ADC\_STATE\_AWD3}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_AWD3}{HAL\_ADC\_STATE\_AWD3}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+AWD3~((uint32\+\_\+t)0x00040000U)}

Not available on STM32\+F7 device\+: Out-\/of-\/window occurrence of analog watchdog 3 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00182}{182}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}\label{group___a_d_c___exported___types_ga7055248355e179ee208d23bd2ce8ba69}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_BUSY\_INTERNAL@{HAL\_ADC\_STATE\_BUSY\_INTERNAL}}
\index{HAL\_ADC\_STATE\_BUSY\_INTERNAL@{HAL\_ADC\_STATE\_BUSY\_INTERNAL}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_BUSY\_INTERNAL}{HAL\_ADC\_STATE\_BUSY\_INTERNAL}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+INTERNAL~((uint32\+\_\+t)0x00000002U)}

ADC is busy to internal process (initialization, calibration) 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00160}{160}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_ga22d43a637ce63e13e33f5a0f1d4564fd}\label{group___a_d_c___exported___types_ga22d43a637ce63e13e33f5a0f1d4564fd}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_ERROR\_CONFIG@{HAL\_ADC\_STATE\_ERROR\_CONFIG}}
\index{HAL\_ADC\_STATE\_ERROR\_CONFIG@{HAL\_ADC\_STATE\_ERROR\_CONFIG}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_ERROR\_CONFIG}{HAL\_ADC\_STATE\_ERROR\_CONFIG}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+CONFIG~((uint32\+\_\+t)0x00000020U)}

Configuration error occurrence 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00165}{165}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}\label{group___a_d_c___exported___types_ga5a1b4881d17e72aa0823797958221172}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_ERROR\_DMA@{HAL\_ADC\_STATE\_ERROR\_DMA}}
\index{HAL\_ADC\_STATE\_ERROR\_DMA@{HAL\_ADC\_STATE\_ERROR\_DMA}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_ERROR\_DMA}{HAL\_ADC\_STATE\_ERROR\_DMA}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+DMA~((uint32\+\_\+t)0x00000040U)}

DMA error occurrence 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00166}{166}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}\label{group___a_d_c___exported___types_ga65b592627f1f9277f4b89bfc33a9e641}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_ERROR\_INTERNAL@{HAL\_ADC\_STATE\_ERROR\_INTERNAL}}
\index{HAL\_ADC\_STATE\_ERROR\_INTERNAL@{HAL\_ADC\_STATE\_ERROR\_INTERNAL}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_ERROR\_INTERNAL}{HAL\_ADC\_STATE\_ERROR\_INTERNAL}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+ERROR\+\_\+\+INTERNAL~((uint32\+\_\+t)0x00000010U)}

Internal error occurrence 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00164}{164}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}\label{group___a_d_c___exported___types_ga0044d240de80a70923b5c970d19ba24b}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_INJ\_BUSY@{HAL\_ADC\_STATE\_INJ\_BUSY}}
\index{HAL\_ADC\_STATE\_INJ\_BUSY@{HAL\_ADC\_STATE\_INJ\_BUSY}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_INJ\_BUSY}{HAL\_ADC\_STATE\_INJ\_BUSY}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+BUSY~((uint32\+\_\+t)0x00001000U)}

A conversion on group injected is ongoing or can occur (either by auto-\/injection mode, external trigger, low power auto power-\/on (if feature available), multimode ADC master control (if feature available)) 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00176}{176}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}\label{group___a_d_c___exported___types_gafcfffd11ab8b84d3b0a1ce50ccf821d5}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_INJ\_EOC@{HAL\_ADC\_STATE\_INJ\_EOC}}
\index{HAL\_ADC\_STATE\_INJ\_EOC@{HAL\_ADC\_STATE\_INJ\_EOC}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_INJ\_EOC}{HAL\_ADC\_STATE\_INJ\_EOC}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+INJ\+\_\+\+EOC~((uint32\+\_\+t)0x00002000U)}

Conversion data available on group injected 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00177}{177}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_ga24f867061abe6ee31227ec21289c69db}\label{group___a_d_c___exported___types_ga24f867061abe6ee31227ec21289c69db}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_MULTIMODE\_SLAVE@{HAL\_ADC\_STATE\_MULTIMODE\_SLAVE}}
\index{HAL\_ADC\_STATE\_MULTIMODE\_SLAVE@{HAL\_ADC\_STATE\_MULTIMODE\_SLAVE}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_MULTIMODE\_SLAVE}{HAL\_ADC\_STATE\_MULTIMODE\_SLAVE}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+MULTIMODE\+\_\+\+SLAVE~((uint32\+\_\+t)0x00100000U)}

Not available on STM32\+F7 device\+: ADC in multimode slave state, controlled by another ADC master ( 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00185}{185}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}\label{group___a_d_c___exported___types_gadccf2475d321f82bc5b18b4c0031794b}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_READY@{HAL\_ADC\_STATE\_READY}}
\index{HAL\_ADC\_STATE\_READY@{HAL\_ADC\_STATE\_READY}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_READY}{HAL\_ADC\_STATE\_READY}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+READY~((uint32\+\_\+t)0x00000001U)}

ADC peripheral ready for use 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00159}{159}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}\label{group___a_d_c___exported___types_ga516d4b4ebc261c241c69d96aae19acc3}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_REG\_BUSY@{HAL\_ADC\_STATE\_REG\_BUSY}}
\index{HAL\_ADC\_STATE\_REG\_BUSY@{HAL\_ADC\_STATE\_REG\_BUSY}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_REG\_BUSY}{HAL\_ADC\_STATE\_REG\_BUSY}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+BUSY~((uint32\+\_\+t)0x00000100U)}

A conversion on group regular is ongoing or can occur (either by continuous mode, external trigger, low power auto power-\/on (if feature available), multimode ADC master control (if feature available)) 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00170}{170}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}\label{group___a_d_c___exported___types_gae2da191bffb720a553a1e39c10929711}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_REG\_EOC@{HAL\_ADC\_STATE\_REG\_EOC}}
\index{HAL\_ADC\_STATE\_REG\_EOC@{HAL\_ADC\_STATE\_REG\_EOC}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_REG\_EOC}{HAL\_ADC\_STATE\_REG\_EOC}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+EOC~((uint32\+\_\+t)0x00000200U)}

Conversion data available on group regular 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00171}{171}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}\label{group___a_d_c___exported___types_ga1f99cd51b6636d9f60bc68dacb01eb10}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_REG\_OVR@{HAL\_ADC\_STATE\_REG\_OVR}}
\index{HAL\_ADC\_STATE\_REG\_OVR@{HAL\_ADC\_STATE\_REG\_OVR}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_REG\_OVR}{HAL\_ADC\_STATE\_REG\_OVR}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+REG\+\_\+\+OVR~((uint32\+\_\+t)0x00000400U)}

Overrun occurrence 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00172}{172}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}\label{group___a_d_c___exported___types_ga3f995b6dedd7366d0663f852511b9104}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_RESET@{HAL\_ADC\_STATE\_RESET}}
\index{HAL\_ADC\_STATE\_RESET@{HAL\_ADC\_STATE\_RESET}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_RESET}{HAL\_ADC\_STATE\_RESET}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+RESET~((uint32\+\_\+t)0x00000000U)}



HAL ADC state machine\+: ADC states definition (bitfields) 

ADC not yet initialized or disabled 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00158}{158}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___exported___types_gaaa31ad8c2f5337eac601534cb581dd15}\label{group___a_d_c___exported___types_gaaa31ad8c2f5337eac601534cb581dd15}} 
\index{ADC Exported Types@{ADC Exported Types}!HAL\_ADC\_STATE\_TIMEOUT@{HAL\_ADC\_STATE\_TIMEOUT}}
\index{HAL\_ADC\_STATE\_TIMEOUT@{HAL\_ADC\_STATE\_TIMEOUT}!ADC Exported Types@{ADC Exported Types}}
\doxysubsubsection{\texorpdfstring{HAL\_ADC\_STATE\_TIMEOUT}{HAL\_ADC\_STATE\_TIMEOUT}}
{\footnotesize\ttfamily \#define HAL\+\_\+\+ADC\+\_\+\+STATE\+\_\+\+TIMEOUT~((uint32\+\_\+t)0x00000004U)}

Time\+Out occurrence 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source_l00161}{161}} of file \mbox{\hyperlink{stm32f7xx__hal__adc_8h_source}{stm32f7xx\+\_\+hal\+\_\+adc.\+h}}.

