

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Tue Jan  7 20:04:24 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13601|  13601|  13601|  13601|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  13600|  13600|      1700|          -|          -|     8|    no    |
        | + Loop 1.1          |     16|     16|         2|          -|          -|     8|    no    |
        | + Loop 1.2          |   1680|   1680|       240|          -|          -|     7|    no    |
        |  ++ Loop 1.2.1      |    238|    238|        34|          -|          -|     7|    no    |
        |   +++ Loop 1.2.1.1  |     32|     32|         4|          -|          -|     8|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    267|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      59|     21|    0|
|Multiplexer      |        -|      -|       -|    140|    -|
|Register         |        -|      -|     186|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     245|    428|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_31_1_1_U51  |network_mul_mul_16s_15s_31_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |kernel_buffer_1_U        |pointwise_conv2d_fix_1_kernel_buffer_1        |        0|  30|   4|    0|    16|   15|     1|          240|
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s  |        0|  14|   2|    0|     8|   14|     1|          112|
    |SeparableConv2D_2_w_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_w_s  |        0|  15|  15|    0|    64|   15|     1|          960|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  59|  21|    0|    88|   44|     3|         1312|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_221_p2     |     +    |      0|  0|  15|           9|           6|
    |add_ln28_fu_275_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln37_1_fu_371_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln37_6_fu_365_p2   |     +    |      0|  0|  15|           9|           6|
    |add_ln37_fu_340_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln43_fu_418_p2     |     +    |      0|  0|  14|          10|          10|
    |buffer_fu_455_p2       |     +    |      0|  0|  30|          23|          23|
    |i_fu_265_p2            |     +    |      0|  0|  13|           4|           1|
    |in_d_fu_359_p2         |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_233_p2        |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_296_p2        |     +    |      0|  0|  12|           3|           1|
    |out_w_fu_330_p2        |     +    |      0|  0|  12|           3|           1|
    |sub_ln37_fu_318_p2     |     -    |      0|  0|  15|           7|           7|
    |output_r_d0            |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_227_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln26_fu_259_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_290_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln33_fu_324_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln35_fu_353_p2    |   icmp   |      0|  0|  11|           4|           5|
    |select_ln42_fu_403_p3  |  select  |      0|  0|   2|           1|           2|
    |xor_ln42_fu_397_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 267|         135|         119|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  53|         12|    1|         12|
    |buffer_0_reg_184          |   9|          2|   23|         46|
    |i_0_reg_150               |   9|          2|    4|          8|
    |in_d_0_reg_194            |   9|          2|    4|          8|
    |kernel_buffer_1_address0  |  15|          3|    4|         12|
    |out_d_0_reg_128           |   9|          2|    4|          8|
    |out_h_0_reg_162           |   9|          2|    3|          6|
    |out_w_0_reg_173           |   9|          2|    3|          6|
    |phi_mul1_reg_139          |   9|          2|    9|         18|
    |phi_mul_reg_206           |   9|          2|    9|         18|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 140|         31|   64|        142|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln24_reg_473    |   9|   0|    9|          0|
    |add_ln37_6_reg_554  |   9|   0|    9|          0|
    |ap_CS_fsm           |  11|   0|   11|          0|
    |buffer_0_reg_184    |  23|   0|   23|          0|
    |i_0_reg_150         |   4|   0|    4|          0|
    |i_reg_509           |   4|   0|    4|          0|
    |in_d_0_reg_194      |   4|   0|    4|          0|
    |in_d_reg_549        |   4|   0|    4|          0|
    |input_load_reg_564  |  16|   0|   16|          0|
    |out_d_0_reg_128     |   4|   0|    4|          0|
    |out_d_reg_481       |   4|   0|    4|          0|
    |out_h_0_reg_162     |   3|   0|    3|          0|
    |out_h_reg_522       |   3|   0|    3|          0|
    |out_w_0_reg_173     |   3|   0|    3|          0|
    |out_w_reg_535       |   3|   0|    3|          0|
    |phi_mul1_reg_139    |   9|   0|    9|          0|
    |phi_mul_reg_206     |   9|   0|    9|          0|
    |sext_ln37_reg_540   |  10|   0|   10|          0|
    |shl_ln_reg_501      |   3|   0|    6|          3|
    |sub_ln37_reg_527    |   7|   0|    7|          0|
    |tmp_2_reg_574       |  18|   0|   18|          0|
    |trunc_ln28_reg_491  |   3|   0|    3|          0|
    |zext_ln24_reg_468   |   9|   0|   10|          1|
    |zext_ln34_reg_496   |  14|   0|   23|          9|
    +--------------------+----+----+-----+-----------+
    |Total               | 186|   0|  199|         13|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 2 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 11 
11 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%kernel_buffer_1 = alloca [16 x i15], align 2" [../layers_c/pointwise_conv2d.cpp:20]   --->   Operation 12 'alloca' 'kernel_buffer_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 14 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i9 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 15 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i9 %phi_mul1 to i10" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 16 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln24 = add i9 %phi_mul1, 49" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 17 'add' 'add_ln24' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %out_d_0, -8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 18 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 20 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %6, label %1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i4 %out_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 22 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_b_2 = getelementptr [8 x i14]* @SeparableConv2D_2_b_s, i64 0, i64 %zext_ln25" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 23 'getelementptr' 'SeparableConv2D_2_b_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%SeparableConv2D_2_b_3 = load i14* %SeparableConv2D_2_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 24 'load' 'SeparableConv2D_2_b_3' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i4 %out_d_0 to i3" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 25 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 26 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 27 [1/2] (3.25ns)   --->   "%SeparableConv2D_2_b_3 = load i14* %SeparableConv2D_2_b_2, align 2" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 27 'load' 'SeparableConv2D_2_b_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i14 %SeparableConv2D_2_b_3 to i23" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 28 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln28, i3 0)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %3 ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln26 = icmp eq i4 %i_0, -8" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 32 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 33 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader6.preheader, label %3" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i4 %i_0 to i6" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 36 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln28 = add i6 %zext_ln28_3, %shl_ln" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 37 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i6 %add_ln28 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 38 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%SeparableConv2D_2_w_2 = getelementptr [64 x i15]* @SeparableConv2D_2_w_s, i64 0, i64 %zext_ln28_4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 39 'getelementptr' 'SeparableConv2D_2_w_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 40 'load' 'SeparableConv2D_2_w_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_4 : Operation 41 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 41 'br' <Predicate = (icmp_ln26)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.57>
ST_5 : Operation 42 [1/2] (3.25ns)   --->   "%SeparableConv2D_2_w_3 = load i15* %SeparableConv2D_2_w_2, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 42 'load' 'SeparableConv2D_2_w_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 64> <ROM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %i_0 to i64" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 43 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_buffer_addr = getelementptr [16 x i15]* %kernel_buffer_1, i64 0, i64 %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 44 'getelementptr' 'kernel_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (2.32ns)   --->   "store i15 %SeparableConv2D_2_w_3, i15* %kernel_buffer_addr, align 2" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 45 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.82>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%out_h_0 = phi i3 [ %out_h, %.preheader6.loopexit ], [ 0, %.preheader6.preheader ]"   --->   Operation 47 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.13ns)   --->   "%icmp_ln31 = icmp eq i3 %out_h_0, -1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 48 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 49 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.65ns)   --->   "%out_h = add i3 %out_h_0, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 50 'add' 'out_h' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %.preheader5.preheader" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i3 %out_h_0 to i7" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 52 'zext' 'zext_ln37_7' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %out_h_0, i3 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 53 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln37_8 = zext i6 %shl_ln2 to i7" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 54 'zext' 'zext_ln37_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.82ns)   --->   "%sub_ln37 = sub i7 %zext_ln37_8, %zext_ln37_7" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 55 'sub' 'sub_ln37' <Predicate = (!icmp_ln31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 56 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 57 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.87>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%out_w_0 = phi i3 [ %out_w, %5 ], [ 0, %.preheader5.preheader ]"   --->   Operation 58 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.13ns)   --->   "%icmp_ln33 = icmp eq i3 %out_w_0, -1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 59 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)"   --->   Operation 60 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.65ns)   --->   "%out_w = add i3 %out_w_0, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 61 'add' 'out_w' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader6.loopexit, label %.preheader.preheader" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %out_w_0 to i7" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 63 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.87ns)   --->   "%add_ln37 = add i7 %sub_ln37, %zext_ln35" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 64 'add' 'add_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i7 %add_ln37 to i10" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 65 'sext' 'sext_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 66 'br' <Predicate = (!icmp_ln33)> <Delay = 1.76>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 67 'br' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 5.07>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%buffer_0 = phi i23 [ %buffer, %4 ], [ %zext_ln34, %.preheader.preheader ]"   --->   Operation 68 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%in_d_0 = phi i4 [ %in_d, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ %add_ln37_6, %4 ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 70 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i9 %phi_mul to i10" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 71 'zext' 'zext_ln35_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (1.30ns)   --->   "%icmp_ln35 = icmp eq i4 %in_d_0, -8" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 72 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 73 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (1.73ns)   --->   "%in_d = add i4 %in_d_0, 1" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 74 'add' 'in_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %5, label %4" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (1.82ns)   --->   "%add_ln37_6 = add i9 %phi_mul, 49" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 76 'add' 'add_ln37_6' <Predicate = (!icmp_ln35)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (1.82ns)   --->   "%add_ln37_1 = add i10 %zext_ln35_3, %sext_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 77 'add' 'add_ln37_1' <Predicate = (!icmp_ln35)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln37_7 = sext i10 %add_ln37_1 to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 78 'sext' 'sext_ln37_7' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln37_6 = zext i32 %sext_ln37_7 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 79 'zext' 'zext_ln37_6' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_6" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 80 'getelementptr' 'input_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 81 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 81 'load' 'input_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_8 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %buffer_0, i32 22)" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 82 'bitselect' 'tmp' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%trunc_ln42 = trunc i23 %buffer_0 to i16" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 83 'trunc' 'trunc_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln42 = xor i1 %tmp, true" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 84 'xor' 'xor_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%select_ln42 = select i1 %xor_ln42, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 85 'select' 'select_ln42' <Predicate = (icmp_ln35)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln43 = and i16 %select_ln42, %trunc_ln42" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 86 'and' 'and_ln43' <Predicate = (icmp_ln35)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (1.82ns)   --->   "%add_ln43 = add i10 %zext_ln24, %sext_ln37" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 87 'add' 'add_ln43' <Predicate = (icmp_ln35)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i10 %add_ln43 to i32" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 88 'sext' 'sext_ln43' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %sext_ln43 to i64" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 89 'zext' 'zext_ln43' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 90 'getelementptr' 'output_addr' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (3.25ns)   --->   "store i16 %and_ln43, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 91 'store' <Predicate = (icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader5" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 92 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 93 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 93 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %in_d_0 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 94 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%kernel_buffer_addr_2 = getelementptr [16 x i15]* %kernel_buffer_1, i64 0, i64 %zext_ln37" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 95 'getelementptr' 'kernel_buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [2/2] (2.32ns)   --->   "%kernel_buffer_load = load i15* %kernel_buffer_addr_2, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 96 'load' 'kernel_buffer_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>

State 10 <SV = 8> <Delay = 8.70>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln37_8 = sext i16 %input_load to i31" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 97 'sext' 'sext_ln37_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/2] (2.32ns)   --->   "%kernel_buffer_load = load i15* %kernel_buffer_addr_2, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 98 'load' 'kernel_buffer_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 16> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln37_10 = sext i15 %kernel_buffer_load to i31" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 99 'sext' 'sext_ln37_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln37 = mul i31 %sext_ln37_8, %sext_ln37_10" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 100 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2 = call i18 @_ssdm_op_PartSelect.i18.i31.i32.i32(i31 %mul_ln37, i32 13, i32 30)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 101 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 2.28>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln37_9 = sext i18 %tmp_2 to i23" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 102 'sext' 'sext_ln37_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (2.28ns)   --->   "%buffer = add i23 %buffer_0, %sext_ln37_9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 103 'add' 'buffer' <Predicate = true> <Delay = 2.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_2_w_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_1       (alloca           ) [ 001111111111]
br_ln24               (br               ) [ 011111111111]
out_d_0               (phi              ) [ 001000000000]
phi_mul1              (phi              ) [ 001000000000]
zext_ln24             (zext             ) [ 000111111111]
add_ln24              (add              ) [ 011111111111]
icmp_ln24             (icmp             ) [ 001111111111]
empty                 (speclooptripcount) [ 000000000000]
out_d                 (add              ) [ 011111111111]
br_ln24               (br               ) [ 000000000000]
zext_ln25             (zext             ) [ 000000000000]
SeparableConv2D_2_b_2 (getelementptr    ) [ 000100000000]
trunc_ln28            (trunc            ) [ 000100000000]
ret_ln0               (ret              ) [ 000000000000]
SeparableConv2D_2_b_3 (load             ) [ 000000000000]
zext_ln34             (zext             ) [ 000011111111]
shl_ln                (bitconcatenate   ) [ 000011000000]
br_ln26               (br               ) [ 001111111111]
i_0                   (phi              ) [ 000011000000]
icmp_ln26             (icmp             ) [ 001111111111]
empty_27              (speclooptripcount) [ 000000000000]
i                     (add              ) [ 001111111111]
br_ln26               (br               ) [ 000000000000]
zext_ln28_3           (zext             ) [ 000000000000]
add_ln28              (add              ) [ 000000000000]
zext_ln28_4           (zext             ) [ 000000000000]
SeparableConv2D_2_w_2 (getelementptr    ) [ 000001000000]
br_ln31               (br               ) [ 001111111111]
SeparableConv2D_2_w_3 (load             ) [ 000000000000]
zext_ln28             (zext             ) [ 000000000000]
kernel_buffer_addr    (getelementptr    ) [ 000000000000]
store_ln28            (store            ) [ 000000000000]
br_ln26               (br               ) [ 001111111111]
out_h_0               (phi              ) [ 000000100000]
icmp_ln31             (icmp             ) [ 001111111111]
empty_28              (speclooptripcount) [ 000000000000]
out_h                 (add              ) [ 001111111111]
br_ln31               (br               ) [ 000000000000]
zext_ln37_7           (zext             ) [ 000000000000]
shl_ln2               (bitconcatenate   ) [ 000000000000]
zext_ln37_8           (zext             ) [ 000000000000]
sub_ln37              (sub              ) [ 000000011111]
br_ln33               (br               ) [ 001111111111]
br_ln0                (br               ) [ 011111111111]
out_w_0               (phi              ) [ 000000010000]
icmp_ln33             (icmp             ) [ 001111111111]
empty_29              (speclooptripcount) [ 000000000000]
out_w                 (add              ) [ 001111111111]
br_ln33               (br               ) [ 000000000000]
zext_ln35             (zext             ) [ 000000000000]
add_ln37              (add              ) [ 000000000000]
sext_ln37             (sext             ) [ 000000001111]
br_ln35               (br               ) [ 001111111111]
br_ln0                (br               ) [ 001111111111]
buffer_0              (phi              ) [ 000000001111]
in_d_0                (phi              ) [ 000000001100]
phi_mul               (phi              ) [ 000000001000]
zext_ln35_3           (zext             ) [ 000000000000]
icmp_ln35             (icmp             ) [ 001111111111]
empty_30              (speclooptripcount) [ 000000000000]
in_d                  (add              ) [ 001111111111]
br_ln35               (br               ) [ 000000000000]
add_ln37_6            (add              ) [ 001111111111]
add_ln37_1            (add              ) [ 000000000000]
sext_ln37_7           (sext             ) [ 000000000000]
zext_ln37_6           (zext             ) [ 000000000000]
input_addr            (getelementptr    ) [ 000000000100]
tmp                   (bitselect        ) [ 000000000000]
trunc_ln42            (trunc            ) [ 000000000000]
xor_ln42              (xor              ) [ 000000000000]
select_ln42           (select           ) [ 000000000000]
and_ln43              (and              ) [ 000000000000]
add_ln43              (add              ) [ 000000000000]
sext_ln43             (sext             ) [ 000000000000]
zext_ln43             (zext             ) [ 000000000000]
output_addr           (getelementptr    ) [ 000000000000]
store_ln43            (store            ) [ 000000000000]
br_ln33               (br               ) [ 001111111111]
input_load            (load             ) [ 000000000010]
zext_ln37             (zext             ) [ 000000000000]
kernel_buffer_addr_2  (getelementptr    ) [ 000000000010]
sext_ln37_8           (sext             ) [ 000000000000]
kernel_buffer_load    (load             ) [ 000000000000]
sext_ln37_10          (sext             ) [ 000000000000]
mul_ln37              (mul              ) [ 000000000000]
tmp_2                 (partselect       ) [ 000000000001]
sext_ln37_9           (sext             ) [ 000000000000]
buffer                (add              ) [ 001111111111]
br_ln35               (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SeparableConv2D_2_b_s">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="SeparableConv2D_2_w_s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_2_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="kernel_buffer_1_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="SeparableConv2D_2_b_2_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="14" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_2_b_2/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="0"/>
<pin id="65" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_b_3/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="SeparableConv2D_2_w_2_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="15" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="6" slack="0"/>
<pin id="73" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_2_w_2/4 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_2_w_3/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="kernel_buffer_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_buffer_addr/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="15" slack="0"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln28/5 kernel_buffer_load/9 "/>
</bind>
</comp>

<comp id="95" class="1004" name="input_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="32" slack="0"/>
<pin id="99" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="14" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/8 "/>
</bind>
</comp>

<comp id="108" class="1004" name="output_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln43_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="kernel_buffer_addr_2_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="15" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_buffer_addr_2/9 "/>
</bind>
</comp>

<comp id="128" class="1005" name="out_d_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="1"/>
<pin id="130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="out_d_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="phi_mul1_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="1"/>
<pin id="141" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="phi_mul1_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="162" class="1005" name="out_h_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="1"/>
<pin id="164" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="out_h_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/6 "/>
</bind>
</comp>

<comp id="173" class="1005" name="out_w_0_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="1"/>
<pin id="175" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="out_w_0_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/7 "/>
</bind>
</comp>

<comp id="184" class="1005" name="buffer_0_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="23" slack="3"/>
<pin id="186" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="buffer_0_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="23" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="14" slack="4"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/8 "/>
</bind>
</comp>

<comp id="194" class="1005" name="in_d_0_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="in_d_0_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/8 "/>
</bind>
</comp>

<comp id="206" class="1005" name="phi_mul_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="1"/>
<pin id="208" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="phi_mul_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln24_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="9" slack="0"/>
<pin id="219" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln24_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="0"/>
<pin id="224" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln24_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="out_d_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln25_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln28_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln34_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="14" slack="0"/>
<pin id="250" dir="1" index="1" bw="23" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="shl_ln_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="1"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln26_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln28_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln28_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="6" slack="1"/>
<pin id="278" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln28_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln28_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln31_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="0" index="1" bw="3" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="out_h_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/6 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln37_7_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_7/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="shl_ln2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln37_8_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_8/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln37_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/6 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln33_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="3" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/7 "/>
</bind>
</comp>

<comp id="330" class="1004" name="out_w_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln35_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln37_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="1"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln37_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln35_3_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln35_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="in_d_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="add_ln37_6_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="0"/>
<pin id="367" dir="0" index="1" bw="7" slack="0"/>
<pin id="368" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_6/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln37_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="1"/>
<pin id="374" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln37_7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_7/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln37_6_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="10" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_6/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="23" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="393" class="1004" name="trunc_ln42_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="23" slack="0"/>
<pin id="395" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="xor_ln42_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln42/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln42_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="16" slack="0"/>
<pin id="406" dir="0" index="2" bw="16" slack="0"/>
<pin id="407" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="and_ln43_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="16" slack="0"/>
<pin id="414" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln43_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="5"/>
<pin id="420" dir="0" index="1" bw="7" slack="1"/>
<pin id="421" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/8 "/>
</bind>
</comp>

<comp id="422" class="1004" name="sext_ln43_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="10" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/8 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln43_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln37_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="1"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/9 "/>
</bind>
</comp>

<comp id="436" class="1004" name="sext_ln37_8_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="1"/>
<pin id="438" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_8/10 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sext_ln37_10_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="15" slack="0"/>
<pin id="441" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_10/10 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="18" slack="0"/>
<pin id="445" dir="0" index="1" bw="31" slack="0"/>
<pin id="446" dir="0" index="2" bw="5" slack="0"/>
<pin id="447" dir="0" index="3" bw="6" slack="0"/>
<pin id="448" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln37_9_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="18" slack="1"/>
<pin id="454" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_9/11 "/>
</bind>
</comp>

<comp id="455" class="1004" name="buffer_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="23" slack="3"/>
<pin id="457" dir="0" index="1" bw="18" slack="0"/>
<pin id="458" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/11 "/>
</bind>
</comp>

<comp id="461" class="1007" name="mul_ln37_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="0" index="1" bw="15" slack="0"/>
<pin id="464" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/10 "/>
</bind>
</comp>

<comp id="468" class="1005" name="zext_ln24_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="5"/>
<pin id="470" dir="1" index="1" bw="10" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="473" class="1005" name="add_ln24_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="9" slack="0"/>
<pin id="475" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="481" class="1005" name="out_d_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="486" class="1005" name="SeparableConv2D_2_b_2_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3" slack="1"/>
<pin id="488" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_b_2 "/>
</bind>
</comp>

<comp id="491" class="1005" name="trunc_ln28_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="3" slack="1"/>
<pin id="493" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="496" class="1005" name="zext_ln34_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="23" slack="4"/>
<pin id="498" dir="1" index="1" bw="23" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="501" class="1005" name="shl_ln_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="1"/>
<pin id="503" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="509" class="1005" name="i_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="514" class="1005" name="SeparableConv2D_2_w_2_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="1"/>
<pin id="516" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_2_w_2 "/>
</bind>
</comp>

<comp id="522" class="1005" name="out_h_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="527" class="1005" name="sub_ln37_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="1"/>
<pin id="529" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln37 "/>
</bind>
</comp>

<comp id="535" class="1005" name="out_w_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="540" class="1005" name="sext_ln37_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="1"/>
<pin id="542" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln37 "/>
</bind>
</comp>

<comp id="549" class="1005" name="in_d_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="554" class="1005" name="add_ln37_6_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="9" slack="0"/>
<pin id="556" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37_6 "/>
</bind>
</comp>

<comp id="559" class="1005" name="input_addr_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="14" slack="1"/>
<pin id="561" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="564" class="1005" name="input_load_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="1"/>
<pin id="566" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="569" class="1005" name="kernel_buffer_addr_2_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="1"/>
<pin id="571" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kernel_buffer_addr_2 "/>
</bind>
</comp>

<comp id="574" class="1005" name="tmp_2_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="18" slack="1"/>
<pin id="576" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="579" class="1005" name="buffer_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="23" slack="1"/>
<pin id="581" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="76" pin="3"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="108" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="121" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="28" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="193"><net_src comp="187" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="205"><net_src comp="198" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="220"><net_src comp="143" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="143" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="132" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="132" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="132" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="247"><net_src comp="132" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="63" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="28" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="154" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="154" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="154" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="288"><net_src comp="150" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="294"><net_src comp="166" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="166" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="34" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="166" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="26" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="166" pin="4"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="302" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="177" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="30" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="177" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="177" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="340" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="210" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="198" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="198" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="22" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="210" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="14" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="349" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="390"><net_src comp="36" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="187" pin="4"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="38" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="396"><net_src comp="187" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="385" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="40" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="42" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="403" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="393" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="411" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="425"><net_src comp="418" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="434"><net_src comp="194" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="442"><net_src comp="88" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="46" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="48" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="451"><net_src comp="50" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="459"><net_src comp="184" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="436" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="439" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="467"><net_src comp="461" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="471"><net_src comp="217" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="476"><net_src comp="221" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="484"><net_src comp="233" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="489"><net_src comp="56" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="494"><net_src comp="244" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="499"><net_src comp="248" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="504"><net_src comp="252" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="512"><net_src comp="265" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="517"><net_src comp="69" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="525"><net_src comp="296" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="530"><net_src comp="318" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="538"><net_src comp="330" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="543"><net_src comp="345" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="552"><net_src comp="359" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="557"><net_src comp="365" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="562"><net_src comp="95" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="567"><net_src comp="102" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="572"><net_src comp="121" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="577"><net_src comp="443" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="582"><net_src comp="455" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
	Port: SeparableConv2D_2_b_s | {}
	Port: SeparableConv2D_2_w_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.2 : input_r | {8 9 }
	Port: pointwise_conv2d_fix.2 : SeparableConv2D_2_b_s | {2 3 }
	Port: pointwise_conv2d_fix.2 : SeparableConv2D_2_w_s | {4 5 }
  - Chain level:
	State 1
	State 2
		zext_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 1
		out_d : 1
		br_ln24 : 2
		zext_ln25 : 1
		SeparableConv2D_2_b_2 : 2
		SeparableConv2D_2_b_3 : 3
		trunc_ln28 : 1
	State 3
		zext_ln34 : 1
	State 4
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln28_3 : 1
		add_ln28 : 2
		zext_ln28_4 : 3
		SeparableConv2D_2_w_2 : 4
		SeparableConv2D_2_w_3 : 5
	State 5
		kernel_buffer_addr : 1
		store_ln28 : 2
	State 6
		icmp_ln31 : 1
		out_h : 1
		br_ln31 : 2
		zext_ln37_7 : 1
		shl_ln2 : 1
		zext_ln37_8 : 2
		sub_ln37 : 3
	State 7
		icmp_ln33 : 1
		out_w : 1
		br_ln33 : 2
		zext_ln35 : 1
		add_ln37 : 2
		sext_ln37 : 3
	State 8
		zext_ln35_3 : 1
		icmp_ln35 : 1
		in_d : 1
		br_ln35 : 2
		add_ln37_6 : 1
		add_ln37_1 : 2
		sext_ln37_7 : 3
		zext_ln37_6 : 4
		input_addr : 5
		input_load : 6
		tmp : 1
		trunc_ln42 : 1
		xor_ln42 : 2
		select_ln42 : 2
		and_ln43 : 3
		sext_ln43 : 1
		zext_ln43 : 2
		output_addr : 3
		store_ln43 : 3
	State 9
		kernel_buffer_addr_2 : 1
		kernel_buffer_load : 2
	State 10
		sext_ln37_10 : 1
		mul_ln37 : 2
		tmp_2 : 3
	State 11
		buffer : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln24_fu_221   |    0    |    0    |    15   |
|          |     out_d_fu_233    |    0    |    0    |    13   |
|          |       i_fu_265      |    0    |    0    |    13   |
|          |   add_ln28_fu_275   |    0    |    0    |    15   |
|          |     out_h_fu_296    |    0    |    0    |    12   |
|    add   |     out_w_fu_330    |    0    |    0    |    12   |
|          |   add_ln37_fu_340   |    0    |    0    |    15   |
|          |     in_d_fu_359     |    0    |    0    |    13   |
|          |  add_ln37_6_fu_365  |    0    |    0    |    15   |
|          |  add_ln37_1_fu_371  |    0    |    0    |    15   |
|          |   add_ln43_fu_418   |    0    |    0    |    15   |
|          |    buffer_fu_455    |    0    |    0    |    30   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln24_fu_227  |    0    |    0    |    9    |
|          |   icmp_ln26_fu_259  |    0    |    0    |    9    |
|   icmp   |   icmp_ln31_fu_290  |    0    |    0    |    9    |
|          |   icmp_ln33_fu_324  |    0    |    0    |    9    |
|          |   icmp_ln35_fu_353  |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|  select  |  select_ln42_fu_403 |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln43_fu_411   |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln37_fu_318   |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|    xor   |   xor_ln42_fu_397   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln37_fu_461   |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln24_fu_217  |    0    |    0    |    0    |
|          |   zext_ln25_fu_239  |    0    |    0    |    0    |
|          |   zext_ln34_fu_248  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_271 |    0    |    0    |    0    |
|          |  zext_ln28_4_fu_280 |    0    |    0    |    0    |
|          |   zext_ln28_fu_285  |    0    |    0    |    0    |
|   zext   |  zext_ln37_7_fu_302 |    0    |    0    |    0    |
|          |  zext_ln37_8_fu_314 |    0    |    0    |    0    |
|          |   zext_ln35_fu_336  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_349 |    0    |    0    |    0    |
|          |  zext_ln37_6_fu_380 |    0    |    0    |    0    |
|          |   zext_ln43_fu_426  |    0    |    0    |    0    |
|          |   zext_ln37_fu_431  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln28_fu_244  |    0    |    0    |    0    |
|          |  trunc_ln42_fu_393  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_252    |    0    |    0    |    0    |
|          |    shl_ln2_fu_306   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln37_fu_345  |    0    |    0    |    0    |
|          |  sext_ln37_7_fu_376 |    0    |    0    |    0    |
|   sext   |   sext_ln43_fu_422  |    0    |    0    |    0    |
|          |  sext_ln37_8_fu_436 |    0    |    0    |    0    |
|          | sext_ln37_10_fu_439 |    0    |    0    |    0    |
|          |  sext_ln37_9_fu_452 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|      tmp_fu_385     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|     tmp_2_fu_443    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    1    |    0    |   277   |
|----------|---------------------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|kernel_buffer_1|    0   |   30   |    4   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    0   |   30   |    4   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_2_b_2_reg_486|    3   |
|SeparableConv2D_2_w_2_reg_514|    6   |
|       add_ln24_reg_473      |    9   |
|      add_ln37_6_reg_554     |    9   |
|       buffer_0_reg_184      |   23   |
|        buffer_reg_579       |   23   |
|         i_0_reg_150         |    4   |
|          i_reg_509          |    4   |
|        in_d_0_reg_194       |    4   |
|         in_d_reg_549        |    4   |
|      input_addr_reg_559     |   14   |
|      input_load_reg_564     |   16   |
| kernel_buffer_addr_2_reg_569|    4   |
|       out_d_0_reg_128       |    4   |
|        out_d_reg_481        |    4   |
|       out_h_0_reg_162       |    3   |
|        out_h_reg_522        |    3   |
|       out_w_0_reg_173       |    3   |
|        out_w_reg_535        |    3   |
|       phi_mul1_reg_139      |    9   |
|       phi_mul_reg_206       |    9   |
|      sext_ln37_reg_540      |   10   |
|        shl_ln_reg_501       |    6   |
|       sub_ln37_reg_527      |    7   |
|        tmp_2_reg_574        |   18   |
|      trunc_ln28_reg_491     |    3   |
|      zext_ln24_reg_468      |   10   |
|      zext_ln34_reg_496      |   23   |
+-----------------------------+--------+
|            Total            |   238  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_63 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_76 |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_88 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_102 |  p0  |   2  |  14  |   28   ||    9    |
|    i_0_reg_150    |  p0  |   2  |   4  |    8   ||    9    |
|   in_d_0_reg_194  |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   74   || 10.6597 ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   277  |    -   |
|   Memory  |    0   |    -   |    -   |   30   |    4   |    0   |
|Multiplexer|    -   |    -   |   10   |    -   |   60   |    -   |
|  Register |    -   |    -   |    -   |   238  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   10   |   268  |   341  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
