Analysis & Synthesis report for nes_fpga
Sun May 31 15:19:42 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|state
 10. State Machine - |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|state
 11. State Machine - |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next
 12. State Machine - |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|state
 13. State Machine - |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|b2b_access:b2b_inst|state
 14. State Machine - |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|state
 15. State Machine - |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst|r_SM_Main
 16. State Machine - |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|state
 17. State Machine - |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|state
 18. State Machine - |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state
 19. State Machine - |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_color_load_fsm:color_load_inst|state
 20. State Machine - |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Registers Added for RAM Pass-Through Logic
 26. Registers Packed Into Inferred Megafunctions
 27. Multiplexer Restructuring Statistics (Restructuring Performed)
 28. Source assignments for vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_kmc1:auto_generated
 29. Source assignments for mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0|altsyncram_7vl1:auto_generated
 30. Source assignments for mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0|altsyncram_8nc1:auto_generated
 31. Source assignments for mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0|altsyncram_j8m1:auto_generated
 32. Parameter Settings for User Entity Instance: Top-level Entity: |nes_fpga_top_lvl
 33. Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem
 34. Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem
 35. Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem
 36. Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1
 37. Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2
 38. Parameter Settings for User Entity Instance: vga_mem:vga_mem_inst|generic_ram:ram
 39. Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst
 40. Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst
 41. Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|baudgen_rx:baudgen0
 42. Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst
 43. Parameter Settings for Inferred Entity Instance: vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0
 44. Parameter Settings for Inferred Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0
 45. Parameter Settings for Inferred Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0
 46. Parameter Settings for Inferred Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0
 47. altsyncram Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|alu:alu_inst"
 49. Port Connectivity Checks: "cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst"
 50. Port Connectivity Checks: "cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|simple_op_decode:simple_op_decode_inst"
 51. Port Connectivity Checks: "cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst"
 52. Port Connectivity Checks: "cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|b2b_access:b2b_inst"
 53. Port Connectivity Checks: "cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst"
 54. Port Connectivity Checks: "cpu_6502:cpu_6502_dut"
 55. Port Connectivity Checks: "sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst"
 56. Port Connectivity Checks: "sys_ctrl_fsm:sys_ctrl_inst"
 57. Port Connectivity Checks: "vga_mem:vga_mem_inst|generic_ram:ram"
 58. Port Connectivity Checks: "vga_controller:vga_ctrl_inst|VGA_SYNC:vga_sync_inst"
 59. Port Connectivity Checks: "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem"
 60. Port Connectivity Checks: "mem_ctrl:mem_ctrl_inst"
 61. Port Connectivity Checks: "ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst"
 62. Port Connectivity Checks: "k_to_j:k_to_j_inst|ps2:ps2_inst"
 63. Post-Synthesis Netlist Statistics for Top Partition
 64. Elapsed Time Per Partition
 65. Analysis & Synthesis Messages
 66. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 31 15:19:42 2020       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; nes_fpga                                    ;
; Top-level Entity Name              ; nes_fpga_top_lvl                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 5,639                                       ;
;     Total combinational functions  ; 4,769                                       ;
;     Dedicated logic registers      ; 1,926                                       ;
; Total registers                    ; 1926                                        ;
; Total pins                         ; 98                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,148,928                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; nes_fpga_top_lvl   ; nes_fpga           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                      ; Library ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../KB/ps2.vhd                                                                                                           ; yes             ; User VHDL File               ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/ps2.vhd                                ;         ;
; ../../KB/oneshot.vhd                                                                                                       ; yes             ; User VHDL File               ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/oneshot.vhd                            ;         ;
; ../../KB/keyboard.vhd                                                                                                      ; yes             ; User VHDL File               ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/keyboard.vhd                           ;         ;
; ../../KB/k_to_j.v                                                                                                          ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/k_to_j.v                               ;         ;
; ../../VGA/vga_sync.vhd                                                                                                     ; yes             ; User VHDL File               ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_sync.vhd                          ;         ;
; ../../VGA/vga_controller.v                                                                                                 ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_controller.v                      ;         ;
; ../../VGA/vga_color_decode.v                                                                                               ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_color_decode.v                    ;         ;
; ../../CPU/interrupt_handler/interrupt_handler.v                                                                            ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/interrupt_handler/interrupt_handler.v ;         ;
; ../../CPU/IE/simple_op_decode.sv                                                                                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/simple_op_decode.sv                ;         ;
; ../../CPU/IE/ie_fsm.sv                                                                                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv                          ;         ;
; ../../CPU/IE/ie_defs.sv                                                                                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_defs.sv                         ;         ;
; ../../CPU/instr_fetch_pkg.vhd                                                                                              ; yes             ; User VHDL File               ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/instr_fetch_pkg.vhd                   ;         ;
; ../../CPU/instr_fetch.vhd                                                                                                  ; yes             ; User VHDL File               ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/instr_fetch.vhd                       ;         ;
; ../../CPU/cpu_6502.sv                                                                                                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/cpu_6502.sv                           ;         ;
; ../../CPU/b2b_access.vhd                                                                                                   ; yes             ; User VHDL File               ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/b2b_access.vhd                        ;         ;
; ../../CPU/alu.vhd                                                                                                          ; yes             ; User VHDL File               ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/alu.vhd                               ;         ;
; ../../MEM/vga_mem.v                                                                                                        ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/vga_mem.v                             ;         ;
; ../../MEM/ppu_mem_decode.v                                                                                                 ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/ppu_mem_decode.v                      ;         ;
; ../../MEM/mem_decode.v                                                                                                     ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v                          ;         ;
; ../../MEM/mem_ctrl.v                                                                                                       ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_ctrl.v                            ;         ;
; ../../MEM/joycon_ctrl.v                                                                                                    ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/joycon_ctrl.v                         ;         ;
; ../../MEM/generic_ram.v                                                                                                    ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/generic_ram.v                         ;         ;
; ../../MEM/dma_module.v                                                                                                     ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/dma_module.v                          ;         ;
; ../../MEM/cpu_mem_decode.v                                                                                                 ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/cpu_mem_decode.v                      ;         ;
; ../../PPU/ppu_hw_files/render_8_pixels.v                                                                                   ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/render_8_pixels.v        ;         ;
; ../../PPU/ppu_hw_files/ppu_vram_load_fsm.v                                                                                 ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v      ;         ;
; ../../PPU/ppu_hw_files/ppu_status_latch.v                                                                                  ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_status_latch.v       ;         ;
; ../../PPU/ppu_hw_files/ppu_sprite_load_fsm.sv                                                                              ; yes             ; User SystemVerilog HDL File  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv   ;         ;
; ../../PPU/ppu_hw_files/ppu_fsm.v                                                                                           ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v                ;         ;
; ../../PPU/ppu_hw_files/ppu_color_load_fsm.v                                                                                ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_color_load_fsm.v     ;         ;
; ../../PPU/ppu_hw_files/pixel_to_nametable_ptr.v                                                                            ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_to_nametable_ptr.v ;         ;
; ../../PPU/ppu_hw_files/pixel_mux.v                                                                                         ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v              ;         ;
; ../../PPU/ppu_hw_files/name_to_att.v                                                                                       ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/name_to_att.v            ;         ;
; ../../PPU/ppu_hw_files/color_selector.v                                                                                    ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/color_selector.v         ;         ;
; ../../SYS_CTRL/open_source_uart/uart_rx.v                                                                                  ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/uart_rx.v       ;         ;
; ../../SYS_CTRL/open_source_uart/baudgen_rx.v                                                                               ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/baudgen_rx.v    ;         ;
; ../../SYS_CTRL/uart_tx_rx.v                                                                                                ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v                     ;         ;
; ../../SYS_CTRL/sys_ctrl_fsm.v                                                                                              ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v                   ;         ;
; ../nes_fpga_top_lvl.v                                                                                                      ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v              ;         ;
; ../leddcd.vhd                                                                                                              ; yes             ; User VHDL File               ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/leddcd.vhd                      ;         ;
; ../clkdiv.v                                                                                                                ; yes             ; User Verilog HDL File        ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/clkdiv.v                        ;         ;
; /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/open_source_uart/baudgen.vh ; yes             ; Auto-Found Unspecified File  ; /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/open_source_uart/baudgen.vh        ;         ;
; altsyncram.tdf                                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;         ;
; stratix_ram_block.inc                                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                      ;         ;
; lpm_mux.inc                                                                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                ;         ;
; lpm_decode.inc                                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                             ;         ;
; aglobal171.inc                                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                             ;         ;
; a_rdenreg.inc                                                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                              ;         ;
; altrom.inc                                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                 ;         ;
; altram.inc                                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                 ;         ;
; altdpram.inc                                                                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                               ;         ;
; db/altsyncram_kmc1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/altsyncram_kmc1.tdf  ;         ;
; db/decode_rsa.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/decode_rsa.tdf       ;         ;
; db/decode_k8a.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/decode_k8a.tdf       ;         ;
; db/mux_bnb.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/mux_bnb.tdf          ;         ;
; db/altsyncram_7vl1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/altsyncram_7vl1.tdf  ;         ;
; db/altsyncram_8nc1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/altsyncram_8nc1.tdf  ;         ;
; db/altsyncram_j8m1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/altsyncram_j8m1.tdf  ;         ;
; db/decode_jsa.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/decode_jsa.tdf       ;         ;
; db/decode_c8a.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/decode_c8a.tdf       ;         ;
; db/mux_3nb.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/mux_3nb.tdf          ;         ;
+----------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 5,639                    ;
;                                             ;                          ;
; Total combinational functions               ; 4769                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 2589                     ;
;     -- 3 input functions                    ; 1270                     ;
;     -- <=2 input functions                  ; 910                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 3680                     ;
;     -- arithmetic mode                      ; 1089                     ;
;                                             ;                          ;
; Total registers                             ; 1926                     ;
;     -- Dedicated logic registers            ; 1926                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 98                       ;
; Total memory bits                           ; 1148928                  ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; clkdiv2:clkdiv2_inst|out ;
; Maximum fan-out                             ; 2039                     ;
; Total fan-out                               ; 27127                    ;
; Average fan-out                             ; 3.85                     ;
+---------------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Entity Name            ; Library Name ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |nes_fpga_top_lvl                                      ; 4769 (38)           ; 1926 (0)                  ; 1148928     ; 0            ; 0       ; 0         ; 98   ; 0            ; |nes_fpga_top_lvl                                                                                                                                                        ; nes_fpga_top_lvl       ; work         ;
;    |clkdiv2:clkdiv2_inst|                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|clkdiv2:clkdiv2_inst                                                                                                                                   ; clkdiv2                ; work         ;
;    |cpu_6502:cpu_6502_dut|                             ; 1335 (33)           ; 390 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut                                                                                                                                  ; cpu_6502               ; work         ;
;       |ie_fsm:inst_exec_inst|                          ; 678 (298)           ; 194 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst                                                                                                            ; ie_fsm                 ; work         ;
;          |alu:alu_inst|                                ; 204 (204)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|alu:alu_inst                                                                                               ; alu                    ; work         ;
;          |interrupt_handler:interrupt_handler_inst|    ; 150 (150)           ; 74 (74)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst                                                                   ; interrupt_handler      ; work         ;
;          |simple_op_decode:simple_op_decode_inst|      ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|simple_op_decode:simple_op_decode_inst                                                                     ; simple_op_decode       ; work         ;
;       |instr_fetch:instr_fetch_inst|                   ; 624 (605)           ; 196 (159)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst                                                                                                     ; instr_fetch            ; work         ;
;          |b2b_access:b2b_inst|                         ; 19 (19)             ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|b2b_access:b2b_inst                                                                                 ; b2b_access             ; work         ;
;    |k_to_j:k_to_j_inst|                                ; 40 (21)             ; 60 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|k_to_j:k_to_j_inst                                                                                                                                     ; k_to_j                 ; work         ;
;       |ps2:ps2_inst|                                   ; 19 (0)              ; 52 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|k_to_j:k_to_j_inst|ps2:ps2_inst                                                                                                                        ; ps2                    ; work         ;
;          |keyboard:u1|                                 ; 17 (17)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|k_to_j:k_to_j_inst|ps2:ps2_inst|keyboard:u1                                                                                                            ; keyboard               ; work         ;
;          |oneshot:pulser|                              ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|k_to_j:k_to_j_inst|ps2:ps2_inst|oneshot:pulser                                                                                                         ; oneshot                ; work         ;
;    |leddcd:led_drivers[0].leddcd_cpu_inst|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|leddcd:led_drivers[0].leddcd_cpu_inst                                                                                                                  ; leddcd                 ; work         ;
;    |leddcd:led_drivers[0].leddcd_sys_inst|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|leddcd:led_drivers[0].leddcd_sys_inst                                                                                                                  ; leddcd                 ; work         ;
;    |leddcd:led_drivers[1].leddcd_cpu_inst|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|leddcd:led_drivers[1].leddcd_cpu_inst                                                                                                                  ; leddcd                 ; work         ;
;    |leddcd:led_drivers[1].leddcd_sys_inst|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|leddcd:led_drivers[1].leddcd_sys_inst                                                                                                                  ; leddcd                 ; work         ;
;    |leddcd:led_drivers[2].leddcd_cpu_inst|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|leddcd:led_drivers[2].leddcd_cpu_inst                                                                                                                  ; leddcd                 ; work         ;
;    |leddcd:led_drivers[2].leddcd_sys_inst|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|leddcd:led_drivers[2].leddcd_sys_inst                                                                                                                  ; leddcd                 ; work         ;
;    |leddcd:led_drivers[3].leddcd_cpu_inst|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|leddcd:led_drivers[3].leddcd_cpu_inst                                                                                                                  ; leddcd                 ; work         ;
;    |leddcd:led_drivers[3].leddcd_sys_inst|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|leddcd:led_drivers[3].leddcd_sys_inst                                                                                                                  ; leddcd                 ; work         ;
;    |mem_ctrl:mem_ctrl_inst|                            ; 475 (21)            ; 289 (0)                   ; 657408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst                                                                                                                                 ; mem_ctrl               ; work         ;
;       |dma_module:dma_module_inst|                     ; 55 (55)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst                                                                                                      ; dma_module             ; work         ;
;       |joycon_ctrl:joycon_ctrl_1|                      ; 36 (36)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1                                                                                                       ; joycon_ctrl            ; work         ;
;       |joycon_ctrl:joycon_ctrl_2|                      ; 41 (41)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2                                                                                                       ; joycon_ctrl            ; work         ;
;       |mem_decode:mem_decode_inst|                     ; 322 (211)           ; 166 (90)                  ; 657408      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst                                                                                                      ; mem_decode             ; work         ;
;          |cpu_mem_decode:cpu_decode|                   ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|cpu_mem_decode:cpu_decode                                                                            ; cpu_mem_decode         ; work         ;
;          |generic_ram:cpu_mem|                         ; 24 (7)              ; 12 (9)                    ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem                                                                                  ; generic_ram            ; work         ;
;             |altsyncram:mem_arr_rtl_0|                 ; 17 (0)              ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0                                                         ; altsyncram             ; work         ;
;                |altsyncram_8nc1:auto_generated|        ; 17 (0)              ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0|altsyncram_8nc1:auto_generated                          ; altsyncram_8nc1        ; work         ;
;                   |decode_k8a:rden_decode_b|           ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0|altsyncram_8nc1:auto_generated|decode_k8a:rden_decode_b ; decode_k8a             ; work         ;
;                   |decode_rsa:decode2|                 ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0|altsyncram_8nc1:auto_generated|decode_rsa:decode2       ; decode_rsa             ; work         ;
;          |generic_ram:spram_mem|                       ; 14 (14)             ; 25 (25)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem                                                                                ; generic_ram            ; work         ;
;             |altsyncram:mem_arr_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0                                                       ; altsyncram             ; work         ;
;                |altsyncram_7vl1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0|altsyncram_7vl1:auto_generated                        ; altsyncram_7vl1        ; work         ;
;          |generic_ram:vram_mem|                        ; 36 (26)             ; 39 (37)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem                                                                                 ; generic_ram            ; work         ;
;             |altsyncram:mem_arr_rtl_0|                 ; 10 (0)              ; 2 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0                                                        ; altsyncram             ; work         ;
;                |altsyncram_j8m1:auto_generated|        ; 10 (0)              ; 2 (2)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0|altsyncram_j8m1:auto_generated                         ; altsyncram_j8m1        ; work         ;
;                   |decode_jsa:decode2|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0|altsyncram_j8m1:auto_generated|decode_jsa:decode2      ; decode_jsa             ; work         ;
;                   |mux_3nb:mux4|                       ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0|altsyncram_j8m1:auto_generated|mux_3nb:mux4            ; mux_3nb                ; work         ;
;          |ppu_mem_decode:read_decode|                  ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:read_decode                                                                           ; ppu_mem_decode         ; work         ;
;          |ppu_mem_decode:write_decode|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:write_decode                                                                          ; ppu_mem_decode         ; work         ;
;    |ppu_fsm:ppu_fsm_inst|                              ; 2335 (106)          ; 957 (63)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst                                                                                                                                   ; ppu_fsm                ; work         ;
;       |pixel_to_nametable_ptr:pixel_to_nametable_inst| ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|pixel_to_nametable_ptr:pixel_to_nametable_inst                                                                                    ; pixel_to_nametable_ptr ; work         ;
;       |ppu_color_load_fsm:color_load_inst|             ; 98 (98)             ; 275 (275)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_color_load_fsm:color_load_inst                                                                                                ; ppu_color_load_fsm     ; work         ;
;       |ppu_sprite_load_fsm:sprite_load_inst|           ; 1035 (1035)         ; 324 (324)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst                                                                                              ; ppu_sprite_load_fsm    ; work         ;
;       |ppu_status_latch:ppu_status_inst|               ; 10 (10)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst                                                                                                  ; ppu_status_latch       ; work         ;
;       |ppu_vram_load_fsm:vram_load_inst|               ; 1060 (676)          ; 286 (259)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst                                                                                                  ; ppu_vram_load_fsm      ; work         ;
;          |color_selector:color_selector_inst|          ; 192 (192)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|color_selector:color_selector_inst                                                               ; color_selector         ; work         ;
;          |render_8_pixels:render_8_inst|               ; 192 (178)           ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst                                                                    ; render_8_pixels        ; work         ;
;             |pixel_mux:pixel_mux_inst|                 ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst                                           ; pixel_mux              ; work         ;
;    |sys_ctrl_fsm:sys_ctrl_inst|                        ; 166 (88)            ; 140 (72)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst                                                                                                                             ; sys_ctrl_fsm           ; work         ;
;       |UART_TX:uart_tx_inst|                           ; 46 (46)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst                                                                                                        ; UART_TX                ; work         ;
;       |uart_rx:uart_rx_inst|                           ; 32 (11)             ; 34 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst                                                                                                        ; uart_rx                ; work         ;
;          |baudgen_rx:baudgen0|                         ; 21 (21)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|baudgen_rx:baudgen0                                                                                    ; baudgen_rx             ; work         ;
;    |vga_controller:vga_ctrl_inst|                      ; 219 (23)            ; 45 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|vga_controller:vga_ctrl_inst                                                                                                                           ; vga_controller         ; work         ;
;       |VGA_SYNC:vga_sync_inst|                         ; 58 (58)             ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|vga_controller:vga_ctrl_inst|VGA_SYNC:vga_sync_inst                                                                                                    ; VGA_SYNC               ; work         ;
;       |vga_color_decode:color_decode_inst|             ; 138 (138)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|vga_controller:vga_ctrl_inst|vga_color_decode:color_decode_inst                                                                                        ; vga_color_decode       ; work         ;
;    |vga_mem:vga_mem_inst|                              ; 104 (77)            ; 44 (0)                    ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|vga_mem:vga_mem_inst                                                                                                                                   ; vga_mem                ; work         ;
;       |generic_ram:ram|                                ; 27 (11)             ; 44 (41)                   ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|vga_mem:vga_mem_inst|generic_ram:ram                                                                                                                   ; generic_ram            ; work         ;
;          |altsyncram:mem_arr_rtl_0|                    ; 16 (0)              ; 3 (0)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0                                                                                          ; altsyncram             ; work         ;
;             |altsyncram_kmc1:auto_generated|           ; 16 (0)              ; 3 (3)                     ; 491520      ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_kmc1:auto_generated                                                           ; altsyncram_kmc1        ; work         ;
;                |decode_k8a:rden_decode_b|              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_kmc1:auto_generated|decode_k8a:rden_decode_b                                  ; decode_k8a             ; work         ;
;                |decode_rsa:decode2|                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |nes_fpga_top_lvl|vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_kmc1:auto_generated|decode_rsa:decode2                                        ; decode_rsa             ; work         ;
+--------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0|altsyncram_8nc1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288 ; None ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0|altsyncram_7vl1:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048   ; None ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0|altsyncram_j8m1:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port   ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_kmc1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 61440        ; 8            ; 61440        ; 8            ; 491520 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|state                                                                                                                                                                                                                                                                ;
+------------------------------+------------------+-----------------------+---------------------+----------------------+----------------------+----------------------+--------------------+-------------------------+-------------------------+------------------------------+--------------------+--------------------+-----------------------------+
; Name                         ; state.state_idle ; state.state_dma_delay ; state.state_if_wait ; state.state_return_3 ; state.state_return_2 ; state.state_return_1 ; state.state_jump_1 ; state.state_interrupt_3 ; state.state_interrupt_2 ; state.state_alu_store_output ; state.state_load_2 ; state.state_load_1 ; state.state_load_rst_vector ;
+------------------------------+------------------+-----------------------+---------------------+----------------------+----------------------+----------------------+--------------------+-------------------------+-------------------------+------------------------------+--------------------+--------------------+-----------------------------+
; state.state_load_rst_vector  ; 0                ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                       ; 0                       ; 0                            ; 0                  ; 0                  ; 0                           ;
; state.state_load_1           ; 0                ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                       ; 0                       ; 0                            ; 0                  ; 1                  ; 1                           ;
; state.state_load_2           ; 0                ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                       ; 0                       ; 0                            ; 1                  ; 0                  ; 1                           ;
; state.state_alu_store_output ; 0                ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                       ; 0                       ; 1                            ; 0                  ; 0                  ; 1                           ;
; state.state_interrupt_2      ; 0                ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                       ; 1                       ; 0                            ; 0                  ; 0                  ; 1                           ;
; state.state_interrupt_3      ; 0                ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                  ; 1                       ; 0                       ; 0                            ; 0                  ; 0                  ; 1                           ;
; state.state_jump_1           ; 0                ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 1                  ; 0                       ; 0                       ; 0                            ; 0                  ; 0                  ; 1                           ;
; state.state_return_1         ; 0                ; 0                     ; 0                   ; 0                    ; 0                    ; 1                    ; 0                  ; 0                       ; 0                       ; 0                            ; 0                  ; 0                  ; 1                           ;
; state.state_return_2         ; 0                ; 0                     ; 0                   ; 0                    ; 1                    ; 0                    ; 0                  ; 0                       ; 0                       ; 0                            ; 0                  ; 0                  ; 1                           ;
; state.state_return_3         ; 0                ; 0                     ; 0                   ; 1                    ; 0                    ; 0                    ; 0                  ; 0                       ; 0                       ; 0                            ; 0                  ; 0                  ; 1                           ;
; state.state_if_wait          ; 0                ; 0                     ; 1                   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                       ; 0                       ; 0                            ; 0                  ; 0                  ; 1                           ;
; state.state_dma_delay        ; 0                ; 1                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                       ; 0                       ; 0                            ; 0                  ; 0                  ; 1                           ;
; state.state_idle             ; 1                ; 0                     ; 0                   ; 0                    ; 0                    ; 0                    ; 0                  ; 0                       ; 0                       ; 0                            ; 0                  ; 0                  ; 1                           ;
+------------------------------+------------------+-----------------------+---------------------+----------------------+----------------------+----------------------+--------------------+-------------------------+-------------------------+------------------------------+--------------------+--------------------+-----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|state                                                                                                                                                ;
+----------------------+----------------------+--------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------+
; Name                 ; state.state_wait_rst ; state.state_wait_1 ; state.state_return_4 ; state.state_return_3 ; state.state_return_2 ; state.state_return_1 ; state.state_handle_4 ; state.state_handle_3 ; state.state_handle_2 ; state.state_handle_1 ; state.state_idle ;
+----------------------+----------------------+--------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------+
; state.state_idle     ; 0                    ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                ;
; state.state_handle_1 ; 0                    ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 1                ;
; state.state_handle_2 ; 0                    ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 1                ;
; state.state_handle_3 ; 0                    ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 1                ;
; state.state_handle_4 ; 0                    ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 1                ;
; state.state_return_1 ; 0                    ; 0                  ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                ;
; state.state_return_2 ; 0                    ; 0                  ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                ;
; state.state_return_3 ; 0                    ; 0                  ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                ;
; state.state_return_4 ; 0                    ; 0                  ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                ;
; state.state_wait_1   ; 0                    ; 1                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                ;
; state.state_wait_rst ; 1                    ; 0                  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                ;
+----------------------+----------------------+--------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next                               ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; Name                           ; cpu_addr_next.1111111111111111 ; cpu_addr_next.1111111111111101 ; cpu_addr_next.1111111111111011 ; cpu_addr_next.0000000000000000 ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+
; cpu_addr_next.0000000000000000 ; 0                              ; 0                              ; 0                              ; 0                              ;
; cpu_addr_next.1111111111111011 ; 0                              ; 0                              ; 1                              ; 1                              ;
; cpu_addr_next.1111111111111101 ; 0                              ; 1                              ; 0                              ; 1                              ;
; cpu_addr_next.1111111111111111 ; 1                              ; 0                              ; 0                              ; 1                              ;
+--------------------------------+--------------------------------+--------------------------------+--------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|state                                              ;
+-----------------------+-----------------------+-----------------------+-----------------+---------------+------------------+------------+
; Name                  ; state.wait_indirect_y ; state.wait_indirect_x ; state.decode_op ; state.read_op ; state.wait_state ; state.idle ;
+-----------------------+-----------------------+-----------------------+-----------------+---------------+------------------+------------+
; state.idle            ; 0                     ; 0                     ; 0               ; 0             ; 0                ; 0          ;
; state.wait_state      ; 0                     ; 0                     ; 0               ; 0             ; 1                ; 1          ;
; state.read_op         ; 0                     ; 0                     ; 0               ; 1             ; 0                ; 1          ;
; state.decode_op       ; 0                     ; 0                     ; 1               ; 0             ; 0                ; 1          ;
; state.wait_indirect_x ; 0                     ; 1                     ; 0               ; 0             ; 0                ; 1          ;
; state.wait_indirect_y ; 1                     ; 0                     ; 0               ; 0             ; 0                ; 1          ;
+-----------------------+-----------------------+-----------------------+-----------------+---------------+------------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|b2b_access:b2b_inst|state ;
+----------+----------+----------+----------+--------------------------------------------------------------------+
; Name     ; state.s3 ; state.s2 ; state.s1 ; state.s0                                                           ;
+----------+----------+----------+----------+--------------------------------------------------------------------+
; state.s0 ; 0        ; 0        ; 0        ; 0                                                                  ;
; state.s1 ; 0        ; 0        ; 1        ; 1                                                                  ;
; state.s2 ; 0        ; 1        ; 0        ; 1                                                                  ;
; state.s3 ; 1        ; 0        ; 0        ; 1                                                                  ;
+----------+----------+----------+----------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|state                                                                                                                                                                            ;
+-----------------------+----------------------+-----------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+------------------+
; Name                  ; state.state_send_ack ; state.state_reset_cpu ; state.state_write_3 ; state.state_write_2 ; state.state_write_1 ; state.state_read_4 ; state.state_read_3 ; state.state_read_2 ; state.state_read_1 ; state.state_idle ;
+-----------------------+----------------------+-----------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+------------------+
; state.state_idle      ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                ;
; state.state_read_1    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 1                  ; 1                ;
; state.state_read_2    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 1                  ; 0                  ; 1                ;
; state.state_read_3    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 0                  ; 1                  ; 0                  ; 0                  ; 1                ;
; state.state_read_4    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                   ; 1                  ; 0                  ; 0                  ; 0                  ; 1                ;
; state.state_write_1   ; 0                    ; 0                     ; 0                   ; 0                   ; 1                   ; 0                  ; 0                  ; 0                  ; 0                  ; 1                ;
; state.state_write_2   ; 0                    ; 0                     ; 0                   ; 1                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 1                ;
; state.state_write_3   ; 0                    ; 0                     ; 1                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 1                ;
; state.state_reset_cpu ; 0                    ; 1                     ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 1                ;
; state.state_send_ack  ; 1                    ; 0                     ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 1                ;
+-----------------------+----------------------+-----------------------+---------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst|r_SM_Main                                          ;
+------------------------+-----------------------+------------------------+------------------------+---------------+-------------------+
; Name                   ; r_SM_Main.TX_STOP_BIT ; r_SM_Main.TX_DATA_BITS ; r_SM_Main.TX_START_BIT ; r_SM_Main.000 ; r_SM_Main.CLEANUP ;
+------------------------+-----------------------+------------------------+------------------------+---------------+-------------------+
; r_SM_Main.000          ; 0                     ; 0                      ; 0                      ; 0             ; 0                 ;
; r_SM_Main.TX_START_BIT ; 0                     ; 0                      ; 1                      ; 1             ; 0                 ;
; r_SM_Main.TX_DATA_BITS ; 0                     ; 1                      ; 0                      ; 1             ; 0                 ;
; r_SM_Main.TX_STOP_BIT  ; 1                     ; 0                      ; 0                      ; 1             ; 0                 ;
; r_SM_Main.CLEANUP      ; 0                     ; 0                      ; 0                      ; 1             ; 1                 ;
+------------------------+-----------------------+------------------------+------------------------+---------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|state ;
+------------+-----------+------------+------------+--------------------------------------+
; Name       ; state.DAV ; state.LOAD ; state.RECV ; state.IDLE                           ;
+------------+-----------+------------+------------+--------------------------------------+
; state.IDLE ; 0         ; 0          ; 0          ; 0                                    ;
; state.RECV ; 0         ; 0          ; 1          ; 1                                    ;
; state.LOAD ; 0         ; 1          ; 0          ; 1                                    ;
; state.DAV  ; 1         ; 0          ; 0          ; 1                                    ;
+------------+-----------+------------+------------+--------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|state                                                                                                                                              ;
+------------------------------+------------------+---------------------------+------------------+----------------------------+----------------------------+---------------------------+------------------------------+------------------+
; Name                         ; state.state_wait ; state.state_transfer_wait ; state.state_busy ; state.state_fix_spram_addr ; state.state_transfer_write ; state.state_transfer_read ; state.state_reset_spram_addr ; state.state_idle ;
+------------------------------+------------------+---------------------------+------------------+----------------------------+----------------------------+---------------------------+------------------------------+------------------+
; state.state_idle             ; 0                ; 0                         ; 0                ; 0                          ; 0                          ; 0                         ; 0                            ; 0                ;
; state.state_reset_spram_addr ; 0                ; 0                         ; 0                ; 0                          ; 0                          ; 0                         ; 1                            ; 1                ;
; state.state_transfer_read    ; 0                ; 0                         ; 0                ; 0                          ; 0                          ; 1                         ; 0                            ; 1                ;
; state.state_transfer_write   ; 0                ; 0                         ; 0                ; 0                          ; 1                          ; 0                         ; 0                            ; 1                ;
; state.state_fix_spram_addr   ; 0                ; 0                         ; 0                ; 1                          ; 0                          ; 0                         ; 0                            ; 1                ;
; state.state_busy             ; 0                ; 0                         ; 1                ; 0                          ; 0                          ; 0                         ; 0                            ; 1                ;
; state.state_transfer_wait    ; 0                ; 1                         ; 0                ; 0                          ; 0                          ; 0                         ; 0                            ; 1                ;
; state.state_wait             ; 1                ; 0                         ; 0                ; 0                          ; 0                          ; 0                         ; 0                            ; 1                ;
+------------------------------+------------------+---------------------------+------------------+----------------------------+----------------------------+---------------------------+------------------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state                                                                                                                                                                                                                                                                                              ;
+-----------------------------+--------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------+
; Name                        ; state.state_start_render ; state.state_load_sprite_1_3 ; state.state_load_sprite_1_2 ; state.state_load_sprite_1_1 ; state.state_load_sprite_0_3 ; state.state_load_sprite_0_2 ; state.state_load_sprite_0_1 ; state.state_draw_col_6 ; state.state_draw_col_5 ; state.state_draw_col_4 ; state.state_draw_col_3 ; state.state_draw_col_2 ; state.state_idle ;
+-----------------------------+--------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------+
; state.state_idle            ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ;
; state.state_draw_col_2      ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 1                      ; 1                ;
; state.state_draw_col_3      ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 1                      ; 0                      ; 1                ;
; state.state_draw_col_4      ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 1                      ; 0                      ; 0                      ; 1                ;
; state.state_draw_col_5      ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 1                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_draw_col_6      ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_load_sprite_0_1 ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_load_sprite_0_2 ; 0                        ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_load_sprite_0_3 ; 0                        ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_load_sprite_1_1 ; 0                        ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_load_sprite_1_2 ; 0                        ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_load_sprite_1_3 ; 0                        ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
; state.state_start_render    ; 1                        ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ;
+-----------------------------+--------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_color_load_fsm:color_load_inst|state ;
+------------------+------------------+------------------+----------------------------------------+
; Name             ; state.state_idle ; state.state_load ; state.state_wait                       ;
+------------------+------------------+------------------+----------------------------------------+
; state.state_idle ; 0                ; 0                ; 0                                      ;
; state.state_wait ; 1                ; 0                ; 1                                      ;
; state.state_load ; 1                ; 1                ; 0                                      ;
+------------------+------------------+------------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state           ;
+-------------------------+-------------------------+-------------------+------------------+------------------+
; Name                    ; state.state_load_sprite ; state.state_check ; state.state_wait ; state.state_idle ;
+-------------------------+-------------------------+-------------------+------------------+------------------+
; state.state_idle        ; 0                       ; 0                 ; 0                ; 0                ;
; state.state_wait        ; 0                       ; 0                 ; 1                ; 1                ;
; state.state_check       ; 0                       ; 1                 ; 0                ; 1                ;
; state.state_load_sprite ; 1                       ; 0                 ; 0                ; 1                ;
+-------------------------+-------------------------+-------------------+------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                       ; Reason for Removal                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst|s1[0..4]                                                      ; Stuck at GND due to stuck port data_in                                                                         ;
; ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst|ppu_status_out[0..4]                                          ; Stuck at GND due to stuck port data_in                                                                         ;
; cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|new_op[6,7]                                                      ; Stuck at GND due to stuck port data_in                                                                         ;
; cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|alu_op[3]                                                        ; Stuck at GND due to stuck port data_in                                                                         ;
; mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2|joycon_cpu_reg[1..6]                                               ; Merged with mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2|joycon_cpu_reg[7]                                 ;
; mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1|joycon_cpu_reg[1..6]                                               ; Merged with mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1|joycon_cpu_reg[7]                                 ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr[9,11..15]             ; Merged with cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr[10]  ;
; ppu_fsm:ppu_fsm_inst|state[5..7]                                                                                    ; Merged with ppu_fsm:ppu_fsm_inst|state[4]                                                                      ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|ie_status[5]                                                            ; Merged with cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|ie_status[4]                                           ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|status_out[5]                  ; Merged with cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|status_out[4] ;
; mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2|joycon_cpu_reg[7]                                                  ; Stuck at GND due to stuck port data_in                                                                         ;
; mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1|joycon_cpu_reg[7]                                                  ; Stuck at GND due to stuck port data_in                                                                         ;
; ppu_fsm:ppu_fsm_inst|state[4]                                                                                       ; Stuck at GND due to stuck port data_in                                                                         ;
; vga_controller:vga_ctrl_inst|VGA_SYNC:vga_sync_inst|pixel_row[9]                                                    ; Stuck at GND due to stuck port data_in                                                                         ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_write_en                    ; Merged with ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|busy           ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|state~17                                                                ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|state~18                                                                ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|state~19                                                                ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|state~20                                                                ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|state~21                                                                ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|state~22                                                                ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|state~23                                                                ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|state~24                                                                ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|state~14                       ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|state~15                       ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|state~16                       ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|state~17                       ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|state~18                       ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|state~19                       ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|state~20                       ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|state~21                       ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~6                ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~7                ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~8                ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~9                ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~10               ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~11               ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~12               ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~13               ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~14               ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~15               ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~16               ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~17               ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~18               ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~19               ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~20               ; Lost fanout                                                                                                    ;
; sys_ctrl_fsm:sys_ctrl_inst|state~5                                                                                  ; Lost fanout                                                                                                    ;
; sys_ctrl_fsm:sys_ctrl_inst|state~6                                                                                  ; Lost fanout                                                                                                    ;
; sys_ctrl_fsm:sys_ctrl_inst|state~7                                                                                  ; Lost fanout                                                                                                    ;
; sys_ctrl_fsm:sys_ctrl_inst|state~8                                                                                  ; Lost fanout                                                                                                    ;
; sys_ctrl_fsm:sys_ctrl_inst|state~9                                                                                  ; Lost fanout                                                                                                    ;
; sys_ctrl_fsm:sys_ctrl_inst|state~10                                                                                 ; Lost fanout                                                                                                    ;
; sys_ctrl_fsm:sys_ctrl_inst|state~11                                                                                 ; Lost fanout                                                                                                    ;
; sys_ctrl_fsm:sys_ctrl_inst|state~12                                                                                 ; Lost fanout                                                                                                    ;
; sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst|r_SM_Main~2                                                         ; Lost fanout                                                                                                    ;
; sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst|r_SM_Main~3                                                         ; Lost fanout                                                                                                    ;
; sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|state~4                                                             ; Lost fanout                                                                                                    ;
; sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|state~5                                                             ; Lost fanout                                                                                                    ;
; mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|state~12                                                          ; Lost fanout                                                                                                    ;
; mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|state~13                                                          ; Lost fanout                                                                                                    ;
; mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|state~14                                                          ; Lost fanout                                                                                                    ;
; mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|state~15                                                          ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~17                                                      ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~18                                                      ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~19                                                      ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~20                                                      ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~21                                                      ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~22                                                      ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~23                                                      ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|state~24                                                      ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~7                                                   ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~8                                                   ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~9                                                   ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~10                                                  ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~11                                                  ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~12                                                  ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~13                                                  ; Lost fanout                                                                                                    ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|state~14                                                  ; Lost fanout                                                                                                    ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next.1111111111111111 ; Lost fanout                                                                                                    ;
; Total Number of Removed Registers = 105                                                                             ;                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                        ; Reason for Removal        ; Registers Removed due to This Register                                                                              ;
+------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------+
; ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst|s1[4]                                          ; Stuck at GND              ; ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst|ppu_status_out[4]                                             ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                                     ;
; ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst|s1[3]                                          ; Stuck at GND              ; ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst|ppu_status_out[3]                                             ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                                     ;
; ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst|s1[2]                                          ; Stuck at GND              ; ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst|ppu_status_out[2]                                             ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                                     ;
; ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst|s1[1]                                          ; Stuck at GND              ; ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst|ppu_status_out[1]                                             ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                                     ;
; ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst|s1[0]                                          ; Stuck at GND              ; ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst|ppu_status_out[0]                                             ;
;                                                                                                      ; due to stuck port data_in ;                                                                                                                     ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next~6 ; Lost Fanouts              ; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr_next.1111111111111111 ;
+------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1926  ;
; Number of registers using Synchronous Clear  ; 107   ;
; Number of registers using Synchronous Load   ; 200   ;
; Number of registers using Asynchronous Clear ; 1508  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1538  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                        ;
+---------------------------------------------------------------------------+---------+
; Inverted Register                                                         ; Fan out ;
+---------------------------------------------------------------------------+---------+
; sys_ctrl_fsm:sys_ctrl_inst|cpu_rst                                        ; 29      ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|stack_ptr[1]                  ; 9       ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|stack_ptr[0]                  ; 7       ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|stack_ptr[2]                  ; 9       ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|stack_ptr[6]                  ; 9       ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|stack_ptr[5]                  ; 9       ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|stack_ptr[4]                  ; 9       ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|stack_ptr[3]                  ; 9       ;
; cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|stack_ptr[7]                  ; 9       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[47] ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[46] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[45] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[44] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[43] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[42] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[41] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[40] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[7]  ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[6]  ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[5]  ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[4]  ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[3]  ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[2]  ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[1]  ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[0]  ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[15] ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[14] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[13] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[12] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[11] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[10] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[9]  ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[8]  ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[23] ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[22] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[21] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[20] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[19] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[18] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[17] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[16] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[31] ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[30] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[29] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[28] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[27] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[26] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[25] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[24] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[55] ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[54] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[53] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[52] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[51] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[50] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[49] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[48] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[39] ; 4       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[38] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[37] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[36] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[35] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[34] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[33] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[32] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[63] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[62] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[61] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[60] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[59] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[58] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[57] ; 3       ;
; ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[56] ; 3       ;
; Total number of inverted registers = 73                                   ;         ;
+---------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Register Name                                                                                    ; RAM Name                                                                              ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[0]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[1]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[2]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[3]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[4]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[5]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[6]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[7]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[8]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[9]                                     ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[10]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[11]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[12]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[13]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[14]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[15]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[16]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[17]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[18]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[19]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[20]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[21]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[22]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[23]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[24]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[25]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[26]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[27]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[28]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[29]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[30]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[31]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[32]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[33]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[34]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[35]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[36]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[37]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[38]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[39]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0_bypass[40]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[0]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[1]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[2]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[3]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[4]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[5]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[6]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[7]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[8]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[9]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[10] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[11] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[12] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[13] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[14] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[15] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[16] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[17] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[18] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[19] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[20] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[21] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[22] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[23] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0_bypass[24] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[0]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[1]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[2]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[3]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[4]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[5]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[6]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[7]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0_bypass[8]    ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[0]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[1]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[2]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[3]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[4]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[5]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[6]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[7]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[8]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[9]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[10]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[11]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[12]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[13]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[14]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[15]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[16]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[17]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[18]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[19]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[20]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[21]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[22]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[23]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[24]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[25]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[26]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[27]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[28]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[29]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[30]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[31]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[32]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[33]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[34]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[35]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0_bypass[36]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                            ;
+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+
; Register Name                                                                            ; Megafunction                                                                          ; Type ;
+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+
; vga_mem:vga_mem_inst|generic_ram:ram|data_out_2[0..7]                                    ; vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0                                    ; RAM  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|data_out_1[0..7] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ; RAM  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|data_out_2[0..7] ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0 ; RAM  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|data_out_1[0..7]   ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0   ; RAM  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|data_out_1[0..7]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ; RAM  ;
; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|data_out_2[0..7]  ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0  ; RAM  ;
+------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_addr_col[1]     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |nes_fpga_top_lvl|vga_controller:vga_ctrl_inst|VGA_SYNC:vga_sync_inst|v_count[5]                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|vram_cpu_addr[4]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|spram_mem_cpu_addr[2]                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1|shift_reg[19]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1|shift_reg[7]                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2|shift_reg[27]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2|shift_reg[2]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|background_colors_out[26]                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_colors_out[4]                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_colors_out[19]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|bitc[0]                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|vram_cpu_addr[12]                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|vram_cpu_addr[7]                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|baudgen_rx:baudgen0|divcounter[0]                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nes_fpga_top_lvl|k_to_j:k_to_j_inst|ps2:ps2_inst|keyboard:u1|INCNT[2]                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_data_out[0]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|mem_data_out[5]                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|pc_out[14]         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|b2b_access:b2b_inst|mem_addr[14]                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_pattern_low[7]                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_pattern_high[7]                          ;
; 9:1                ; 30 bits   ; 180 LEs       ; 180 LEs              ; 0 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_0_col[4]                               ;
; 9:1                ; 30 bits   ; 180 LEs       ; 180 LEs              ; 0 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_1_attr[0]                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|data[0]                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|status_out[1]      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|stack_ptr_out[4]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|pc_out[0]          ;
; 5:1                ; 13 bits   ; 39 LEs        ; 13 LEs               ; 26 LEs                 ; Yes        ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|mem_addr[15]                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|mem_start_addr[0]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|mem_start_addr[11]                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_color_load_fsm:color_load_inst|vram_addr_int[11]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|dma_cnt[2]                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_hit_cnt[1]                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|counter[10]                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|addr[13]                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|addr[3]                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|ie_data_out[3]                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|tx_data[6]                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst|mem_addr[0]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_pattern_low[2]                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_pattern_high[3]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[14]                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[8]                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[13]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[21]                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[22]                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[20]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[24]                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[30]                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[28]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[36]                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[33]                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[37]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[43]                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[40]                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[43]                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[51]                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[53]                              ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[54]                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[59]                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[61]                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[59]                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst|r_Clock_Count[13]                                       ;
; 33:1               ; 16 bits   ; 352 LEs       ; 16 LEs               ; 336 LEs                ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|cnt[12]                                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_cols[5]                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_attrs[1]                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_tile_nums[2]                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|addr_pc[11]                                          ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|ie_data_out[5]                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|alu_input_b[4]                                              ;
; 34:1               ; 9 bits    ; 198 LEs       ; 9 LEs                ; 189 LEs                ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|screen_pixel_row[4]                                                                ;
; 34:1               ; 3 bits    ; 66 LEs        ; 3 LEs                ; 63 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|screen_pixel_col[2]                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|pc_next[9]                                                  ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 8 LEs                ; 1352 LEs               ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|addr_2[8]                                            ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 16 LEs               ; 1344 LEs               ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|addr_2[3]                                            ;
; 256:1              ; 16 bits   ; 2720 LEs      ; 32 LEs               ; 2688 LEs               ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|pc[10]                                               ;
; 18:1               ; 6 bits    ; 72 LEs        ; 30 LEs               ; 42 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|alu_input_a[6]                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|spram_addr_out[3]                             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|pc_next[5]                                                  ;
; 123:1              ; 8 bits    ; 656 LEs       ; 8 LEs                ; 648 LEs                ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|addr_1[3]                                            ;
; 115:1              ; 8 bits    ; 608 LEs       ; 8 LEs                ; 600 LEs                ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|addr_1[10]                                           ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_pattern_high_out[4]                      ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_pattern_low_out[4]                       ;
; 36:1               ; 6 bits    ; 144 LEs       ; 12 LEs               ; 132 LEs                ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|screen_pixel_col[3]                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr[8]        ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_pattern_high_out[3]                      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_pattern_low_out[7]                       ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_pattern_low_out[3]                       ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_pattern_high_out[7]                      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|ie_addr[15]                                                 ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|vram_addr[2]                                      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|vram_addr[7]                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|vram_addr[10]                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|vram_addr[5]                                      ;
; 13:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_1_pattern_high_out[0]                      ;
; 13:1               ; 4 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|sprite_0_pattern_low_out[1]                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|alu_input_a[5]                                              ;
; 13:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|ie_addr[5]                                                  ;
; 14:1               ; 7 bits    ; 63 LEs        ; 49 LEs               ; 14 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst|cpu_addr[1]        ;
; 41:1               ; 2 bits    ; 54 LEs        ; 6 LEs                ; 48 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|state[4]                                                                           ;
; 41:1               ; 2 bits    ; 54 LEs        ; 6 LEs                ; 48 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|state[3]                                                                           ;
; 88:1               ; 8 bits    ; 464 LEs       ; 48 LEs               ; 416 LEs                ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|addr_out[6]                                          ;
; 81:1               ; 8 bits    ; 432 LEs       ; 32 LEs               ; 400 LEs                ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|addr_out[15]                                         ;
; 105:1              ; 8 bits    ; 560 LEs       ; 64 LEs               ; 496 LEs                ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|vga_data[6]         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[14]                               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[21]                               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[25]                               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[38]                               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[46]                               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[48]                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[57]                               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|sprite_rows[5]                                ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|stack_ptr[0]                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|simple_op_decode:simple_op_decode_inst|alu_input_a_flags[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|Mux0                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst|r_Bit_Index                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |nes_fpga_top_lvl|vga_mem:vga_mem_inst|vga_data[7]                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |nes_fpga_top_lvl|mem_write_en                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|cpu_mem_decode:cpu_decode|addr_out[13]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:write_decode|addr_out[13]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:read_decode|addr_out[12]               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|mem_addr[5]                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|Selector3                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|state.wait_indirect_y                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |nes_fpga_top_lvl|ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst|Selector534                                   ;
; 15:1               ; 6 bits    ; 60 LEs        ; 48 LEs               ; 12 LEs                 ; No         ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|alu:alu_inst|Mux1                                           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |nes_fpga_top_lvl|cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|state                                                       ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |nes_fpga_top_lvl|sys_ctrl_fsm:sys_ctrl_inst|Selector21                                                                   ;
; 14:1               ; 4 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|cpu_data_out[4]                                       ;
; 14:1               ; 3 bits    ; 27 LEs        ; 27 LEs               ; 0 LEs                  ; No         ; |nes_fpga_top_lvl|mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|cpu_data_out[7]                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0|altsyncram_kmc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0|altsyncram_7vl1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0|altsyncram_8nc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0|altsyncram_j8m1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |nes_fpga_top_lvl ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; clks_per_bit   ; 217   ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; size           ; 65536 ; Signed Integer                                                                            ;
; addr_width     ; 16    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; size           ; 256   ; Signed Integer                                                                              ;
; addr_width     ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; size           ; 16384 ; Signed Integer                                                                             ;
; addr_width     ; 16    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1 ;
+----------------+------------------+-----------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                      ;
+----------------+------------------+-----------------------------------------------------------+
; reg_addr       ; 0100000000010110 ; Unsigned Binary                                           ;
+----------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2 ;
+----------------+------------------+-----------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                      ;
+----------------+------------------+-----------------------------------------------------------+
; reg_addr       ; 0100000000010111 ; Unsigned Binary                                           ;
+----------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_mem:vga_mem_inst|generic_ram:ram ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; size           ; 61440 ; Signed Integer                                           ;
; addr_width     ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; clks_per_bit   ; 217   ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; BAUDRATE       ; 217   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|baudgen_rx:baudgen0 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; BAUDRATE       ; 217   ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; CLKS_PER_BIT   ; 217   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                            ;
; WIDTHAD_A                          ; 16                   ; Untyped                                            ;
; NUMWORDS_A                         ; 61440                ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                            ;
; WIDTHAD_B                          ; 16                   ; Untyped                                            ;
; NUMWORDS_B                         ; 61440                ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_kmc1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_A                          ; 8                    ; Untyped                                                                               ;
; NUMWORDS_A                         ; 256                  ; Untyped                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                               ;
; WIDTHAD_B                          ; 8                    ; Untyped                                                                               ;
; NUMWORDS_B                         ; 256                  ; Untyped                                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_7vl1      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                             ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                             ;
; NUMWORDS_A                         ; 65536                ; Untyped                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                             ;
; WIDTHAD_B                          ; 16                   ; Untyped                                                                             ;
; NUMWORDS_B                         ; 65536                ; Untyped                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_8nc1      ; Untyped                                                                             ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                                              ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                              ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                                              ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                              ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_j8m1      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                ;
; Entity Instance                           ; vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 61440                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 61440                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 256                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 256                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 65536                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
; Entity Instance                           ; mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                ;
;     -- NUMWORDS_A                         ; 16384                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                ;
;     -- NUMWORDS_B                         ; 16384                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|alu:alu_inst"                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ignore_output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst" ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; ie_dis ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|simple_op_decode:simple_op_decode_inst"            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; alu_status_edit ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst"                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ie_status ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stack_ptr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|b2b_access:b2b_inst"                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; mem_read ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst"                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; accessing_mem_bus ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "cpu_6502:cpu_6502_dut" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; nIRQ ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst"                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_TX_Active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_ctrl_fsm:sys_ctrl_inst"                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; cpu_is_halted ; Input  ; Info     ; Stuck at VCC                                                                        ;
; state_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mem:vga_mem_inst|generic_ram:ram"                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_ctrl_inst|VGA_SYNC:vga_sync_inst"                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; eof  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem"                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; addr_2     ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_out_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_ctrl:mem_ctrl_inst"                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ppu_status_read ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; h_mirror        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; v_mirror        ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst" ;
+---------------------------------+-------+----------+------------------------------+
; Port                            ; Type  ; Severity ; Details                      ;
+---------------------------------+-------+----------+------------------------------+
; background_pattern_base[15..13] ; Input ; Info     ; Stuck at GND                 ;
; background_pattern_base[11..0]  ; Input ; Info     ; Stuck at GND                 ;
; sprite_pattern_base[15..13]     ; Input ; Info     ; Stuck at GND                 ;
; sprite_pattern_base[11..0]      ; Input ; Info     ; Stuck at GND                 ;
+---------------------------------+-------+----------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "k_to_j:k_to_j_inst|ps2:ps2_inst"                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; scan_code ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hist3     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hist2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 98                          ;
; cycloneiii_ff         ; 1926                        ;
;     CLR               ; 203                         ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 161                         ;
;     ENA CLR           ; 1088                        ;
;     ENA CLR SCLR      ; 73                          ;
;     ENA CLR SCLR SLD  ; 16                          ;
;     ENA CLR SLD       ; 127                         ;
;     ENA SCLR          ; 17                          ;
;     ENA SLD           ; 56                          ;
;     SCLR              ; 1                           ;
;     plain             ; 183                         ;
; cycloneiii_lcell_comb ; 4778                        ;
;     arith             ; 1089                        ;
;         2 data inputs ; 492                         ;
;         3 data inputs ; 597                         ;
;     normal            ; 3689                        ;
;         0 data inputs ; 25                          ;
;         1 data inputs ; 65                          ;
;         2 data inputs ; 337                         ;
;         3 data inputs ; 673                         ;
;         4 data inputs ; 2589                        ;
; cycloneiii_ram_block  ; 152                         ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 6.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:31     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun May 31 15:18:44 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nes_fpga -c nes_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/kb/ps2.vhd
    Info (12022): Found design unit 1: ps2-structural File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/ps2.vhd Line: 19
    Info (12023): Found entity 1: ps2 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/ps2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/kb/oneshot.vhd
    Info (12022): Found design unit 1: oneshot-dd File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/oneshot.vhd Line: 14
    Info (12023): Found entity 1: oneshot File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/oneshot.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/kb/keyboard.vhd
    Info (12022): Found design unit 1: keyboard-a File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/keyboard.vhd Line: 14
    Info (12023): Found entity 1: keyboard File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/keyboard.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/kb/k_to_j.v
    Info (12023): Found entity 1: k_to_j File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/k_to_j.v Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/vga/vga_sync.vhd
    Info (12022): Found design unit 1: VGA_SYNC-behavioral File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_sync.vhd Line: 16
    Info (12023): Found entity 1: VGA_SYNC File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_sync.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/vga/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/vga/vga_color_decode.v
    Info (12023): Found entity 1: vga_color_decode File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_color_decode.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/cpu/interrupt_handler/interrupt_handler.v
    Info (12023): Found entity 1: interrupt_handler File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/interrupt_handler/interrupt_handler.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/cpu/ie/simple_op_decode.sv
    Info (12023): Found entity 1: simple_op_decode File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/simple_op_decode.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/cpu/ie/ie_fsm.sv
    Info (12023): Found entity 1: ie_fsm File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/cpu/ie/ie_defs.sv
    Info (12022): Found design unit 1: ie_defs (SystemVerilog) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_defs.sv Line: 3
Info (12021): Found 2 design units, including 0 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/cpu/instr_fetch_pkg.vhd
    Info (12022): Found design unit 1: instr_fetch_pkg File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/instr_fetch_pkg.vhd Line: 8
    Info (12022): Found design unit 2: instr_fetch_pkg-body File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/instr_fetch_pkg.vhd Line: 61
Info (12021): Found 2 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/cpu/instr_fetch.vhd
    Info (12022): Found design unit 1: instr_fetch-a File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/instr_fetch.vhd Line: 47
    Info (12023): Found entity 1: instr_fetch File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/instr_fetch.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/cpu/cpu_6502.sv
    Info (12023): Found entity 1: cpu_6502 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/cpu_6502.sv Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/cpu/b2b_access.vhd
    Info (12022): Found design unit 1: b2b_access-b File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/b2b_access.vhd Line: 26
    Info (12023): Found entity 1: b2b_access File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/b2b_access.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/cpu/alu.vhd
    Info (12022): Found design unit 1: alu-a File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/alu.vhd Line: 23
    Info (12023): Found entity 1: alu File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/alu.vhd Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/vga_mem.v
    Info (12023): Found entity 1: vga_mem File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/vga_mem.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/ppu_mem_decode.v
    Info (12023): Found entity 1: ppu_mem_decode File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/ppu_mem_decode.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/mem_decode.v
    Info (12023): Found entity 1: mem_decode File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/mem_ctrl.v
    Info (12023): Found entity 1: mem_ctrl File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_ctrl.v Line: 7
Info (12021): Found 2 design units, including 2 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/joycon_ctrl.v
    Info (12023): Found entity 1: working_joycon File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/joycon_ctrl.v Line: 2
    Info (12023): Found entity 2: joycon_ctrl File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/joycon_ctrl.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/generic_ram.v
    Info (12023): Found entity 1: generic_ram File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/generic_ram.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/dma_module.v
    Info (12023): Found entity 1: dma_module File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/dma_module.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/mem/cpu_mem_decode.v
    Info (12023): Found entity 1: cpu_mem_decode File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/cpu_mem_decode.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/render_8_pixels.v
    Info (12023): Found entity 1: render_8_pixels File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/render_8_pixels.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_vram_load_fsm.v
    Info (12023): Found entity 1: ppu_vram_load_fsm File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_status_latch.v
    Info (12023): Found entity 1: ppu_status_latch File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_status_latch.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_sprite_load_fsm.sv
    Info (12023): Found entity 1: ppu_sprite_load_fsm File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_fsm.v
    Info (12023): Found entity 1: ppu_fsm File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/ppu_color_load_fsm.v
    Info (12023): Found entity 1: ppu_color_load_fsm File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_color_load_fsm.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/pixel_to_nametable_ptr.v
    Info (12023): Found entity 1: pixel_to_nametable_ptr File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_to_nametable_ptr.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/pixel_mux.v
    Info (12023): Found entity 1: pixel_mux File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/pixel_mux.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/name_to_att.v
    Info (12023): Found entity 1: name_to_att File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/name_to_att.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/ppu/ppu_hw_files/color_selector.v
    Info (12023): Found entity 1: color_selector File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/color_selector.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/open_source_uart/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/uart_rx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/open_source_uart/baudgen_rx.v
    Info (12023): Found entity 1: baudgen_rx File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/baudgen_rx.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/uart_tx_rx.v
    Info (12023): Found entity 1: UART_TX File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 164
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/sys_ctrl/sys_ctrl_fsm.v
    Info (12023): Found entity 1: sys_ctrl_fsm File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/top_level/nes_fpga_top_lvl.v
    Info (12023): Found entity 1: nes_fpga_top_lvl File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/top_level/leddcd.vhd
    Info (12022): Found design unit 1: leddcd-data_flow File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/leddcd.vhd Line: 12
    Info (12023): Found entity 1: leddcd File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/leddcd.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/james williams/google drive/northwestern/spring quarter 2020/eecs 392/git_repo/top_level/clkdiv.v
    Info (12023): Found entity 1: clkdiv2 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/clkdiv.v Line: 5
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx_rx.v(179): Parameter Declaration in module "UART_TX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 179
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx_rx.v(180): Parameter Declaration in module "UART_TX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 180
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx_rx.v(181): Parameter Declaration in module "UART_TX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 181
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx_rx.v(182): Parameter Declaration in module "UART_TX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 182
Warning (10222): Verilog HDL Parameter Declaration warning at uart_tx_rx.v(183): Parameter Declaration in module "UART_TX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 183
Info (12127): Elaborating entity "nes_fpga_top_lvl" for the top level hierarchy
Info (12128): Elaborating entity "clkdiv2" for hierarchy "clkdiv2:clkdiv2_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v Line: 54
Info (12128): Elaborating entity "k_to_j" for hierarchy "k_to_j:k_to_j_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v Line: 63
Info (12128): Elaborating entity "ps2" for hierarchy "k_to_j:k_to_j_inst|ps2:ps2_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/k_to_j.v Line: 28
Info (12128): Elaborating entity "keyboard" for hierarchy "k_to_j:k_to_j_inst|ps2:ps2_inst|keyboard:u1" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/ps2.vhd Line: 45
Info (12128): Elaborating entity "oneshot" for hierarchy "k_to_j:k_to_j_inst|ps2:ps2_inst|oneshot:pulser" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/KB/ps2.vhd Line: 55
Info (12128): Elaborating entity "ppu_fsm" for hierarchy "ppu_fsm:ppu_fsm_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v Line: 115
Info (12128): Elaborating entity "ppu_sprite_load_fsm" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_sprite_load_fsm:sprite_load_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 104
Warning (10230): Verilog HDL assignment warning at ppu_sprite_load_fsm.sv(76): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 76
Warning (10230): Verilog HDL assignment warning at ppu_sprite_load_fsm.sv(103): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_sprite_load_fsm.sv Line: 103
Info (12128): Elaborating entity "ppu_color_load_fsm" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_color_load_fsm:color_load_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 123
Info (12128): Elaborating entity "pixel_to_nametable_ptr" for hierarchy "ppu_fsm:ppu_fsm_inst|pixel_to_nametable_ptr:pixel_to_nametable_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 180
Info (12128): Elaborating entity "name_to_att" for hierarchy "ppu_fsm:ppu_fsm_inst|name_to_att:name_to_att_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 190
Warning (10230): Verilog HDL assignment warning at name_to_att.v(18): truncated value with size 16 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/name_to_att.v Line: 18
Info (12128): Elaborating entity "ppu_vram_load_fsm" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 254
Warning (10230): Verilog HDL assignment warning at ppu_vram_load_fsm.v(117): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 117
Warning (10230): Verilog HDL assignment warning at ppu_vram_load_fsm.v(123): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 123
Warning (10230): Verilog HDL assignment warning at ppu_vram_load_fsm.v(144): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 144
Warning (10230): Verilog HDL assignment warning at ppu_vram_load_fsm.v(355): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 355
Warning (10230): Verilog HDL assignment warning at ppu_vram_load_fsm.v(421): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 421
Warning (10230): Verilog HDL assignment warning at ppu_vram_load_fsm.v(467): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 467
Info (12128): Elaborating entity "color_selector" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|color_selector:color_selector_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 189
Info (12128): Elaborating entity "render_8_pixels" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_vram_load_fsm.v Line: 243
Warning (10230): Verilog HDL assignment warning at render_8_pixels.v(153): truncated value with size 32 to match size of target (9) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/render_8_pixels.v Line: 153
Info (12128): Elaborating entity "pixel_mux" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_vram_load_fsm:vram_load_inst|render_8_pixels:render_8_inst|pixel_mux:pixel_mux_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/render_8_pixels.v Line: 81
Info (12128): Elaborating entity "ppu_status_latch" for hierarchy "ppu_fsm:ppu_fsm_inst|ppu_status_latch:ppu_status_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_fsm.v Line: 281
Warning (10036): Verilog HDL or VHDL warning at ppu_status_latch.v(103): object "sprite_0_hit_state" assigned a value but never read File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_status_latch.v Line: 103
Warning (10036): Verilog HDL or VHDL warning at ppu_status_latch.v(104): object "sprite_0_hit_cnt" assigned a value but never read File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/PPU/ppu_hw_files/ppu_status_latch.v Line: 104
Info (12128): Elaborating entity "mem_ctrl" for hierarchy "mem_ctrl:mem_ctrl_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v Line: 159
Info (12128): Elaborating entity "mem_decode" for hierarchy "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_ctrl.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at mem_decode.v(50): object "vram_cpu_addr_buff" assigned a value but never read File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 50
Warning (10230): Verilog HDL assignment warning at mem_decode.v(167): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 167
Warning (10230): Verilog HDL assignment warning at mem_decode.v(172): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 172
Info (12128): Elaborating entity "ppu_mem_decode" for hierarchy "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|ppu_mem_decode:read_decode" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 51
Info (12128): Elaborating entity "cpu_mem_decode" for hierarchy "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|cpu_mem_decode:cpu_decode" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 57
Info (12128): Elaborating entity "generic_ram" for hierarchy "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 68
Info (12128): Elaborating entity "generic_ram" for hierarchy "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 76
Info (12128): Elaborating entity "generic_ram" for hierarchy "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_decode.v Line: 86
Info (12128): Elaborating entity "dma_module" for hierarchy "mem_ctrl:mem_ctrl_inst|dma_module:dma_module_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_ctrl.v Line: 116
Warning (10230): Verilog HDL assignment warning at dma_module.v(133): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/dma_module.v Line: 133
Info (12128): Elaborating entity "joycon_ctrl" for hierarchy "mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_1" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_ctrl.v Line: 132
Info (12128): Elaborating entity "joycon_ctrl" for hierarchy "mem_ctrl:mem_ctrl_inst|joycon_ctrl:joycon_ctrl_2" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/mem_ctrl.v Line: 146
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_ctrl_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v Line: 179
Warning (10230): Verilog HDL assignment warning at vga_controller.v(28): truncated value with size 32 to match size of target (10) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_controller.v Line: 28
Warning (10230): Verilog HDL assignment warning at vga_controller.v(29): truncated value with size 32 to match size of target (10) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_controller.v Line: 29
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "vga_controller:vga_ctrl_inst|VGA_SYNC:vga_sync_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_controller.v Line: 40
Info (12128): Elaborating entity "vga_color_decode" for hierarchy "vga_controller:vga_ctrl_inst|vga_color_decode:color_decode_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/VGA/vga_controller.v Line: 47
Info (12128): Elaborating entity "vga_mem" for hierarchy "vga_mem:vga_mem_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v Line: 195
Warning (10230): Verilog HDL assignment warning at vga_mem.v(20): truncated value with size 32 to match size of target (1) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/vga_mem.v Line: 20
Info (12128): Elaborating entity "generic_ram" for hierarchy "vga_mem:vga_mem_inst|generic_ram:ram" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/vga_mem.v Line: 40
Info (12128): Elaborating entity "sys_ctrl_fsm" for hierarchy "sys_ctrl_fsm:sys_ctrl_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v Line: 231
Info (12128): Elaborating entity "uart_rx" for hierarchy "sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v Line: 97
Info (12128): Elaborating entity "baudgen_rx" for hierarchy "sys_ctrl_fsm:sys_ctrl_inst|uart_rx:uart_rx_inst|baudgen_rx:baudgen0" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/uart_rx.v Line: 60
Warning (10230): Verilog HDL assignment warning at baudgen_rx.v(59): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/baudgen_rx.v Line: 59
Warning (10230): Verilog HDL assignment warning at baudgen_rx.v(63): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/open_source_uart/baudgen_rx.v Line: 63
Info (12128): Elaborating entity "UART_TX" for hierarchy "sys_ctrl_fsm:sys_ctrl_inst|UART_TX:uart_tx_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v Line: 111
Warning (10230): Verilog HDL assignment warning at uart_tx_rx.v(223): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 223
Warning (10230): Verilog HDL assignment warning at uart_tx_rx.v(241): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 241
Warning (10230): Verilog HDL assignment warning at uart_tx_rx.v(251): truncated value with size 32 to match size of target (3) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 251
Warning (10230): Verilog HDL assignment warning at uart_tx_rx.v(271): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/uart_tx_rx.v Line: 271
Info (12128): Elaborating entity "cpu_6502" for hierarchy "cpu_6502:cpu_6502_dut" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v Line: 260
Info (12128): Elaborating entity "instr_fetch" for hierarchy "cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/cpu_6502.sv Line: 73
Warning (10036): Verilog HDL or VHDL warning at instr_fetch.vhd(80): object "mem_read" assigned a value but never read File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/instr_fetch.vhd Line: 80
Info (12128): Elaborating entity "b2b_access" for hierarchy "cpu_6502:cpu_6502_dut|instr_fetch:instr_fetch_inst|b2b_access:b2b_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/instr_fetch.vhd Line: 123
Info (12128): Elaborating entity "ie_fsm" for hierarchy "cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/cpu_6502.sv Line: 116
Warning (10230): Verilog HDL assignment warning at ie_fsm.sv(514): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv Line: 514
Warning (10230): Verilog HDL assignment warning at ie_fsm.sv(392): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv Line: 392
Warning (10230): Verilog HDL assignment warning at ie_fsm.sv(404): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv Line: 404
Warning (10230): Verilog HDL assignment warning at ie_fsm.sv(406): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv Line: 406
Warning (10230): Verilog HDL assignment warning at ie_fsm.sv(238): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv Line: 238
Warning (10230): Verilog HDL assignment warning at ie_fsm.sv(239): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv Line: 239
Warning (10230): Verilog HDL assignment warning at ie_fsm.sv(257): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv Line: 257
Warning (10230): Verilog HDL assignment warning at ie_fsm.sv(702): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv Line: 702
Warning (10230): Verilog HDL assignment warning at ie_fsm.sv(792): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv Line: 792
Info (12128): Elaborating entity "simple_op_decode" for hierarchy "cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|simple_op_decode:simple_op_decode_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv Line: 104
Info (12128): Elaborating entity "interrupt_handler" for hierarchy "cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|interrupt_handler:interrupt_handler_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv Line: 157
Warning (10230): Verilog HDL assignment warning at interrupt_handler.v(150): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/interrupt_handler/interrupt_handler.v Line: 150
Warning (10230): Verilog HDL assignment warning at interrupt_handler.v(245): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/interrupt_handler/interrupt_handler.v Line: 245
Warning (10230): Verilog HDL assignment warning at interrupt_handler.v(261): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/interrupt_handler/interrupt_handler.v Line: 261
Warning (10230): Verilog HDL assignment warning at interrupt_handler.v(280): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/interrupt_handler/interrupt_handler.v Line: 280
Warning (10230): Verilog HDL assignment warning at interrupt_handler.v(288): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/interrupt_handler/interrupt_handler.v Line: 288
Warning (10230): Verilog HDL assignment warning at interrupt_handler.v(304): truncated value with size 32 to match size of target (16) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/interrupt_handler/interrupt_handler.v Line: 304
Warning (10230): Verilog HDL assignment warning at interrupt_handler.v(307): truncated value with size 32 to match size of target (8) File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/interrupt_handler/interrupt_handler.v Line: 307
Info (12128): Elaborating entity "alu" for hierarchy "cpu_6502:cpu_6502_dut|ie_fsm:inst_exec_inst|alu:alu_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/CPU/IE/ie_fsm.sv Line: 187
Info (12128): Elaborating entity "leddcd" for hierarchy "leddcd:led_drivers[0].leddcd_cpu_inst" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v Line: 274
Warning (276020): Inferred RAM node "vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "vga_mem:vga_mem_inst|generic_ram:ram|mem_arr" is uninferred due to asynchronous read logic File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/generic_ram.v Line: 19
    Info (276007): RAM logic "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr" is uninferred due to asynchronous read logic File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/MEM/generic_ram.v Line: 19
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem:vga_mem_inst|generic_ram:ram|mem_arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 61440
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 61440
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|mem_arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|mem_arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|mem_arr_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_REG_B set to CLOCK0
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
Info (12130): Elaborated megafunction instantiation "vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0"
Info (12133): Instantiated megafunction "vga_mem:vga_mem_inst|generic_ram:ram|altsyncram:mem_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "61440"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "61440"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kmc1.tdf
    Info (12023): Found entity 1: altsyncram_kmc1 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/altsyncram_kmc1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/decode_rsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/decode_k8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf
    Info (12023): Found entity 1: mux_bnb File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/mux_bnb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0"
Info (12133): Instantiated megafunction "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:spram_mem|altsyncram:mem_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7vl1.tdf
    Info (12023): Found entity 1: altsyncram_7vl1 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/altsyncram_7vl1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0"
Info (12133): Instantiated megafunction "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:cpu_mem|altsyncram:mem_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8nc1.tdf
    Info (12023): Found entity 1: altsyncram_8nc1 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/altsyncram_8nc1.tdf Line: 33
Info (12130): Elaborated megafunction instantiation "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0"
Info (12133): Instantiated megafunction "mem_ctrl:mem_ctrl_inst|mem_decode:mem_decode_inst|generic_ram:vram_mem|altsyncram:mem_arr_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK0"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j8m1.tdf
    Info (12023): Found entity 1: altsyncram_j8m1 File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/altsyncram_j8m1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/decode_jsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/decode_c8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/db/mux_3nb.tdf Line: 22
Info (13000): Registers with preset signals will power-up high File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/SYS_CTRL/sys_ctrl_fsm.v Line: 27
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "uart_cts" is stuck at VCC File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v Line: 16
    Warning (13410): Pin "vga_sync_n" is stuck at VCC File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 64 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/output_files/nes_fpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "uart_rts" File: C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/nes_fpga_top_lvl.v Line: 15
Info (21057): Implemented 6022 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 89 output pins
    Info (21061): Implemented 5772 logic cells
    Info (21064): Implemented 152 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 4880 megabytes
    Info: Processing ended: Sun May 31 15:19:42 2020
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:01:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/James Williams/Google Drive/Northwestern/Spring Quarter 2020/EECS 392/git_repo/top_level/quartus/output_files/nes_fpga.map.smsg.


