#include <config.h>
#include <configs/tx6.h>
#include <asm/arch/imx-regs.h>
#include <generated/asm-offsets.h>

#ifndef CCM_CCR
#error asm-offsets not included
#endif

#define DEBUG_LED_BIT		20
#define LED_GPIO_BASE		GPIO2_BASE_ADDR
#define LED_MUX_OFFSET		0x0ec
#define LED_MUX_MODE		0x15

#define SDRAM_CLK		CONFIG_SYS_SDRAM_CLK

#ifdef PHYS_SDRAM_2_SIZE
#define SDRAM_SIZE		(PHYS_SDRAM_1_SIZE + PHYS_SDRAM_2_SIZE)
#else
#define SDRAM_SIZE		PHYS_SDRAM_1_SIZE
#endif

#define CPU_2_BE_32(l)			\
	((((l) << 24) & 0xFF000000) |	\
	(((l) << 8) & 0x00FF0000) |	\
	(((l) >> 8) & 0x0000FF00) |	\
	(((l) >> 24) & 0x000000FF))

#define CHECK_DCD_ADDR(a)	(			\
	((a) >= 0x020E0000 && (a) <= 0x020E3FFF) /* IOMUXC */ ||	\
	((a) >= 0x020C4000 && (a) <= 0x020C7FFF) /* CCM */ ||	\
	((a) >= 0x020C8000 && (a) <= 0x020C8FFF) /* ANALOG */ ||	\
	((a) >= 0x021B0000 && (a) <= 0x021B7FFF) /* MMDC */ ||	\
	((a) >= 0x00907000 && (a) <= 0x00937FF0) /* OCRAM */ ||	\
	((a) >= 0x08000000 && (a) <= 0x0FFEFFFF) /* EIM (CS0) */ ||	\
	((a) >= 0x10000000 && (a) <= 0xFFFFFFFF) /* SDRAM */)

	.macro	mxc_dcd_item	addr, val
	.ifne	CHECK_DCD_ADDR(\addr)
	.word	CPU_2_BE_32(\addr), CPU_2_BE_32(\val)
	.else
	.error	"Address \addr not accessible from DCD"
	.endif
	.endm

#define MXC_DCD_ITEM(addr, val)		mxc_dcd_item	addr, val
#if PHYS_SDRAM_1_WIDTH == 64
#define MXC_DCD_ITEM_64(addr, val)		mxc_dcd_item	addr, val
#define MXC_DCD_CMD_CHK_64(type, flags, addr, mask) MXC_DCD_CMD_CHK(type, flags, addr, mask)
#else
#define MXC_DCD_ITEM_64(addr, val)
#define MXC_DCD_CMD_CHK_64(type, flags, addr, mask)
#endif

#define MXC_DCD_CMD_SZ_BYTE		1
#define MXC_DCD_CMD_SZ_SHORT		2
#define MXC_DCD_CMD_SZ_WORD		4
#define MXC_DCD_CMD_FLAG_WRITE		0x0
#define MXC_DCD_CMD_FLAG_CLR		0x1
#define MXC_DCD_CMD_FLAG_SET		0x3
#define MXC_DCD_CMD_FLAG_CHK_ANY	(1 << 0)
#define MXC_DCD_CMD_FLAG_CHK_SET	(1 << 1)
#define MXC_DCD_CMD_FLAG_CHK_CLR	(0 << 1)

#define MXC_DCD_CMD_WRT(type, flags, next)					\
	.word	CPU_2_BE_32((0xcc << 24) | (((next) - .) << 8) | ((flags) << 3) | (type))

#define MXC_DCD_CMD_CHK(type, flags, addr, mask)				\
	.word	CPU_2_BE_32((0xcf << 24) | (12 << 8) | ((flags) << 3) | (type)),\
		CPU_2_BE_32(addr), CPU_2_BE_32(mask)

#define MXC_DCD_CMD_CHK_CNT(type, flags, addr, mask, count)			\
	.word	CPU_2_BE_32((0xcf << 24) | (16 << 8) | ((flags) << 3) | (type)),\
		CPU_2_BE_32(addr), CPU_2_BE_32(mask), CPU_2_BE_32(count)

#define MXC_DCD_CMD_NOP()							\
	.word	CPU_2_BE_32((0xc0 << 24) | (4 << 8))

#define CK_TO_NS(ck)	(((ck) * 1000 + SDRAM_CLK / 2) / SDRAM_CLK)
#define NS_TO_CK(ns)	(((ns) * SDRAM_CLK + 999) / 1000)
#define NS_TO_CK10(ns)	DIV_ROUND_UP(NS_TO_CK(ns), 10)

	.macro		CK_VAL,	name, clks, offs, max
	.iflt		\clks - \offs
	.set		\name, 0
	.else
	.ifle		\clks - \offs - \max
	.set		\name, \clks - \offs
	.else
	.error		"Value \clks out of range for parameter \name"
	.endif
	.endif
	.endm

	.macro		NS_VAL,	name, ns, offs, max
	.iflt		\ns - \offs
	.set		\name, 0
	.else
	CK_VAL		\name, NS_TO_CK(\ns), \offs, \max
	.endif
	.endm

	.macro		CK_MAX, name, ck1, ck2, offs, max
	.ifgt		\ck1 - \ck2
	CK_VAL		\name, \ck1, \offs, \max
	.else
	CK_VAL		\name, \ck2, \offs, \max
	.endif
	.endm

#define MDMISC_DDR_TYPE_DDR3		0
#define MDMISC_DDR_TYPE_LPDDR2		1
#define MDMISC_DDR_TYPE_DDR2		2

#define DIV_ROUND_UP(m,d)		(((m) + (d) - 1) / (d))

#define MDOR_CLK_PERIOD_ns		15258	/* base clock for MDOR values */

/* DDR3 SDRAM */
#if SDRAM_SIZE > PHYS_SDRAM_1_SIZE
#define BANK_ADDR_BITS			2
#else
#define BANK_ADDR_BITS			1
#endif
#define SDRAM_BURST_LENGTH		8
#define RALAT				5
#define WALAT				0
#define BI_ON				0
#define ADDR_MIRROR			0
#define DDR_TYPE			MDMISC_DDR_TYPE_DDR3

/* 512/1024MiB SDRAM: NT5CB128M16FP-DII */
#if SDRAM_CLK > 666 && SDRAM_CLK <= 800
#define CL_VAL	11
#define CWL_VAL	8
#elif SDRAM_CLK > 533 && SDRAM_CLK <= 666
#define CL_VAL	9 // or 10
#define CWL_VAL	7
#elif SDRAM_CLK > 400 && SDRAM_CLK <= 533
#define CL_VAL	7 // or 8
#define CWL_VAL	6
#elif SDRAM_CLK > 333 && SDRAM_CLK <= 400
#define CL_VAL	6
#define CWL_VAL	5
#elif SDRAM_CLK >= 303 && SDRAM_CLK <= 333
#define CL_VAL	5
#define CWL_VAL	5
#else
#error SDRAM clock out of range: 303 .. 800
#endif

/* MDCFG0 0x0c */
NS_VAL	tRFC,	160, 1, 255		/* clks - 1 (0..255) */
CK_MAX	tXS,	NS_TO_CK(CK_TO_NS(tRFC + 1) + 10), 5, 1, 255 /* clks - 1 (0..255) tRFC + 10 */
CK_MAX	tXP,	NS_TO_CK10(75), 3, 1, 7 /* clks - 1 (0..7) */ /* max(3tCK, 7.5ns) */
CK_MAX	tXPDLL, NS_TO_CK(24), 2, 1, 15	/* clks - 1 (0..15) */
NS_VAL	tFAW,	50, 1, 31		/* clks - 1 (0..31) */
CK_VAL	tCL,	CL_VAL, 3, 8		/* clks - 3 (0..8) CAS Latency */

/* MDCFG1 0x10 */
CK_VAL	tRCD,	NS_TO_CK10(125), 1, 7	/* clks - 1 (0..7) */ /* 12.5 */
CK_VAL	tRP,	NS_TO_CK10(125), 1, 7	/* clks - 1 (0..7) */ /* 12.5 */
NS_VAL	tRC,	50, 1, 31		/* clks - 1 (0..31) */
CK_VAL	tRAS,	NS_TO_CK10(375), 1, 31	/* clks - 1 (0..31) */ /* 37.5 */
CK_VAL	tRPA,	1, 0, 1			/* clks     (0..1) */
NS_VAL	tWR,	15, 1, 15		/* clks - 1 (0..15) */
CK_VAL	tMRD,	4, 1, 15		/* clks - 1 (0..15) */
CK_VAL	tCWL,	CWL_VAL, 2, 6		/* clks - 2 (0..6) */

/* MDCFG2 0x14 */
CK_VAL	tDLLK,	512, 1, 511		/* clks - 1 (0..511) */
CK_MAX	tRTP,	NS_TO_CK10(75), 4, 1, 7	/* clks - 1 (0..7) */ /* max(4tCK, 7.5ns) */
CK_MAX	tWTR,	NS_TO_CK10(75), 4, 1, 7	/* clks - 1 (0..7) */ /* max(4tCK, 7.5ns) */
CK_MAX	tRRD,	NS_TO_CK(10), 4, 1, 7	/* clks - 1 (0..7) */

/* MDOR 0x30 */
CK_MAX	tXPR,	NS_TO_CK(CK_TO_NS(tRFC + 1) + 10), 5, 1, 255 /* clks - 1 (0..255) max(tRFC + 10, 5CK) */
#define tSDE_RST	(DIV_ROUND_UP(200000, MDOR_CLK_PERIOD_ns) + 2)
#define tRST_CKE	(DIV_ROUND_UP(500000, MDOR_CLK_PERIOD_ns) + 2)

/* MDOTC 0x08 */
CK_VAL	tAOFPD,	NS_TO_CK10(85), 1, 7	/* clks - 1 (0..7) */ /* 8.5ns */
CK_VAL	tAONPD,	NS_TO_CK10(85), 1, 7	/* clks - 1 (0..7) */ /* 8.5ns */
CK_VAL	tANPD,	tCWL + 1, 1, 15		/* clks - 1 (0..15) */
CK_VAL	tAXPD,	tCWL + 1, 1, 15		/* clks - 1 (0..15) */
CK_VAL	tODTLon	tCWL, 0, 7		/* clks - 1 (0..7) */ /* CWL+AL-2 */
CK_VAL	tODTLoff tCWL, 0, 31		/* clks - 1 (0..31) */ /* CWL+AL-2 */

/* MDPDC 0x04 */
CK_MAX	tCKE,	NS_TO_CK(5), 3, 1, 7
CK_MAX	tCKSRX,	NS_TO_CK(10), 5, 0, 7
CK_MAX	tCKSRE,	NS_TO_CK(10), 5, 0, 7

#define PRCT		0
#define PWDT		5
#define SLOW_PD		0
#define BOTH_CS_PD	1

#define MDPDC_VAL_0	(	\
	(PRCT << 28) |		\
	(PRCT << 24) |		\
	(tCKE << 16) |		\
	(SLOW_PD << 7) |	\
	(BOTH_CS_PD << 6) |	\
	(tCKSRX << 3) |		\
	(tCKSRE << 0)		\
	)

#define MDPDC_VAL_1	(MDPDC_VAL_0 |		\
	(PWDT << 12) |				\
	(PWDT << 8)				\
	)

#define ROW_ADDR_BITS			14
#define COL_ADDR_BITS			10

#define Rtt_Nom				1 /* ODT: 0: off 1: RZQ/4 2: RZQ/2 3: RZQ/6 4: RZQ/12 5: RZQ/8 */
#define Rtt_WR				0 /* Dynamic ODT: 0: off 1: RZQ/4 2: RZQ/2 */
#define DLL_DISABLE			0

	.iflt	tWR - 7
	.set	mr0_val, (((1 - DLL_DISABLE) << 8) /* DLL Reset */ |	\
			(SLOW_PD << 12) /* PD exit: 0: fast 1: slow */ |\
			((tWR + 1 - 4) << 9) | 				\
			((((tCL + 3) - 4) & 0x7) << 4) | 		\
			((((tCL + 3) - 4) & 0x8) >> 1))
	.else
	.set	mr0_val, ((1 << 8) /* DLL Reset */ |			\
			(SLOW_PD << 12) /* PD exit: 0: fast 1: slow */ |\
			(((tWR + 1) / 2) << 9) |	\
			((((tCL + 3) - 4) & 0x7) << 4) | \
			((((tCL + 3) - 4) & 0x8) >> 1))
	.endif

#define mr1_val				(					\
					 ((Rtt_Nom & 1) << 2) |			\
					 (((Rtt_Nom >> 1) & 1) << 6) |		\
					 (((Rtt_Nom >> 2) & 1) << 9) |		\
					 (DLL_DISABLE << 0) |			\
					0)
#define mr2_val				(					\
					 (Rtt_WR << 9) /* dynamic ODT */ |	\
					 (0 << 7) /* SRT: Ext. temp. (mutually exclusive with ASR!) */ | \
					 (1 << 6) | /* ASR: Automatic Self Refresh */ \
					 (((tCWL + 2) - 5) << 3) | 		\
					0)
#define mr3_val				0

#define MDSCR_MRS_VAL(cs, mr, val)	(((val) << 16) |		\
					(1 << 15) /* CON_REQ */ |	\
					(3 << 4) /* MRS command */ |	\
					((cs) << 3) |			\
					((mr) << 0) |			\
					0)

#define MDCFG0_VAL	(	\
	(tRFC << 24) |		\
	(tXS << 16) |		\
	(tXP << 13) |		\
	(tXPDLL << 9) |		\
	(tFAW << 4) |		\
	(tCL << 0))		\

#define MDCFG1_VAL	(	\
	(tRCD << 29) |		\
	(tRP << 26) |		\
	(tRC << 21) |		\
	(tRAS << 16) |		\
	(tRPA << 15) |		\
	(tWR << 9) |		\
	(tMRD << 5) |		\
	(tCWL << 0))		\

#define MDCFG2_VAL	(	\
	(tDLLK << 16) |		\
	(tRTP << 6) |		\
	(tWTR << 3) |		\
	(tRRD << 0))

#define BURST_LEN		(SDRAM_BURST_LENGTH / 8) /* 0: 4 byte 1: 8 byte */

#define MDCTL_VAL		(((ROW_ADDR_BITS - 11) << 24) |		\
				((COL_ADDR_BITS - 9) << 20) |		\
				(BURST_LEN << 19) |			\
				((PHYS_SDRAM_1_WIDTH / 32) << 16) |	\
				((-1) << (32 - BANK_ADDR_BITS)))

#define MDMISC_VAL		((ADDR_MIRROR << 19) |	\
				(WALAT << 16) |		\
				(BI_ON << 12) |		\
				(0x3 << 9) |		\
				(RALAT << 6) |		\
				(DDR_TYPE << 3))

#define MDOR_VAL		((tXPR << 16) | (tSDE_RST << 8) | (tRST_CKE << 0))

#define MDOTC_VAL		((tAOFPD << 27) |	\
				(tAONPD << 24) |	\
				(tANPD << 20) |		\
				(tAXPD << 16) |		\
				(tODTLon << 12) |	\
				(tODTLoff << 4))

ivt_header:
	.word	CPU_2_BE_32((0xd1 << 24) | (32 << 8) | 0x40)
app_start_addr:
	.long	_start
	.long	0x0
dcd_ptr:
	.long	dcd_hdr
boot_data_ptr:
	.word	boot_data
self_ptr:
	.word	ivt_header
app_code_csf:
	.word	0x0
	.word	0x0
boot_data:
	.long	_start
image_len:
	.long	CONFIG_U_BOOT_IMG_SIZE
plugin:
	.word	0
ivt_end:
#define DCD_VERSION	0x40

#define CLKCTL_CCGR0	0x68
#define CLKCTL_CCGR1	0x6c
#define CLKCTL_CCGR2	0x70
#define CLKCTL_CCGR3	0x74
#define CLKCTL_CCGR4	0x78
#define CLKCTL_CCGR5	0x7c
#define CLKCTL_CCGR6	0x80
#define CLKCTL_CCGR7	0x84
#define CLKCTL_CMEOR	0x88

#define DDR_SEL_VAL	3
#define DSE_VAL		6
#define ODT_VAL		2

#define DDR_SEL_SHIFT	18
#define DDR_MODE_SHIFT	17
#define ODT_SHIFT	8
#define DSE_SHIFT	3
#define HYS_SHIFT	16
#define PKE_SHIFT	12
#define PUE_SHIFT	13
#define PUS_SHIFT	14

#define DDR_SEL_MASK	(DDR_SEL_VAL << DDR_SEL_SHIFT)
#define DDR_MODE_MASK	(1 << DDR_MODE_SHIFT)
#define DSE_MASK	(DSE_VAL << DSE_SHIFT)
#define ODT_MASK	(ODT_VAL << ODT_SHIFT)

#define DQM_MASK	(DDR_MODE_MASK | DSE_MASK)
#define SDQS_MASK	DSE_MASK
#define SDODT_MASK	(DSE_MASK | (1 << PKE_SHIFT) | (1 << PUE_SHIFT) | (0 << PUS_SHIFT))
#define SDCLK_MASK	(DDR_MODE_MASK | DSE_MASK)
#define SDCKE_MASK	((1 << PKE_SHIFT) | (1 << PUE_SHIFT) | (0 << PUS_SHIFT))
#define DDR_ADDR_MASK	0
#define DDR_CTRL_MASK	(DDR_MODE_MASK | DSE_MASK)

#define MMDC1_MDCTL				0x021b0000
#define MMDC1_MDPDC				0x021b0004
#define MMDC1_MDOTC				0x021b0008
#define MMDC1_MDCFG0				0x021b000c
#define MMDC1_MDCFG1				0x021b0010
#define MMDC1_MDCFG2				0x021b0014
#define MMDC1_MDMISC				0x021b0018
#define MMDC1_MDSCR				0x021b001c
#define MMDC1_MDREF				0x021b0020
#define MMDC1_MDRWD				0x021b002c
#define MMDC1_MDOR				0x021b0030
#define MMDC1_MDASP				0x021b0040
#define MMDC1_MAPSR				0x021b0404
#define MMDC1_MPZQHWCTRL			0x021b0800
#define MMDC1_MPWLGCR				0x021b0808
#define MMDC1_MPWLDECTRL0			0x021b080c
#define MMDC1_MPWLDECTRL1			0x021b0810
#define MMDC1_MPWLDLST				0x021b0814
#define MMDC1_MPODTCTRL				0x021b0818
#define MMDC1_MPRDDQBY0DL			0x021b081c
#define MMDC1_MPRDDQBY1DL			0x021b0820
#define MMDC1_MPRDDQBY2DL			0x021b0824
#define MMDC1_MPRDDQBY3DL			0x021b0828
#define MMDC1_MPDGCTRL0				0x021b083c
#define MMDC1_MPDGCTRL1				0x021b0840
#define MMDC1_MPDGDLST0				0x021b0844
#define MMDC1_MPWRDLST				0x021b0854
#define MMDC1_MPRDDLCTL				0x021b0848
#define MMDC1_MPRDDLST				0x021b084c
#define MMDC1_MPWRDLCTL				0x021b0850
#define MMDC1_MPWRDLST				0x021b0854
#define MMDC1_MPRDDLHWCTL			0x021b0860
#define MMDC1_MPWRDLHWCTL			0x021b0864
#define MMDC1_MPPDCMPR2				0x021b0890
#define MMDC1_MPSWDRDR0				0x021b0898
#define MMDC1_MPSWDRDR1				0x021b089c
#define MMDC1_MPSWDRDR2				0x021b08a0
#define MMDC1_MPSWDRDR3				0x021b08a4
#define MMDC1_MPSWDRDR4				0x021b08a8
#define MMDC1_MPSWDRDR5				0x021b08ac
#define MMDC1_MPSWDRDR6				0x021b08b0
#define MMDC1_MPSWDRDR7				0x021b08b4
#define MMDC1_MPMUR0				0x021b08b8

#if PHYS_SDRAM_1_WIDTH == 64
#define MMDC2_MDPDC				0x021b4004
#define MMDC2_MPWLGCR				0x021b4808
#define MMDC2_MPWLDECTRL0			0x021b480c
#define MMDC2_MPWLDECTRL1			0x021b4810
#define MMDC2_MPWLDLST				0x021b4814
#define MMDC2_MPODTCTRL				0x021b4818
#define MMDC2_MPRDDQBY0DL			0x021b481c
#define MMDC2_MPRDDQBY1DL			0x021b4820
#define MMDC2_MPRDDQBY2DL			0x021b4824
#define MMDC2_MPRDDQBY3DL			0x021b4828
#define MMDC2_MPDGCTRL0				0x021b483c
#define MMDC2_MPDGCTRL1				0x021b4840
#define MMDC2_MPDGDLST0				0x021b4844
#define MMDC2_MPRDDLCTL				0x021b4848
#define MMDC2_MPRDDLST				0x021b484c
#define MMDC2_MPWRDLCTL				0x021b4850
#define MMDC2_MPWRDLST				0x021b4854
#define MMDC2_MPRDDLHWCTL			0x021b4860
#define MMDC2_MPWRDLHWCTL			0x021b4864
#define MMDC2_MPRDDLHWST0			0x021b4868
#define MMDC2_MPRDDLHWST1			0x021b486c
#define MMDC2_MPWRDLHWST0			0x021b4870
#define MMDC2_MPWRDLHWST1			0x021b4874
#define MMDC2_MPWLHWERR				0x021b4878
#define MMDC2_MPDGHWST0				0x021b487c
#define MMDC2_MPDGHWST1				0x021b4880
#define MMDC2_MPDGHWST2				0x021b4884
#define MMDC2_MPDGHWST3				0x021b4888
#define MMDC2_MPSWDAR0				0x021b4894
#define MMDC2_MPSWDRDR0				0x021b4898
#define MMDC2_MPSWDRDR1				0x021b489c
#define MMDC2_MPSWDRDR2				0x021b48a0
#define MMDC2_MPSWDRDR3				0x021b48a4
#define MMDC2_MPSWDRDR4				0x021b48a8
#define MMDC2_MPSWDRDR5				0x021b48ac
#define MMDC2_MPSWDRDR6				0x021b48b0
#define MMDC2_MPSWDRDR7				0x021b48b4
#endif

#ifdef CONFIG_MX6Q
#define IOMUXC_GPR1				0x020e0004
#define IOMUXC_SW_MUX_CTL_PAD_GPIO17		0x020e024c
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7		0x020e02a8
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6		0x020e02ac
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0		0x020e02c0
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1		0x020e02c4
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CLE		0x020e02d4
#define IOMUXC_SW_MUX_CTL_PAD_NAND_ALE		0x020e02d8
#define IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B		0x020e02dc
#define IOMUXC_SW_MUX_CTL_PAD_NAND_READY	0x020e02e0
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CS0_B	0x020e02e4
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CS2_B	0x020e02ec
#define IOMUXC_SW_MUX_CTL_PAD_SD4_CMD		0x020e02f4
#define IOMUXC_SW_MUX_CTL_PAD_SD4_CLK		0x020e02f8
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00	0x020e02fc
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01	0x020e0300
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02	0x020e0304
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03	0x020e0308
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04	0x020e030c
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05	0x020e0310
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06	0x020e0314
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07	0x020e0318
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_P	0x020e050c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5		0x020e0510
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4		0x020e0514
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_P	0x020e0518
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P	0x020e051c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3		0x020e0520
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P	0x020e0524
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2		0x020e0528
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00	0x020e052c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01	0x020e0530
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02	0x020e0534
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03	0x020e0538
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04	0x020e053c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05	0x020e0540
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06	0x020e0544
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07	0x020e0548
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08	0x020e054c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09	0x020e0550
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10	0x020e0554
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11	0x020e0558
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12	0x020e055c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13	0x020e0560
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14	0x020e0564
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15	0x020e0568
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS		0x020e056c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS		0x020e0578
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET	0x020e057c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0	0x020e0580
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1	0x020e0584
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P	0x020e0588
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2	0x020e058c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0	0x020e0590
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK1_P	0x020e0594
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1	0x020e0598
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0		0x020e059c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1		0x020e05a0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P	0x020e05a8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0		0x020e05ac
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P	0x020e05b0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1		0x020e05b4
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_P	0x020e05b8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6		0x020e05bc
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_P	0x020e05c0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7		0x020e05c4
#define IOMUXC_SW_PAD_CTL_GRP_B7DS		0x020e0748
#define IOMUXC_SW_PAD_CTL_GRP_ADDDS		0x020e074c
#define IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL	0x020e0750
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0		0x020e0754
#define IOMUXC_SW_PAD_CTL_GRP_DDRPKE		0x020e0758
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1		0x020e075c
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2		0x020e0760
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3		0x020e0764
#define IOMUXC_SW_PAD_CTL_GRP_DDRPK		0x020e0768
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4		0x020e076c
#define IOMUXC_SW_PAD_CTL_GRP_DDRHYS		0x020e0770
#define IOMUXC_SW_PAD_CTL_GRP_DDRMODE		0x020e0774
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5		0x020e0778
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6		0x020e077c
#define IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7		0x020e0780
#define IOMUXC_SW_PAD_CTL_GRP_B0DS		0x020e0784
#define IOMUXC_SW_PAD_CTL_GRP_B1DS		0x020e0788
#define IOMUXC_SW_PAD_CTL_GRP_CTLDS		0x020e078c
#define IOMUXC_SW_PAD_CTL_GRP_B2DS		0x020e0794
#define IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE		0x020e0798
#define IOMUXC_SW_PAD_CTL_GRP_B3DS		0x020e079c
#define IOMUXC_SW_PAD_CTL_GRP_B4DS		0x020e07a0
#define IOMUXC_SW_PAD_CTL_GRP_B5DS		0x020e07a4
#define IOMUXC_SW_PAD_CTL_GRP_B6DS		0x020e07a8
#define IOMUXC_UART1_UART_RTS_B_SELECT_INPUT	0x020e091c
#define IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT	0x020e0920
#endif

#ifdef CONFIG_MX6DL
#define IOMUXC_GPR1				0x020e0004
#define IOMUXC_SW_MUX_CTL_PAD_GPIO17		0x020e0218
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7		0x020e0330
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6		0x020e032c
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0		0x020e0314
#define IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1		0x020e0318
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CLE		0x020e0270
#define IOMUXC_SW_MUX_CTL_PAD_NAND_ALE		0x020e026c
#define IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B		0x020e02a8
#define IOMUXC_SW_MUX_CTL_PAD_NAND_READY	0x020e02a4
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CS0_B	0x020e0274
#define IOMUXC_SW_MUX_CTL_PAD_NAND_CS2_B	0x020e027c
#define IOMUXC_SW_MUX_CTL_PAD_SD4_CMD		0x020e033c
#define IOMUXC_SW_MUX_CTL_PAD_SD4_CLK		0x020e0338
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00	0x020e0284
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01	0x020e0288
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02	0x020e028c
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03	0x020e0290
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04	0x020e0294
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05	0x020e0298
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06	0x020e029c
#define IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07	0x020e02a0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_P	0x020e04d0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5		0x020e0484
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4		0x020e0480
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_P	0x020e04cc
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P	0x020e04c8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3		0x020e047c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P	0x020e04c4
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2		0x020e0478
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00	0x020e0424
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01	0x020e0428
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02	0x020e0444
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03	0x020e0448
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04	0x020e044c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05	0x020e0450
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06	0x020e0454
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07	0x020e0458
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08	0x020e045c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09	0x020e0460
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10	0x020e042c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11	0x020e0430
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12	0x020e0434
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13	0x020e0438
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14	0x020e043c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15	0x020e0440
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS		0x020e0464
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS		0x020e0490
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET	0x020e0494
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0	0x020e0498
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1	0x020e049c
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P	0x020e04ac
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2	0x020e04a0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0	0x020e04a4
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK1_P	0x020e04b0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1	0x020e04a8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0		0x020e04b4
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1		0x020e04b8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P	0x020e04bc
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0		0x020e0470
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P	0x020e04c0
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1		0x020e0474
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_P	0x020e04d4
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6		0x020e0488
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_P	0x020e04d8
#define IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7		0x020e048c
#define IOMUXC_SW_PAD_CTL_GRP_B7DS		0x020e0748
#define IOMUXC_SW_PAD_CTL_GRP_ADDDS		0x020e074c
#define IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL	0x020e0750
#define IOMUXC_SW_PAD_CTL_GRP_DDRPKE		0x020e0754
#define IOMUXC_SW_PAD_CTL_GRP_DDRPK		0x020e0754
#define IOMUXC_SW_PAD_CTL_GRP_DDRHYS		0x020e075c
#define IOMUXC_SW_PAD_CTL_GRP_DDRMODE		0x020e0760
#define IOMUXC_SW_PAD_CTL_GRP_B0DS		0x020e0784
#define IOMUXC_SW_PAD_CTL_GRP_B1DS		0x020e0788
#define IOMUXC_SW_PAD_CTL_GRP_CTLDS		0x020e078c
#define IOMUXC_SW_PAD_CTL_GRP_B2DS		0x020e0794
#define IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE		0x020e0798
#define IOMUXC_SW_PAD_CTL_GRP_B3DS		0x020e079c
#define IOMUXC_SW_PAD_CTL_GRP_B4DS		0x020e07a0
#define IOMUXC_SW_PAD_CTL_GRP_B5DS		0x020e07a4
#define IOMUXC_SW_PAD_CTL_GRP_B6DS		0x020e07a8
#define IOMUXC_UART1_UART_RTS_B_SELECT_INPUT	0x020e08f8
#define IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT	0x020e08fc
#endif

dcd_hdr:
	.word	CPU_2_BE_32((0xd2 << 24) | ((dcd_end - .) << 8) | DCD_VERSION)
dcd_start:
	MXC_DCD_CMD_WRT(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_WRITE, ddr_reset)
	/* RESET_OUT GPIO_7_12 */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_GPIO17, 0x00000005)

	MXC_DCD_ITEM(CCM_BASE_ADDR + CCM_CS2CDR, 0x006336c1) /* CS2CDR default: 0x007236c1 */

	MXC_DCD_ITEM(ANATOP_BASE_ADDR + ANATOP_PLL_ENET, 0x00002001) /* ENET PLL */

	/* enable all relevant clocks... */
	MXC_DCD_ITEM(CCM_BASE_ADDR + CCM_CCGR0, 0xf0c03f3f) /* default: 0xf0c03f0f APBH-DMA */
	MXC_DCD_ITEM(CCM_BASE_ADDR + CCM_CCGR1, 0xf0fc0c00) /* default: 0xf0fc0000 */
	MXC_DCD_ITEM(CCM_BASE_ADDR + CCM_CCGR2, 0xfc3ff0cc) /* default: 0xfc3ff00c I2C1 */
	MXC_DCD_ITEM(CCM_BASE_ADDR + CCM_CCGR3, 0x3ff00000) /* default: 0x3ff00000 */
	MXC_DCD_ITEM(CCM_BASE_ADDR + CCM_CCGR4, 0xff00ff00) /* default: 0x0000ff00 GPMI BCH */
	MXC_DCD_ITEM(CCM_BASE_ADDR + CCM_CCGR5, 0xff033f0f) /* default: 0xf0033f0f UART1 */
	MXC_DCD_ITEM(CCM_BASE_ADDR + CCM_CCGR6, 0xffff03ff) /* default: 0xffff0003 USDHC4 (for APBH-DMA!) USDHC3 (for BCH!) */

	/* IOMUX: */
	MXC_DCD_ITEM(IOMUXC_GPR1, 0x48640005) /* default: 0x48400005 ENET_CLK output */
	/* UART1 pad config */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7,        0x00000001)	/* UART1 TXD */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6,        0x00000001)	/* UART1 RXD */
#ifdef CONFIG_MX6Q
	MXC_DCD_ITEM(IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT, 0x00000003)	/* UART1 RXD INPUT_SEL */
#else
	MXC_DCD_ITEM(IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT, 0x00000002)	/* UART1 RXD INPUT_SEL */
#endif
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0,        0x00000001)	/* UART1 CTS */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1,        0x00000001)	/* UART1 RTS */
	MXC_DCD_ITEM(IOMUXC_UART1_UART_RTS_B_SELECT_INPUT,   0x00000003)	/* UART1 RTS INPUT_SEL */

	/* NAND */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_CLE,    0x00000000)	/* NANDF_CLE: NANDF_CLE */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_ALE,    0x00000000)	/* NANDF_ALE: NANDF_ALE */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B,   0x00000000)	/* NANDF_WP_B: NANDF_WPn */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_READY,  0x00000000)	/* NANDF_RB0: NANDF_READY0 */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_CS0_B,  0x00000000)	/* NANDF_CS0: NANDF_CS0 */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_SD4_CMD,     0x00000001)	/* SD4_CMD: NANDF_RDn */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_SD4_CLK,     0x00000001)	/* SD4_CLK: NANDF_WRn */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00, 0x00000000)	/* NANDF_D0: NANDF_D0 */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01, 0x00000000)	/* NANDF_D1: NANDF_D1 */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02, 0x00000000)	/* NANDF_D2: NANDF_D2 */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03, 0x00000000)	/* NANDF_D3: NANDF_D3 */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04, 0x00000000)	/* NANDF_D4: NANDF_D4 */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05, 0x00000000)	/* NANDF_D5: NANDF_D5 */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06, 0x00000000)	/* NANDF_D6: NANDF_D6 */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07, 0x00000000)	/* NANDF_D7: NANDF_D7 */

	/* ext. mem CS */
	MXC_DCD_ITEM(IOMUXC_SW_MUX_CTL_PAD_NAND_CS2_B, 0x00000000)	/* NANDF_CS2: NANDF_CS2 */
	/* DRAM_DQM[0..7] */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0, DQM_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1, DQM_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2, DQM_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3, DQM_MASK)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM4, DQM_MASK)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM5, DQM_MASK)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM6, DQM_MASK)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM7, DQM_MASK)

	/* DRAM_A[0..15] */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14, DDR_ADDR_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15, DDR_ADDR_MASK)
	/* DRAM_CAS */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS, DDR_CTRL_MASK)
	/* DRAM_RAS */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS, DDR_CTRL_MASK)
	/* DRAM_SDCLK[0..1] */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P, SDCLK_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK1_P, SDCLK_MASK)
	/* DRAM_RESET */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET, DDR_CTRL_MASK)
	/* DRAM_SDCKE[0..1] */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0, SDCKE_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1, SDCKE_MASK)
	/* DRAM_SDBA[0..2] */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0, 0x00000000)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1, 0x00000000)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2, 0x00000000)
	/* DRAM_SDODT[0..1] */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0, SDODT_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1, SDODT_MASK)
	/* DRAM_B[0..7]DS */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_B0DS, DSE_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_B1DS, DSE_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_B2DS, DSE_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_B3DS, DSE_MASK)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_GRP_B4DS, DSE_MASK)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_GRP_B5DS, DSE_MASK)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_GRP_B6DS, DSE_MASK)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_GRP_B7DS, DSE_MASK)
	/* ADDDS */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_ADDDS, DSE_MASK)
	/* DDRMODE_CTL */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL, DDR_MODE_MASK)
	/* DDRPKE */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_DDRPKE, 0x00000000)
	/* DDRMODE */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_DDRMODE, DDR_MODE_MASK)
	/* CTLDS */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_CTLDS, DSE_MASK)
	/* DDR_TYPE */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE, DDR_SEL_MASK)
	/* DDRPK */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_DDRPK, 1 << PUE_SHIFT)
	/* DDRHYS */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_DDRHYS, 0x00000000)

#ifdef CONFIG_MX6Q
	/* TERM_CTL[0..7] */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_TERM_CTL0, ODT_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_TERM_CTL1, ODT_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_TERM_CTL2, ODT_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_TERM_CTL3, ODT_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_TERM_CTL4, ODT_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_TERM_CTL5, ODT_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_TERM_CTL6, ODT_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_GRP_TERM_CTL7, ODT_MASK)
#endif
	/* SDRAM initialization */
	/* MPRDDQBY[0..7]DL */
	MXC_DCD_ITEM(MMDC1_MPRDDQBY0DL, 0x33333333)
	MXC_DCD_ITEM(MMDC1_MPRDDQBY1DL, 0x33333333)
	MXC_DCD_ITEM(MMDC1_MPRDDQBY2DL, 0x33333333)
	MXC_DCD_ITEM(MMDC1_MPRDDQBY3DL, 0x33333333)
	MXC_DCD_ITEM_64(MMDC2_MPRDDQBY0DL, 0x33333333)
	MXC_DCD_ITEM_64(MMDC2_MPRDDQBY1DL, 0x33333333)
	MXC_DCD_ITEM_64(MMDC2_MPRDDQBY2DL, 0x33333333)
	MXC_DCD_ITEM_64(MMDC2_MPRDDQBY3DL, 0x33333333)
	/* MDMISC */
	MXC_DCD_ITEM(MMDC1_MDMISC, MDMISC_VAL | 2) /* reset MMDC FSM */
ddr_reset:
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC1_MDMISC, 0x00000002)
	MXC_DCD_CMD_WRT(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_WRITE, con_ack)

	/* MSDSCR Conf Req */
	MXC_DCD_ITEM(MMDC1_MDSCR, 0x00008000)
con_ack:
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_SET, MMDC1_MDSCR, 0x00004000)
	MXC_DCD_CMD_WRT(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_WRITE, ddr_calib)
	/* MDCTL */
	MXC_DCD_ITEM(MMDC1_MDCTL, MDCTL_VAL)
ddr_calib:
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_SET, MMDC1_MDMISC, 0x40000000)
	MXC_DCD_CMD_WRT(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_WRITE, zq_calib)

	MXC_DCD_ITEM(MMDC1_MDCFG0, MDCFG0_VAL)
	MXC_DCD_ITEM(MMDC1_MDCFG1, MDCFG1_VAL)
	MXC_DCD_ITEM(MMDC1_MDCFG2, MDCFG2_VAL)
	MXC_DCD_ITEM(MMDC1_MDRWD,  0x000026d2) /* MDRWD */
	MXC_DCD_ITEM(MMDC1_MDOR,   MDOR_VAL)
	MXC_DCD_ITEM(MMDC1_MDOTC,  MDOTC_VAL)
	MXC_DCD_ITEM(MMDC1_MDPDC,  MDPDC_VAL_0)
	MXC_DCD_ITEM_64(MMDC2_MDPDC,  MDPDC_VAL_0)
	MXC_DCD_ITEM(MMDC1_MDASP,  (PHYS_SDRAM_1_SIZE + SZ_256M) / SZ_32M - 1) /* MDASP */

	/* CS0 MRS: */
	MXC_DCD_ITEM(MMDC1_MDSCR, MDSCR_MRS_VAL(0, 0, mr0_val))
	MXC_DCD_ITEM(MMDC1_MDSCR, MDSCR_MRS_VAL(0, 1, mr1_val))
	MXC_DCD_ITEM(MMDC1_MDSCR, MDSCR_MRS_VAL(0, 2, mr2_val))
	MXC_DCD_ITEM(MMDC1_MDSCR, MDSCR_MRS_VAL(0, 3, 0))
#if BANK_ADDR_BITS > 1
	/* CS1 MRS: MR2 */
	MXC_DCD_ITEM(MMDC1_MDSCR, MDSCR_MRS_VAL(1, 0, mr0_val))
	MXC_DCD_ITEM(MMDC1_MDSCR, MDSCR_MRS_VAL(1, 1, mr1_val))
	MXC_DCD_ITEM(MMDC1_MDSCR, MDSCR_MRS_VAL(1, 2, mr2_val))
	MXC_DCD_ITEM(MMDC1_MDSCR, MDSCR_MRS_VAL(1, 3, 4)) /* MRS: select MPR */
#endif

	MXC_DCD_ITEM(MMDC1_MDREF, 0x0000c000) /* disable refresh */

	MXC_DCD_ITEM(MMDC1_MPODTCTRL, 0x00022222) /* MPODTCTRL */
	MXC_DCD_ITEM_64(MMDC2_MPODTCTRL, 0x00022222)

	/* DDR3 calibration */
	MXC_DCD_ITEM(MMDC1_MPPDCMPR2, 0x00000003) /* select default compare pattern for DQ calibration */
	MXC_DCD_ITEM(MMDC1_MAPSR,     0x00001007)

	/* ZQ calibration */
	MXC_DCD_ITEM(MMDC1_MDSCR, 0x04008010) /* precharge all */
	MXC_DCD_ITEM(MMDC1_MDSCR, 0x04008040) /* MRS: ZQ calibration */
	MXC_DCD_ITEM(MMDC1_MPZQHWCTRL, 0xa139002b)

zq_calib:
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC1_MPZQHWCTRL, 0x00010000)
	MXC_DCD_CMD_WRT(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_WRITE, wl_calib)

	MXC_DCD_ITEM(MMDC1_MPZQHWCTRL, 0xa1380000)

#ifndef DO_WL_CALIB
#define WL_DLY_DQS_VAL	30
#define WL_DLY_DQS0	(WL_DLY_DQS_VAL + 0)
#define WL_DLY_DQS1	(WL_DLY_DQS_VAL + 0)
#define WL_DLY_DQS2	(WL_DLY_DQS_VAL + 0)
#define WL_DLY_DQS3	(WL_DLY_DQS_VAL + 0)
#define WL_DLY_DQS4	(WL_DLY_DQS_VAL + 0)
#define WL_DLY_DQS5	(WL_DLY_DQS_VAL + 0)
#define WL_DLY_DQS6	(WL_DLY_DQS_VAL + 0)
#define WL_DLY_DQS7	(WL_DLY_DQS_VAL + 0)
#endif
	/* Write leveling */
	MXC_DCD_ITEM(MMDC1_MDSCR, MDSCR_MRS_VAL(0, 3, 4)) /* MRS: select MPR */
#ifdef DO_WL_CALIB
	MXC_DCD_ITEM(MMDC1_MDSCR, 0x00808231) /* MRS: start write leveling */
	MXC_DCD_ITEM(MMDC1_MPWLGCR, 0x00000001) /* initiate Write leveling */
wl_calib:
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC1_MPWLGCR, 0x00000001)
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC1_MPWLGCR, 0x00000f00)
#if PHYS_SDRAM_1_WIDTH == 64
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC2_MPWLGCR, 0x00000001)
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC2_MPWLGCR, 0x00000f00)
#endif /* PHYS_SDRAM_1_WIDTH == 64 */
#else
	MXC_DCD_ITEM(MMDC1_MPWLDECTRL0, (WL_DLY_DQS1 << 16) | (WL_DLY_DQS0 << 0))
	MXC_DCD_ITEM(MMDC1_MPWLDECTRL1, (WL_DLY_DQS3 << 16) | (WL_DLY_DQS2 << 0))
	MXC_DCD_ITEM_64(MMDC2_MPWLDECTRL0, (WL_DLY_DQS5 << 16) | (WL_DLY_DQS4 << 0))
	MXC_DCD_ITEM_64(MMDC2_MPWLDECTRL1, (WL_DLY_DQS7 << 16) | (WL_DLY_DQS6 << 0))
wl_calib:
#endif /* DO_WL_CALIB */
	MXC_DCD_CMD_WRT(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_WRITE, dqs_fifo_reset)

	MXC_DCD_ITEM(MMDC1_MDSCR, MDSCR_MRS_VAL(0, 1, mr1_val)) /* MRS: end write leveling */

	MXC_DCD_ITEM(MMDC1_MPZQHWCTRL, 0xa138002b)

	/* DQS gating calibration */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P, SDQS_MASK | 0x7000) /* enable Pullups on DQS pads */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P, SDQS_MASK | 0x7000)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P, SDQS_MASK | 0x7000)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P, SDQS_MASK | 0x7000)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_P, SDQS_MASK | 0x7000)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_P, SDQS_MASK | 0x7000)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_P, SDQS_MASK | 0x7000)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_P, SDQS_MASK | 0x7000)

	MXC_DCD_ITEM(MMDC1_MDMISC, MDMISC_VAL)

	MXC_DCD_ITEM(MMDC1_MDSCR, 0x00008020) /* issue one refresh cycle */
	MXC_DCD_ITEM(MMDC1_MDSCR, 0x04008050) /* precharge all to bank 0 */

	MXC_DCD_ITEM(MMDC1_MPRDDLCTL, 0x40404040) /* DQ RD Delay default values */
	MXC_DCD_ITEM(MMDC1_MPWRDLCTL, 0x40404040) /* DQ WR Delay default values */
	MXC_DCD_ITEM_64(MMDC2_MPRDDLCTL, 0x40404040) /* DQ RD Delay default values */
	MXC_DCD_ITEM_64(MMDC2_MPWRDLCTL, 0x40404040) /* DQ WR Delay default values */
	MXC_DCD_ITEM(MMDC1_MPMUR0,    0x00000800)
	MXC_DCD_ITEM(MMDC1_MPDGCTRL0, 0x80000000) /* issue fifo reset */
dqs_fifo_reset:
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC1_MPDGCTRL0, 0x80000000)
	MXC_DCD_CMD_WRT(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_WRITE, dqs_fifo_reset2)
	MXC_DCD_ITEM(MMDC1_MPDGCTRL0, 0x80000000) /* issue 2nd fifo reset */
dqs_fifo_reset2:
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC1_MPDGCTRL0, 0x80000000)
	MXC_DCD_CMD_WRT(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_WRITE, dqs_calib)
	MXC_DCD_ITEM(MMDC1_MPDGCTRL0, 0x50800000) /* choose 32 wait cycles and start DQS calib. */
dqs_calib:
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC1_MPDGCTRL0, 0x10000000)
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC1_MPDGCTRL0, 0x00001000)
	MXC_DCD_CMD_WRT(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_WRITE, rd_dl_calib)

	/* DRAM_SDQS[0..7] pad config */
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P, SDQS_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P, SDQS_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P, SDQS_MASK)
	MXC_DCD_ITEM(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P, SDQS_MASK)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS4_P, SDQS_MASK)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS5_P, SDQS_MASK)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS6_P, SDQS_MASK)
	MXC_DCD_ITEM_64(IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS7_P, SDQS_MASK)
	MXC_DCD_ITEM(MMDC1_MDMISC, MDMISC_VAL)

	/* Read delay calibration */
	MXC_DCD_ITEM(MMDC1_MDSCR, 0x04008050) /* precharge all to bank 0 */
	MXC_DCD_ITEM(MMDC1_MPRDDLHWCTL, 0x00000030) /* MPRDDLHWCTL: HW_WR_DL_CMP_CYC | HW_RD_DL_EN */
	MXC_DCD_ITEM_64(MMDC2_MPRDDLHWCTL, 0x00000030) /* MPRDDLHWCTL: HW_WR_DL_CMP_CYC | HW_RD_DL_EN */
rd_dl_calib:
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC1_MPRDDLHWCTL, 0x00000010)
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC1_MPRDDLHWCTL, 0x0000000f)
	MXC_DCD_CMD_CHK_64(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC2_MPRDDLHWCTL, 0x00000010)
	MXC_DCD_CMD_CHK_64(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC2_MPRDDLHWCTL, 0x0000000f)
	MXC_DCD_CMD_WRT(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_WRITE, wr_dl_calib)

	MXC_DCD_ITEM(MMDC1_MDSCR, 0x04008050) /* precharge all to bank 0 */
	MXC_DCD_ITEM(MMDC1_MPWRDLHWCTL, 0x00000030) /* start WR DL calibration */
wr_dl_calib:
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC1_MPWRDLHWCTL, 0x00000010)
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC1_MPWRDLHWCTL, 0x0000000f)
#if PHYS_SDRAM_1_WIDTH == 64
	MXC_DCD_CMD_WRT(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_WRITE, wr_dl_calib2)

	MXC_DCD_ITEM(MMDC1_MDSCR, 0x04008050) /* precharge all to bank 0 */
	MXC_DCD_ITEM(MMDC2_MPWRDLHWCTL, 0x00000030) /* start WR DL calibration */
wr_dl_calib2:
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC2_MPWRDLHWCTL, 0x00000010)
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC2_MPWRDLHWCTL, 0x0000000f)
#endif
	MXC_DCD_CMD_WRT(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_WRITE, con_ack_clr)

	MXC_DCD_ITEM(MMDC1_MDSCR, MDSCR_MRS_VAL(0, 3, 0)) /* MRS: select normal data path */
	MXC_DCD_ITEM(MMDC1_MDREF, (3 << 11) | (0 << 14)) /* 4 cycles per 64kHz period (3.9us) */
	MXC_DCD_ITEM(MMDC1_MAPSR, 0x00001006)
	MXC_DCD_ITEM(MMDC1_MDPDC, MDPDC_VAL_1)
	MXC_DCD_ITEM_64(MMDC2_MDPDC, MDPDC_VAL_1)

	/* MDSCR: Normal operation */
	MXC_DCD_ITEM(MMDC1_MDSCR, 0x00000000)

con_ack_clr:
	MXC_DCD_CMD_CHK(MXC_DCD_CMD_SZ_WORD, MXC_DCD_CMD_FLAG_CHK_CLR, MMDC1_MDSCR, 0x00004000)
dcd_end:
	.ifgt	dcd_end - dcd_start - 1768
	.error	"DCD too large!"
	.endif
