Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Jun 28 13:47:51 2022
| Host         : nguyenvietthi running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/axi_araddr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/axi_araddr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/axi_araddr_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/oledTop/OC/SC/clock_10_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.353        0.000                      0                 5285        0.058        0.000                      0                 5285        9.020        0.000                       0                  2117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          9.353        0.000                      0                 5128        0.058        0.000                      0                 5128        9.020        0.000                       0                  2055  
clk_fpga_1         92.157        0.000                      0                   97        0.072        0.000                      0                   97       49.500        0.000                       0                    62  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0         11.791        0.000                      0                    5        0.316        0.000                      0                    5  
clk_fpga_0    clk_fpga_1         12.247        0.000                      0                    2        0.233        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1              10.012        0.000                      0                   60        0.559        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.353ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.353ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 0.580ns (5.862%)  route 9.314ns (94.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.877 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.308     5.697    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/s00_axi_aresetn
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.821 r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/axi_awready_i_1/O
                         net (fo=949, routed)         7.005    12.827    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X30Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.698    22.877    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[10]/C
                         clock pessimism              0.129    23.006    
                         clock uncertainty           -0.302    22.704    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    22.180    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[10]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  9.353    

Slack (MET) :             9.353ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 0.580ns (5.862%)  route 9.314ns (94.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.877 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.308     5.697    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/s00_axi_aresetn
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.821 r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/axi_awready_i_1/O
                         net (fo=949, routed)         7.005    12.827    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X30Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.698    22.877    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[11]/C
                         clock pessimism              0.129    23.006    
                         clock uncertainty           -0.302    22.704    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    22.180    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[11]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  9.353    

Slack (MET) :             9.353ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 0.580ns (5.862%)  route 9.314ns (94.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.877 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.308     5.697    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/s00_axi_aresetn
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.821 r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/axi_awready_i_1/O
                         net (fo=949, routed)         7.005    12.827    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X30Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.698    22.877    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[12]/C
                         clock pessimism              0.129    23.006    
                         clock uncertainty           -0.302    22.704    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    22.180    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[12]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  9.353    

Slack (MET) :             9.353ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 0.580ns (5.862%)  route 9.314ns (94.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.877 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.308     5.697    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/s00_axi_aresetn
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.821 r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/axi_awready_i_1/O
                         net (fo=949, routed)         7.005    12.827    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X30Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.698    22.877    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[15]/C
                         clock pessimism              0.129    23.006    
                         clock uncertainty           -0.302    22.704    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    22.180    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[15]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  9.353    

Slack (MET) :             9.353ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 0.580ns (5.862%)  route 9.314ns (94.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.877 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.308     5.697    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/s00_axi_aresetn
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.821 r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/axi_awready_i_1/O
                         net (fo=949, routed)         7.005    12.827    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X30Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.698    22.877    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[8]/C
                         clock pessimism              0.129    23.006    
                         clock uncertainty           -0.302    22.704    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    22.180    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[8]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  9.353    

Slack (MET) :             9.353ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 0.580ns (5.862%)  route 9.314ns (94.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.877 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.308     5.697    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/s00_axi_aresetn
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.821 r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/axi_awready_i_1/O
                         net (fo=949, routed)         7.005    12.827    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X30Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.698    22.877    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[9]/C
                         clock pessimism              0.129    23.006    
                         clock uncertainty           -0.302    22.704    
    SLICE_X30Y107        FDRE (Setup_fdre_C_R)       -0.524    22.180    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg18_reg[9]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  9.353    

Slack (MET) :             9.448ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg25_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 0.580ns (5.862%)  route 9.314ns (94.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.877 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.308     5.697    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/s00_axi_aresetn
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.821 r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/axi_awready_i_1/O
                         net (fo=949, routed)         7.005    12.827    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X31Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg25_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.698    22.877    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg25_reg[13]/C
                         clock pessimism              0.129    23.006    
                         clock uncertainty           -0.302    22.704    
    SLICE_X31Y107        FDRE (Setup_fdre_C_R)       -0.429    22.275    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg25_reg[13]
  -------------------------------------------------------------------
                         required time                         22.275    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  9.448    

Slack (MET) :             9.448ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg25_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 0.580ns (5.862%)  route 9.314ns (94.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.877 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.308     5.697    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/s00_axi_aresetn
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.821 r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/axi_awready_i_1/O
                         net (fo=949, routed)         7.005    12.827    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X31Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg25_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.698    22.877    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg25_reg[15]/C
                         clock pessimism              0.129    23.006    
                         clock uncertainty           -0.302    22.704    
    SLICE_X31Y107        FDRE (Setup_fdre_C_R)       -0.429    22.275    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg25_reg[15]
  -------------------------------------------------------------------
                         required time                         22.275    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  9.448    

Slack (MET) :             9.448ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg25_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.894ns  (logic 0.580ns (5.862%)  route 9.314ns (94.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 22.877 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.308     5.697    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/s00_axi_aresetn
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.821 r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/axi_awready_i_1/O
                         net (fo=949, routed)         7.005    12.827    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X31Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg25_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.698    22.877    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg25_reg[9]/C
                         clock pessimism              0.129    23.006    
                         clock uncertainty           -0.302    22.704    
    SLICE_X31Y107        FDRE (Setup_fdre_C_R)       -0.429    22.275    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg25_reg[9]
  -------------------------------------------------------------------
                         required time                         22.275    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  9.448    

Slack (MET) :             9.632ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg27_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.611ns  (logic 0.580ns (6.035%)  route 9.031ns (93.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 22.873 - 20.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639     2.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456     3.389 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.308     5.697    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/s00_axi_aresetn
    SLICE_X38Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.821 r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/dht_module/axi_awready_i_1/O
                         net (fo=949, routed)         6.723    12.544    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/p_0_in__0
    SLICE_X26Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg27_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.694    22.873    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y107        FDRE                                         r  design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg27_reg[9]/C
                         clock pessimism              0.129    23.002    
                         clock uncertainty           -0.302    22.700    
    SLICE_X26Y107        FDRE (Setup_fdre_C_R)       -0.524    22.176    design_1_i/dht11_controller_v1_0/U0/myperipheral_v1_0_S00_AXI_inst/slv_reg27_reg[9]
  -------------------------------------------------------------------
                         required time                         22.176    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  9.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.167    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.689%)  route 0.235ns (61.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.148     1.125 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.235     1.360    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.287    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.731%)  route 0.173ns (45.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.173     1.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_1_[28]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.374 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.374    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[28]
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.535%)  route 0.265ns (67.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.265     1.370    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.285    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.552%)  route 0.205ns (52.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.641     0.977    design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y102        FDRE                                         r  design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3_reg[18]/Q
                         net (fo=1, routed)           0.205     1.323    design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/slv_reg3[18]
    SLICE_X36Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.368 r  design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.368    design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X36Y99         FDRE                                         r  design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.825     1.191    design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.120     1.276    design_1_i/oled_controller_0/inst/oledControl_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.550     0.886    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X39Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=7, routed)           0.065     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_1_[0]
    SLICE_X38Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.137 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.137    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1_n_1
    SLICE_X38Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.816     1.182    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X38Y82         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism             -0.283     0.899    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.121     1.020    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.619%)  route 0.198ns (58.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.198     1.229    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.059     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.297     0.908    
    SLICE_X28Y86         FDRE (Hold_fdre_C_D)         0.076     0.984    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.059     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X28Y88         FDRE (Hold_fdre_C_D)         0.076     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.062     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[4]
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y86         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                         clock pessimism             -0.297     0.908    
    SLICE_X28Y86         FDRE (Hold_fdre_C_D)         0.078     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X44Y91    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/FSM_onehot_apb_wr_rd_cs_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y91    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/FSM_onehot_apb_wr_rd_cs_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y91    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/FSM_onehot_apb_wr_rd_cs_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y89    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y88    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y88    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y88    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X43Y91    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PENABLE_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X44Y89    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X30Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       92.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.157ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.058ns (17.508%)  route 4.985ns (82.492%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 102.714 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.643     2.937    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/Q
                         net (fo=3, routed)           1.237     4.630    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[0]
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152     4.782 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6/O
                         net (fo=1, routed)           0.801     5.582    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6_n_1
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.326     5.908 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_4/O
                         net (fo=41, routed)          2.457     8.366    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_ce_reg[18]
    SLICE_X59Y86         LUT3 (Prop_lut3_I1_O)        0.124     8.490 r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count[4]_i_1__0/O
                         net (fo=5, routed)           0.490     8.980    design_1_i/system_controller_0/inst/core/controller/counter_drying/count[4]_i_1__0_n_1
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.535   102.714    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/C
                         clock pessimism              0.129   102.843    
                         clock uncertainty           -1.500   101.342    
    SLICE_X61Y85         FDCE (Setup_fdce_C_CE)      -0.205   101.137    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]
  -------------------------------------------------------------------
                         required time                        101.137    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                 92.157    

Slack (MET) :             92.157ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.058ns (17.508%)  route 4.985ns (82.492%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 102.714 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.643     2.937    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/Q
                         net (fo=3, routed)           1.237     4.630    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[0]
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152     4.782 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6/O
                         net (fo=1, routed)           0.801     5.582    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6_n_1
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.326     5.908 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_4/O
                         net (fo=41, routed)          2.457     8.366    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_ce_reg[18]
    SLICE_X59Y86         LUT3 (Prop_lut3_I1_O)        0.124     8.490 r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count[4]_i_1__0/O
                         net (fo=5, routed)           0.490     8.980    design_1_i/system_controller_0/inst/core/controller/counter_drying/count[4]_i_1__0_n_1
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.535   102.714    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]/C
                         clock pessimism              0.129   102.843    
                         clock uncertainty           -1.500   101.342    
    SLICE_X61Y85         FDCE (Setup_fdce_C_CE)      -0.205   101.137    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]
  -------------------------------------------------------------------
                         required time                        101.137    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                 92.157    

Slack (MET) :             92.157ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.058ns (17.508%)  route 4.985ns (82.492%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 102.714 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.643     2.937    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/Q
                         net (fo=3, routed)           1.237     4.630    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[0]
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152     4.782 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6/O
                         net (fo=1, routed)           0.801     5.582    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6_n_1
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.326     5.908 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_4/O
                         net (fo=41, routed)          2.457     8.366    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_ce_reg[18]
    SLICE_X59Y86         LUT3 (Prop_lut3_I1_O)        0.124     8.490 r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count[4]_i_1__0/O
                         net (fo=5, routed)           0.490     8.980    design_1_i/system_controller_0/inst/core/controller/counter_drying/count[4]_i_1__0_n_1
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.535   102.714    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[4]/C
                         clock pessimism              0.129   102.843    
                         clock uncertainty           -1.500   101.342    
    SLICE_X61Y85         FDCE (Setup_fdce_C_CE)      -0.205   101.137    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[4]
  -------------------------------------------------------------------
                         required time                        101.137    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                 92.157    

Slack (MET) :             92.293ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.058ns (17.920%)  route 4.846ns (82.080%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 102.711 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.643     2.937    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/Q
                         net (fo=3, routed)           1.237     4.630    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[0]
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152     4.782 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6/O
                         net (fo=1, routed)           0.801     5.582    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6_n_1
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.326     5.908 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_4/O
                         net (fo=41, routed)          2.457     8.366    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_ce_reg[18]
    SLICE_X59Y86         LUT3 (Prop_lut3_I1_O)        0.124     8.490 r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count[4]_i_1__0/O
                         net (fo=5, routed)           0.351     8.841    design_1_i/system_controller_0/inst/core/controller/counter_drying/count[4]_i_1__0_n_1
    SLICE_X59Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.532   102.711    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X59Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[0]/C
                         clock pessimism              0.129   102.840    
                         clock uncertainty           -1.500   101.339    
    SLICE_X59Y85         FDCE (Setup_fdce_C_CE)      -0.205   101.134    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[0]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                 92.293    

Slack (MET) :             92.329ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.058ns (17.920%)  route 4.846ns (82.080%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 102.711 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.643     2.937    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/Q
                         net (fo=3, routed)           1.237     4.630    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[0]
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152     4.782 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6/O
                         net (fo=1, routed)           0.801     5.582    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6_n_1
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.326     5.908 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_4/O
                         net (fo=41, routed)          2.457     8.366    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_ce_reg[18]
    SLICE_X59Y86         LUT3 (Prop_lut3_I1_O)        0.124     8.490 r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count[4]_i_1__0/O
                         net (fo=5, routed)           0.351     8.841    design_1_i/system_controller_0/inst/core/controller/counter_drying/count[4]_i_1__0_n_1
    SLICE_X58Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.532   102.711    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X58Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[1]/C
                         clock pessimism              0.129   102.840    
                         clock uncertainty           -1.500   101.339    
    SLICE_X58Y85         FDCE (Setup_fdce_C_CE)      -0.169   101.170    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[1]
  -------------------------------------------------------------------
                         required time                        101.170    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                 92.329    

Slack (MET) :             92.388ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.809ns  (logic 1.058ns (18.213%)  route 4.751ns (81.787%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 102.711 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.643     2.937    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/Q
                         net (fo=3, routed)           1.237     4.630    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[0]
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152     4.782 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6/O
                         net (fo=1, routed)           0.801     5.582    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6_n_1
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.326     5.908 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_4/O
                         net (fo=41, routed)          2.005     7.914    design_1_i/system_controller_0/inst/core/controller/counte_dis/count_ce_reg[18]
    SLICE_X57Y85         LUT5 (Prop_lut5_I1_O)        0.124     8.038 r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count[4]_i_1/O
                         net (fo=5, routed)           0.708     8.746    design_1_i/system_controller_0/inst/core/controller/counte_dis/count[4]_i_1_n_1
    SLICE_X57Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.532   102.711    design_1_i/system_controller_0/inst/core/controller/counte_dis/clk
    SLICE_X57Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[0]/C
                         clock pessimism              0.129   102.840    
                         clock uncertainty           -1.500   101.339    
    SLICE_X57Y85         FDCE (Setup_fdce_C_CE)      -0.205   101.134    design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[0]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                 92.388    

Slack (MET) :             92.577ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 1.058ns (18.826%)  route 4.562ns (81.174%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 102.711 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.643     2.937    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/Q
                         net (fo=3, routed)           1.237     4.630    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[0]
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152     4.782 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6/O
                         net (fo=1, routed)           0.801     5.582    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6_n_1
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.326     5.908 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_4/O
                         net (fo=41, routed)          2.005     7.914    design_1_i/system_controller_0/inst/core/controller/counte_dis/count_ce_reg[18]
    SLICE_X57Y85         LUT5 (Prop_lut5_I1_O)        0.124     8.038 r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count[4]_i_1/O
                         net (fo=5, routed)           0.519     8.557    design_1_i/system_controller_0/inst/core/controller/counte_dis/count[4]_i_1_n_1
    SLICE_X56Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.532   102.711    design_1_i/system_controller_0/inst/core/controller/counte_dis/clk
    SLICE_X56Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[1]/C
                         clock pessimism              0.129   102.840    
                         clock uncertainty           -1.500   101.339    
    SLICE_X56Y85         FDCE (Setup_fdce_C_CE)      -0.205   101.134    design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[1]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                 92.577    

Slack (MET) :             92.577ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 1.058ns (18.826%)  route 4.562ns (81.174%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 102.711 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.643     2.937    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/Q
                         net (fo=3, routed)           1.237     4.630    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[0]
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152     4.782 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6/O
                         net (fo=1, routed)           0.801     5.582    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6_n_1
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.326     5.908 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_4/O
                         net (fo=41, routed)          2.005     7.914    design_1_i/system_controller_0/inst/core/controller/counte_dis/count_ce_reg[18]
    SLICE_X57Y85         LUT5 (Prop_lut5_I1_O)        0.124     8.038 r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count[4]_i_1/O
                         net (fo=5, routed)           0.519     8.557    design_1_i/system_controller_0/inst/core/controller/counte_dis/count[4]_i_1_n_1
    SLICE_X56Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.532   102.711    design_1_i/system_controller_0/inst/core/controller/counte_dis/clk
    SLICE_X56Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[2]/C
                         clock pessimism              0.129   102.840    
                         clock uncertainty           -1.500   101.339    
    SLICE_X56Y85         FDCE (Setup_fdce_C_CE)      -0.205   101.134    design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[2]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                 92.577    

Slack (MET) :             92.577ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 1.058ns (18.826%)  route 4.562ns (81.174%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 102.711 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.643     2.937    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/Q
                         net (fo=3, routed)           1.237     4.630    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[0]
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152     4.782 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6/O
                         net (fo=1, routed)           0.801     5.582    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6_n_1
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.326     5.908 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_4/O
                         net (fo=41, routed)          2.005     7.914    design_1_i/system_controller_0/inst/core/controller/counte_dis/count_ce_reg[18]
    SLICE_X57Y85         LUT5 (Prop_lut5_I1_O)        0.124     8.038 r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count[4]_i_1/O
                         net (fo=5, routed)           0.519     8.557    design_1_i/system_controller_0/inst/core/controller/counte_dis/count[4]_i_1_n_1
    SLICE_X56Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.532   102.711    design_1_i/system_controller_0/inst/core/controller/counte_dis/clk
    SLICE_X56Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[3]/C
                         clock pessimism              0.129   102.840    
                         clock uncertainty           -1.500   101.339    
    SLICE_X56Y85         FDCE (Setup_fdce_C_CE)      -0.205   101.134    design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[3]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                 92.577    

Slack (MET) :             92.577ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 1.058ns (18.826%)  route 4.562ns (81.174%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 102.711 - 100.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.643     2.937    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y83         FDCE (Prop_fdce_C_Q)         0.456     3.393 r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/Q
                         net (fo=3, routed)           1.237     4.630    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[0]
    SLICE_X45Y83         LUT3 (Prop_lut3_I2_O)        0.152     4.782 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6/O
                         net (fo=1, routed)           0.801     5.582    design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_6_n_1
    SLICE_X45Y82         LUT6 (Prop_lut6_I1_O)        0.326     5.908 f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce[22]_i_4/O
                         net (fo=41, routed)          2.005     7.914    design_1_i/system_controller_0/inst/core/controller/counte_dis/count_ce_reg[18]
    SLICE_X57Y85         LUT5 (Prop_lut5_I1_O)        0.124     8.038 r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count[4]_i_1/O
                         net (fo=5, routed)           0.519     8.557    design_1_i/system_controller_0/inst/core/controller/counte_dis/count[4]_i_1_n_1
    SLICE_X56Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.532   102.711    design_1_i/system_controller_0/inst/core/controller/counte_dis/clk
    SLICE_X56Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[4]/C
                         clock pessimism              0.129   102.840    
                         clock uncertainty           -1.500   101.339    
    SLICE_X56Y85         FDCE (Setup_fdce_C_CE)      -0.205   101.134    design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[4]
  -------------------------------------------------------------------
                         required time                        101.134    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                 92.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/core/controller/led_using_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/register_block/regs/using_reg_stt_local_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.068%)  route 0.250ns (63.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.573     0.909    design_1_i/system_controller_0/inst/core/controller/clk
    SLICE_X55Y87         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/led_using_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  design_1_i/system_controller_0/inst/core/controller/led_using_reg/Q
                         net (fo=1, routed)           0.250     1.300    design_1_i/system_controller_0/inst/register_block/regs/led_using
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/using_reg_stt_local_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.822     1.188    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/using_reg_stt_local_reg/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y88         FDCE (Hold_fdce_C_D)         0.075     1.228    design_1_i/system_controller_0/inst/register_block/regs/using_reg_stt_local_reg
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/core/controller/stt_spraying_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.556%)  route 0.306ns (68.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.572     0.908    design_1_i/system_controller_0/inst/core/controller/clk
    SLICE_X55Y86         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/stt_spraying_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y86         FDCE (Prop_fdce_C_Q)         0.141     1.049 r  design_1_i/system_controller_0/inst/core/controller/stt_spraying_reg/Q
                         net (fo=1, routed)           0.306     1.354    design_1_i/system_controller_0/inst/register_block/regs/stt_spraying
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.822     1.188    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y88         FDCE (Hold_fdce_C_D)         0.066     1.219    design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.083%)  route 0.124ns (39.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.573     0.909    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X59Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[0]/Q
                         net (fo=7, routed)           0.124     1.173    design_1_i/system_controller_0/inst/core/controller/counter_drying/Q[0]
    SLICE_X58Y85         LUT3 (Prop_lut3_I1_O)        0.045     1.218 r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.218    design_1_i/system_controller_0/inst/core/controller/counter_drying/p_0_in__0[1]
    SLICE_X58Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.842     1.208    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X58Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[1]/C
                         clock pessimism             -0.286     0.922    
    SLICE_X58Y85         FDCE (Hold_fdce_C_D)         0.120     1.042    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.694%)  route 0.142ns (43.306%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.573     0.909    design_1_i/system_controller_0/inst/core/controller/counte_dis/clk
    SLICE_X57Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[0]/Q
                         net (fo=6, routed)           0.142     1.192    design_1_i/system_controller_0/inst/core/controller/counte_dis/Q[0]
    SLICE_X56Y85         LUT3 (Prop_lut3_I1_O)        0.045     1.237 r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.237    design_1_i/system_controller_0/inst/core/controller/counte_dis/p_0_in__1[1]
    SLICE_X56Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.842     1.208    design_1_i/system_controller_0/inst/core/controller/counte_dis/clk
    SLICE_X56Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[1]/C
                         clock pessimism             -0.286     0.922    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.092     1.014    design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.169%)  route 0.145ns (43.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.573     0.909    design_1_i/system_controller_0/inst/core/controller/counte_dis/clk
    SLICE_X56Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDCE (Prop_fdce_C_Q)         0.141     1.050 r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[2]/Q
                         net (fo=4, routed)           0.145     1.195    design_1_i/system_controller_0/inst/core/controller/counte_dis/count_dis[2]
    SLICE_X56Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.240 r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.240    design_1_i/system_controller_0/inst/core/controller/counte_dis/p_0_in__1[4]
    SLICE_X56Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.842     1.208    design_1_i/system_controller_0/inst/core/controller/counte_dis/clk
    SLICE_X56Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[4]/C
                         clock pessimism             -0.299     0.909    
    SLICE_X56Y85         FDCE (Hold_fdce_C_D)         0.092     1.001    design_1_i/system_controller_0/inst/core/controller/counte_dis/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.575     0.911    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/Q
                         net (fo=5, routed)           0.179     1.231    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_drying[2]
    SLICE_X61Y85         LUT5 (Prop_lut5_I1_O)        0.042     1.273 r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.273    design_1_i/system_controller_0/inst/core/controller/counter_drying/p_0_in__0[3]
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.843     1.209    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.107     1.018    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.574     0.910    design_1_i/system_controller_0/inst/core/controller/clk
    SLICE_X54Y88         FDRE                                         r  design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg/Q
                         net (fo=2, routed)           0.175     1.249    design_1_i/system_controller_0/inst/core/controller/stt_discharge
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.294 r  design_1_i/system_controller_0/inst/core/controller/stt_discharge_i_1/O
                         net (fo=1, routed)           0.000     1.294    design_1_i/system_controller_0/inst/core/controller/stt_discharge_i_1_n_1
    SLICE_X54Y88         FDRE                                         r  design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.843     1.209    design_1_i/system_controller_0/inst/core/controller/clk
    SLICE_X54Y88         FDRE                                         r  design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg/C
                         clock pessimism             -0.299     0.910    
    SLICE_X54Y88         FDRE (Hold_fdre_C_D)         0.120     1.030    design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.575     0.911    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/Q
                         net (fo=5, routed)           0.179     1.231    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_drying[2]
    SLICE_X61Y85         LUT4 (Prop_lut4_I0_O)        0.045     1.276 r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.276    design_1_i/system_controller_0/inst/core/controller/counter_drying/p_0_in__0[2]
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.843     1.209    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.091     1.002    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.572     0.908    design_1_i/system_controller_0/inst/core/controller/counter_spray/clk
    SLICE_X54Y86         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y86         FDCE (Prop_fdce_C_Q)         0.164     1.072 r  design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[0]/Q
                         net (fo=7, routed)           0.186     1.258    design_1_i/system_controller_0/inst/core/controller/counter_spray/Q[0]
    SLICE_X54Y86         LUT3 (Prop_lut3_I1_O)        0.045     1.303 r  design_1_i/system_controller_0/inst/core/controller/counter_spray/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.303    design_1_i/system_controller_0/inst/core/controller/counter_spray/p_0_in[1]
    SLICE_X54Y86         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.840     1.206    design_1_i/system_controller_0/inst/core/controller/counter_spray/clk
    SLICE_X54Y86         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[1]/C
                         clock pessimism             -0.298     0.908    
    SLICE_X54Y86         FDCE (Hold_fdce_C_D)         0.121     1.029    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.575     0.911    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     1.052 r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/Q
                         net (fo=5, routed)           0.181     1.233    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_drying[2]
    SLICE_X61Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.278 r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.278    design_1_i/system_controller_0/inst/core/controller/counter_drying/p_0_in__0[4]
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.843     1.209    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[4]/C
                         clock pessimism             -0.298     0.911    
    SLICE_X61Y85         FDCE (Hold_fdce_C_D)         0.092     1.003    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X58Y85    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X61Y85    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X61Y85    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X61Y85    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y86    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y86    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y85    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y85    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X54Y85    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X58Y85    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y85    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y85    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y85    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y86    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y86    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y86    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y86    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y85    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y85    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X58Y85    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y85    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y85    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X61Y85    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y86    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y86    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y86    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y86    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y85    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X54Y85    design_1_i/system_controller_0/inst/core/controller/counter_spray/count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.791ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/register_block/regs/ready_reg_stt_local_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 0.766ns (11.905%)  route 5.668ns (88.095%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.636     2.930    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X50Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/ready_reg_stt_local_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     3.448 r  design_1_i/system_controller_0/inst/register_block/regs/ready_reg_stt_local_reg/Q
                         net (fo=1, routed)           2.738     6.186    design_1_i/system_controller_0/inst/register_block/regs/ready_reg_stt_local
    SLICE_X49Y88         LUT6 (Prop_lut6_I4_O)        0.124     6.310 r  design_1_i/system_controller_0/inst/register_block/regs/prdata[0]_INST_0/O
                         net (fo=1, routed)           2.930     9.240    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[0]
    SLICE_X45Y89         LUT4 (Prop_lut4_I3_O)        0.124     9.364 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     9.364    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[0]
    SLICE_X45Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.476    22.655    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X45Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[0]/C
                         clock pessimism              0.000    22.655    
                         clock uncertainty           -1.530    21.125    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)        0.031    21.156    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         21.156    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                 11.791    

Slack (MET) :             11.972ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/register_block/regs/using_reg_stt_local_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 0.842ns (13.389%)  route 5.447ns (86.611%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.647     2.941    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/using_reg_stt_local_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.419     3.360 r  design_1_i/system_controller_0/inst/register_block/regs/using_reg_stt_local_reg/Q
                         net (fo=1, routed)           2.583     5.943    design_1_i/system_controller_0/inst/register_block/regs/using_reg_stt_local
    SLICE_X49Y88         LUT5 (Prop_lut5_I0_O)        0.299     6.242 r  design_1_i/system_controller_0/inst/register_block/regs/prdata[1]_INST_0/O
                         net (fo=1, routed)           2.863     9.106    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[1]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124     9.230 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[1]_i_1/O
                         net (fo=1, routed)           0.000     9.230    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[1]
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.476    22.655    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[1]/C
                         clock pessimism              0.000    22.655    
                         clock uncertainty           -1.530    21.125    
    SLICE_X46Y89         FDRE (Setup_fdre_C_D)        0.077    21.202    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         21.202    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                 11.972    

Slack (MET) :             12.073ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.192ns  (logic 0.704ns (11.370%)  route 5.488ns (88.630%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.647     2.941    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg/Q
                         net (fo=1, routed)           2.668     6.065    design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local
    SLICE_X48Y88         LUT4 (Prop_lut4_I3_O)        0.124     6.189 r  design_1_i/system_controller_0/inst/register_block/regs/prdata[2]_INST_0/O
                         net (fo=1, routed)           2.820     9.009    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[2]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124     9.133 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     9.133    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[2]
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.476    22.655    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[2]/C
                         clock pessimism              0.000    22.655    
                         clock uncertainty           -1.530    21.125    
    SLICE_X46Y89         FDRE (Setup_fdre_C_D)        0.081    21.206    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         21.206    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                 12.073    

Slack (MET) :             12.447ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/register_block/regs/drying_reg_stt_local_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.934ns (16.059%)  route 4.882ns (83.941%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.647     2.941    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/drying_reg_stt_local_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  design_1_i/system_controller_0/inst/register_block/regs/drying_reg_stt_local_reg/Q
                         net (fo=1, routed)           2.476     5.873    design_1_i/system_controller_0/inst/register_block/regs/drying_reg_stt_local
    SLICE_X48Y88         LUT4 (Prop_lut4_I3_O)        0.152     6.025 r  design_1_i/system_controller_0/inst/register_block/regs/prdata[3]_INST_0/O
                         net (fo=1, routed)           2.406     8.431    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[3]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.326     8.757 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     8.757    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[3]
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.476    22.655    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[3]/C
                         clock pessimism              0.000    22.655    
                         clock uncertainty           -1.530    21.125    
    SLICE_X46Y89         FDRE (Setup_fdre_C_D)        0.079    21.204    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         21.204    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                 12.447    

Slack (MET) :             12.512ns  (required time - arrival time)
  Source:                 design_1_i/system_controller_0/inst/register_block/regs/discharge_reg_stt_local_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.762ns  (logic 0.766ns (13.295%)  route 4.996ns (86.705%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.636     2.930    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X50Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/discharge_reg_stt_local_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.518     3.448 r  design_1_i/system_controller_0/inst/register_block/regs/discharge_reg_stt_local_reg/Q
                         net (fo=1, routed)           2.148     5.596    design_1_i/system_controller_0/inst/register_block/regs/discharge_reg_stt_local
    SLICE_X49Y88         LUT4 (Prop_lut4_I3_O)        0.124     5.720 r  design_1_i/system_controller_0/inst/register_block/regs/prdata[4]_INST_0/O
                         net (fo=1, routed)           2.848     8.568    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[4]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.124     8.692 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     8.692    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[4]
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.476    22.655    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[4]/C
                         clock pessimism              0.000    22.655    
                         clock uncertainty           -1.530    21.125    
    SLICE_X46Y89         FDRE (Setup_fdre_C_D)        0.079    21.204    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         21.204    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                 12.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/register_block/regs/discharge_reg_stt_local_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.254ns (11.191%)  route 2.016ns (88.809%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.550     0.886    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X50Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/discharge_reg_stt_local_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDCE (Prop_fdce_C_Q)         0.164     1.050 r  design_1_i/system_controller_0/inst/register_block/regs/discharge_reg_stt_local_reg/Q
                         net (fo=1, routed)           0.887     1.936    design_1_i/system_controller_0/inst/register_block/regs/discharge_reg_stt_local
    SLICE_X49Y88         LUT4 (Prop_lut4_I3_O)        0.045     1.981 r  design_1_i/system_controller_0/inst/register_block/regs/prdata[4]_INST_0/O
                         net (fo=1, routed)           1.129     3.110    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[4]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.045     3.155 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[4]_i_1/O
                         net (fo=1, routed)           0.000     3.155    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[4]
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.822     1.188    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[4]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.530     2.718    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.121     2.839    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.231ns (10.268%)  route 2.019ns (89.732%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.553     0.889    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[0]/Q
                         net (fo=1, routed)           0.952     1.982    design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local[0]
    SLICE_X49Y88         LUT6 (Prop_lut6_I5_O)        0.045     2.027 r  design_1_i/system_controller_0/inst/register_block/regs/prdata[0]_INST_0/O
                         net (fo=1, routed)           1.066     3.093    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[0]
    SLICE_X45Y89         LUT4 (Prop_lut4_I3_O)        0.045     3.138 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[0]_i_1/O
                         net (fo=1, routed)           0.000     3.138    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[0]
    SLICE_X45Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.822     1.188    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X45Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[0]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.530     2.718    
    SLICE_X45Y89         FDRE (Hold_fdre_C_D)         0.092     2.810    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.810    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.231ns (10.080%)  route 2.061ns (89.920%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.553     0.889    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[1]/Q
                         net (fo=1, routed)           0.918     1.948    design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local[1]
    SLICE_X49Y88         LUT5 (Prop_lut5_I4_O)        0.045     1.993 r  design_1_i/system_controller_0/inst/register_block/regs/prdata[1]_INST_0/O
                         net (fo=1, routed)           1.142     3.135    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[1]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.045     3.180 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[1]_i_1/O
                         net (fo=1, routed)           0.000     3.180    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[1]
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.822     1.188    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[1]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.530     2.718    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.120     2.838    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/register_block/regs/drying_reg_stt_local_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 0.292ns (12.352%)  route 2.072ns (87.648%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.553     0.889    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/drying_reg_stt_local_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  design_1_i/system_controller_0/inst/register_block/regs/drying_reg_stt_local_reg/Q
                         net (fo=1, routed)           1.044     2.073    design_1_i/system_controller_0/inst/register_block/regs/drying_reg_stt_local
    SLICE_X48Y88         LUT4 (Prop_lut4_I3_O)        0.044     2.117 r  design_1_i/system_controller_0/inst/register_block/regs/prdata[3]_INST_0/O
                         net (fo=1, routed)           1.028     3.146    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[3]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.107     3.253 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     3.253    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[3]
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.822     1.188    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[3]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.530     2.718    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.121     2.839    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.231ns (9.488%)  route 2.204ns (90.512%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.553     0.889    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg/Q
                         net (fo=1, routed)           1.107     2.136    design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local
    SLICE_X48Y88         LUT4 (Prop_lut4_I3_O)        0.045     2.181 r  design_1_i/system_controller_0/inst/register_block/regs/prdata[2]_INST_0/O
                         net (fo=1, routed)           1.097     3.278    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/m_apb_prdata[2]
    SLICE_X46Y89         LUT4 (Prop_lut4_I3_O)        0.045     3.323 r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[2]_i_1/O
                         net (fo=1, routed)           0.000     3.323    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/p_2_in[2]
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.822     1.188    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[2]/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.530     2.718    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.121     2.839    design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.839    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.484    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       12.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.247ns  (required time - arrival time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.963ns  (logic 0.704ns (11.807%)  route 5.259ns (88.193%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 102.654 - 100.000 ) 
    Source Clock Delay      (SCD):    2.943ns = ( 82.943 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.649    82.943    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X43Y89         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456    83.399 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PADDR_i_reg[0]/Q
                         net (fo=3, routed)           2.624    86.023    design_1_i/system_controller_0/inst/register_block/regs/paddr[0]
    SLICE_X44Y88         LUT4 (Prop_lut4_I2_O)        0.124    86.147 r  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_3/O
                         net (fo=1, routed)           2.635    88.782    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_3_n_1
    SLICE_X45Y88         LUT6 (Prop_lut6_I4_O)        0.124    88.906 r  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_1/O
                         net (fo=1, routed)           0.000    88.906    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_1_n_1
    SLICE_X45Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.475   102.654    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X45Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_reg/C
                         clock pessimism              0.000   102.654    
                         clock uncertainty           -1.530   101.124    
    SLICE_X45Y88         FDCE (Setup_fdce_C_D)        0.029   101.153    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_reg
  -------------------------------------------------------------------
                         required time                        101.153    
                         arrival time                         -88.906    
  -------------------------------------------------------------------
                         slack                                 12.247    

Slack (MET) :             13.166ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        5.160ns  (logic 0.580ns (11.240%)  route 4.580ns (88.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 102.712 - 100.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 82.933 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639    82.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    83.389 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.580    87.969    design_1_i/system_controller_0/inst/core/controller/reset_n
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.124    88.093 r  design_1_i/system_controller_0/inst/core/controller/stt_discharge_i_1/O
                         net (fo=1, routed)           0.000    88.093    design_1_i/system_controller_0/inst/core/controller/stt_discharge_i_1_n_1
    SLICE_X54Y88         FDRE                                         r  design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.533   102.712    design_1_i/system_controller_0/inst/core/controller/clk
    SLICE_X54Y88         FDRE                                         r  design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg/C
                         clock pessimism              0.000   102.712    
                         clock uncertainty           -1.530   101.182    
    SLICE_X54Y88         FDRE (Setup_fdre_C_D)        0.077   101.259    design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg
  -------------------------------------------------------------------
                         required time                        101.259    
                         arrival time                         -88.093    
  -------------------------------------------------------------------
                         slack                                 13.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWRITE_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.186ns (8.639%)  route 1.967ns (91.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.554     0.890    design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/s_axi_aclk
    SLICE_X44Y88         FDRE                                         r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWRITE_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWRITE_i_reg/Q
                         net (fo=3, routed)           1.967     2.998    design_1_i/system_controller_0/inst/register_block/regs/pwrite
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.045     3.043 r  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_1/O
                         net (fo=1, routed)           0.000     3.043    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_1_n_1
    SLICE_X45Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.822     1.188    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X45Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_reg/C
                         clock pessimism              0.000     1.188    
                         clock uncertainty            1.530     2.718    
    SLICE_X45Y88         FDCE (Hold_fdce_C_D)         0.091     2.809    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_reg
  -------------------------------------------------------------------
                         required time                         -2.809    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.186ns (7.782%)  route 2.204ns (92.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.548     0.884    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.204     3.229    design_1_i/system_controller_0/inst/core/controller/reset_n
    SLICE_X54Y88         LUT5 (Prop_lut5_I3_O)        0.045     3.274 r  design_1_i/system_controller_0/inst/core/controller/stt_discharge_i_1/O
                         net (fo=1, routed)           0.000     3.274    design_1_i/system_controller_0/inst/core/controller/stt_discharge_i_1_n_1
    SLICE_X54Y88         FDRE                                         r  design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.843     1.209    design_1_i/system_controller_0/inst/core/controller/clk
    SLICE_X54Y88         FDRE                                         r  design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            1.530     2.739    
    SLICE_X54Y88         FDRE (Hold_fdre_C_D)         0.120     2.859    design_1_i/system_controller_0/inst/core/controller/stt_discharge_reg
  -------------------------------------------------------------------
                         required time                         -2.859    
                         arrival time                           3.274    
  -------------------------------------------------------------------
                         slack                                  0.415    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       10.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.012ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        7.774ns  (logic 0.580ns (7.461%)  route 7.194ns (92.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 102.654 - 100.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 82.933 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639    82.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    83.389 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.504    87.893    design_1_i/system_controller_0/inst/register_block/regs/presetn
    SLICE_X50Y88         LUT1 (Prop_lut1_I0_O)        0.124    88.017 f  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2/O
                         net (fo=8, routed)           2.689    90.707    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2_n_1
    SLICE_X45Y88         FDCE                                         f  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.475   102.654    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X45Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_reg/C
                         clock pessimism              0.000   102.654    
                         clock uncertainty           -1.530   101.124    
    SLICE_X45Y88         FDCE (Recov_fdce_C_CLR)     -0.405   100.719    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_reg
  -------------------------------------------------------------------
                         required time                        100.719    
                         arrival time                         -90.707    
  -------------------------------------------------------------------
                         slack                                 10.012    

Slack (MET) :             10.162ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/register_block/regs/drying_reg_stt_local_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        7.622ns  (logic 0.580ns (7.609%)  route 7.042ns (92.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 102.653 - 100.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 82.933 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639    82.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    83.389 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.504    87.893    design_1_i/system_controller_0/inst/register_block/regs/presetn
    SLICE_X50Y88         LUT1 (Prop_lut1_I0_O)        0.124    88.017 f  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2/O
                         net (fo=8, routed)           2.538    90.555    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2_n_1
    SLICE_X49Y88         FDCE                                         f  design_1_i/system_controller_0/inst/register_block/regs/drying_reg_stt_local_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.474   102.653    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/drying_reg_stt_local_reg/C
                         clock pessimism              0.000   102.653    
                         clock uncertainty           -1.530   101.123    
    SLICE_X49Y88         FDCE (Recov_fdce_C_CLR)     -0.405   100.718    design_1_i/system_controller_0/inst/register_block/regs/drying_reg_stt_local_reg
  -------------------------------------------------------------------
                         required time                        100.718    
                         arrival time                         -90.555    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.162ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        7.622ns  (logic 0.580ns (7.609%)  route 7.042ns (92.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 102.653 - 100.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 82.933 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639    82.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    83.389 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.504    87.893    design_1_i/system_controller_0/inst/register_block/regs/presetn
    SLICE_X50Y88         LUT1 (Prop_lut1_I0_O)        0.124    88.017 f  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2/O
                         net (fo=8, routed)           2.538    90.555    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2_n_1
    SLICE_X49Y88         FDCE                                         f  design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.474   102.653    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg/C
                         clock pessimism              0.000   102.653    
                         clock uncertainty           -1.530   101.123    
    SLICE_X49Y88         FDCE (Recov_fdce_C_CLR)     -0.405   100.718    design_1_i/system_controller_0/inst/register_block/regs/spraying_reg_stt_local_reg
  -------------------------------------------------------------------
                         required time                        100.718    
                         arrival time                         -90.555    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.162ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        7.622ns  (logic 0.580ns (7.609%)  route 7.042ns (92.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 102.653 - 100.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 82.933 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639    82.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    83.389 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.504    87.893    design_1_i/system_controller_0/inst/register_block/regs/presetn
    SLICE_X50Y88         LUT1 (Prop_lut1_I0_O)        0.124    88.017 f  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2/O
                         net (fo=8, routed)           2.538    90.555    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2_n_1
    SLICE_X49Y88         FDCE                                         f  design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.474   102.653    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[0]/C
                         clock pessimism              0.000   102.653    
                         clock uncertainty           -1.530   101.123    
    SLICE_X49Y88         FDCE (Recov_fdce_C_CLR)     -0.405   100.718    design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[0]
  -------------------------------------------------------------------
                         required time                        100.718    
                         arrival time                         -90.555    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.162ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        7.622ns  (logic 0.580ns (7.609%)  route 7.042ns (92.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 102.653 - 100.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 82.933 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639    82.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    83.389 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.504    87.893    design_1_i/system_controller_0/inst/register_block/regs/presetn
    SLICE_X50Y88         LUT1 (Prop_lut1_I0_O)        0.124    88.017 f  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2/O
                         net (fo=8, routed)           2.538    90.555    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2_n_1
    SLICE_X49Y88         FDCE                                         f  design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.474   102.653    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[1]/C
                         clock pessimism              0.000   102.653    
                         clock uncertainty           -1.530   101.123    
    SLICE_X49Y88         FDCE (Recov_fdce_C_CLR)     -0.405   100.718    design_1_i/system_controller_0/inst/register_block/regs/tem_reg_data_local_reg[1]
  -------------------------------------------------------------------
                         required time                        100.718    
                         arrival time                         -90.555    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.162ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/register_block/regs/using_reg_stt_local_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        7.622ns  (logic 0.580ns (7.609%)  route 7.042ns (92.391%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 102.653 - 100.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 82.933 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639    82.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    83.389 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.504    87.893    design_1_i/system_controller_0/inst/register_block/regs/presetn
    SLICE_X50Y88         LUT1 (Prop_lut1_I0_O)        0.124    88.017 f  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2/O
                         net (fo=8, routed)           2.538    90.555    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2_n_1
    SLICE_X49Y88         FDCE                                         f  design_1_i/system_controller_0/inst/register_block/regs/using_reg_stt_local_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.474   102.653    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X49Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/using_reg_stt_local_reg/C
                         clock pessimism              0.000   102.653    
                         clock uncertainty           -1.530   101.123    
    SLICE_X49Y88         FDCE (Recov_fdce_C_CLR)     -0.405   100.718    design_1_i/system_controller_0/inst/register_block/regs/using_reg_stt_local_reg
  -------------------------------------------------------------------
                         required time                        100.718    
                         arrival time                         -90.555    
  -------------------------------------------------------------------
                         slack                                 10.162    

Slack (MET) :             10.410ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/register_block/regs/discharge_reg_stt_local_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        7.450ns  (logic 0.580ns (7.786%)  route 6.870ns (92.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 102.642 - 100.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 82.933 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639    82.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    83.389 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.504    87.893    design_1_i/system_controller_0/inst/register_block/regs/presetn
    SLICE_X50Y88         LUT1 (Prop_lut1_I0_O)        0.124    88.017 f  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2/O
                         net (fo=8, routed)           2.365    90.383    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2_n_1
    SLICE_X50Y88         FDCE                                         f  design_1_i/system_controller_0/inst/register_block/regs/discharge_reg_stt_local_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.463   102.642    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X50Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/discharge_reg_stt_local_reg/C
                         clock pessimism              0.000   102.642    
                         clock uncertainty           -1.530   101.112    
    SLICE_X50Y88         FDCE (Recov_fdce_C_CLR)     -0.319   100.793    design_1_i/system_controller_0/inst/register_block/regs/discharge_reg_stt_local_reg
  -------------------------------------------------------------------
                         required time                        100.793    
                         arrival time                         -90.383    
  -------------------------------------------------------------------
                         slack                                 10.410    

Slack (MET) :             10.410ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/register_block/regs/ready_reg_stt_local_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        7.450ns  (logic 0.580ns (7.786%)  route 6.870ns (92.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 102.642 - 100.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 82.933 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639    82.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    83.389 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          4.504    87.893    design_1_i/system_controller_0/inst/register_block/regs/presetn
    SLICE_X50Y88         LUT1 (Prop_lut1_I0_O)        0.124    88.017 f  design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2/O
                         net (fo=8, routed)           2.365    90.383    design_1_i/system_controller_0/inst/register_block/regs/warm_en_reg_ctrl_i_2_n_1
    SLICE_X50Y88         FDCE                                         f  design_1_i/system_controller_0/inst/register_block/regs/ready_reg_stt_local_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.463   102.642    design_1_i/system_controller_0/inst/register_block/regs/pclk
    SLICE_X50Y88         FDCE                                         r  design_1_i/system_controller_0/inst/register_block/regs/ready_reg_stt_local_reg/C
                         clock pessimism              0.000   102.642    
                         clock uncertainty           -1.530   101.112    
    SLICE_X50Y88         FDCE (Recov_fdce_C_CLR)     -0.319   100.793    design_1_i/system_controller_0/inst/register_block/regs/ready_reg_stt_local_reg
  -------------------------------------------------------------------
                         required time                        100.793    
                         arrival time                         -90.383    
  -------------------------------------------------------------------
                         slack                                 10.410    

Slack (MET) :             11.074ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        6.771ns  (logic 0.580ns (8.566%)  route 6.191ns (91.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 102.714 - 100.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 82.933 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639    82.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    83.389 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.130    85.519    design_1_i/system_controller_0/inst/core/controller/counte_dis/reset_n
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    85.643 f  design_1_i/system_controller_0/inst/core/controller/counte_dis/open_toilet_lid_i_2/O
                         net (fo=52, routed)          4.061    89.704    design_1_i/system_controller_0/inst/core/controller/counter_drying/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X61Y85         FDCE                                         f  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.535   102.714    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]/C
                         clock pessimism              0.000   102.714    
                         clock uncertainty           -1.530   101.184    
    SLICE_X61Y85         FDCE (Recov_fdce_C_CLR)     -0.405   100.779    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[2]
  -------------------------------------------------------------------
                         required time                        100.779    
                         arrival time                         -89.704    
  -------------------------------------------------------------------
                         slack                                 11.074    

Slack (MET) :             11.074ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@100.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        6.771ns  (logic 0.580ns (8.566%)  route 6.191ns (91.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 102.714 - 100.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 82.933 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        1.639    82.933    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.456    83.389 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.130    85.519    design_1_i/system_controller_0/inst/core/controller/counte_dis/reset_n
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.124    85.643 f  design_1_i/system_controller_0/inst/core/controller/counte_dis/open_toilet_lid_i_2/O
                         net (fo=52, routed)          4.061    89.704    design_1_i/system_controller_0/inst/core/controller/counter_drying/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X61Y85         FDCE                                         f  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          1.535   102.714    design_1_i/system_controller_0/inst/core/controller/counter_drying/clk
    SLICE_X61Y85         FDCE                                         r  design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]/C
                         clock pessimism              0.000   102.714    
                         clock uncertainty           -1.530   101.184    
    SLICE_X61Y85         FDCE (Recov_fdce_C_CLR)     -0.405   100.779    design_1_i/system_controller_0/inst/core/controller/counter_drying/count_reg[3]
  -------------------------------------------------------------------
                         required time                        100.779    
                         arrival time                         -89.704    
  -------------------------------------------------------------------
                         slack                                 11.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.186ns (8.106%)  route 2.109ns (91.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.548     0.884    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.058     2.083    design_1_i/system_controller_0/inst/core/controller/counte_dis/reset_n
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  design_1_i/system_controller_0/inst/core/controller/counte_dis/open_toilet_lid_i_2/O
                         net (fo=52, routed)          1.050     3.178    design_1_i/system_controller_0/inst/core/clock_generator/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X45Y81         FDCE                                         f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.815     1.181    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X45Y81         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[1]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            1.530     2.711    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.092     2.619    design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.186ns (8.106%)  route 2.109ns (91.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.548     0.884    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.058     2.083    design_1_i/system_controller_0/inst/core/controller/counte_dis/reset_n
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  design_1_i/system_controller_0/inst/core/controller/counte_dis/open_toilet_lid_i_2/O
                         net (fo=52, routed)          1.050     3.178    design_1_i/system_controller_0/inst/core/clock_generator/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X45Y81         FDCE                                         f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.815     1.181    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X45Y81         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[2]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            1.530     2.711    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.092     2.619    design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.186ns (8.106%)  route 2.109ns (91.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.548     0.884    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.058     2.083    design_1_i/system_controller_0/inst/core/controller/counte_dis/reset_n
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  design_1_i/system_controller_0/inst/core/controller/counte_dis/open_toilet_lid_i_2/O
                         net (fo=52, routed)          1.050     3.178    design_1_i/system_controller_0/inst/core/clock_generator/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X45Y81         FDCE                                         f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.815     1.181    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X45Y81         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[3]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            1.530     2.711    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.092     2.619    design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.186ns (8.106%)  route 2.109ns (91.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.548     0.884    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.058     2.083    design_1_i/system_controller_0/inst/core/controller/counte_dis/reset_n
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  design_1_i/system_controller_0/inst/core/controller/counte_dis/open_toilet_lid_i_2/O
                         net (fo=52, routed)          1.050     3.178    design_1_i/system_controller_0/inst/core/clock_generator/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X45Y81         FDCE                                         f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.815     1.181    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X45Y81         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[4]/C
                         clock pessimism              0.000     1.181    
                         clock uncertainty            1.530     2.711    
    SLICE_X45Y81         FDCE (Remov_fdce_C_CLR)     -0.092     2.619    design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.186ns (7.843%)  route 2.186ns (92.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.548     0.884    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.058     2.083    design_1_i/system_controller_0/inst/core/controller/counte_dis/reset_n
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  design_1_i/system_controller_0/inst/core/controller/counte_dis/open_toilet_lid_i_2/O
                         net (fo=52, routed)          1.127     3.255    design_1_i/system_controller_0/inst/core/clock_generator/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X45Y83         FDCE                                         f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.817     1.183    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X45Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[10]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            1.530     2.713    
    SLICE_X45Y83         FDCE (Remov_fdce_C_CLR)     -0.092     2.621    design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.186ns (7.843%)  route 2.186ns (92.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.548     0.884    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.058     2.083    design_1_i/system_controller_0/inst/core/controller/counte_dis/reset_n
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  design_1_i/system_controller_0/inst/core/controller/counte_dis/open_toilet_lid_i_2/O
                         net (fo=52, routed)          1.127     3.255    design_1_i/system_controller_0/inst/core/clock_generator/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X45Y83         FDCE                                         f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.817     1.183    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X45Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[11]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            1.530     2.713    
    SLICE_X45Y83         FDCE (Remov_fdce_C_CLR)     -0.092     2.621    design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.186ns (7.843%)  route 2.186ns (92.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.548     0.884    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.058     2.083    design_1_i/system_controller_0/inst/core/controller/counte_dis/reset_n
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  design_1_i/system_controller_0/inst/core/controller/counte_dis/open_toilet_lid_i_2/O
                         net (fo=52, routed)          1.127     3.255    design_1_i/system_controller_0/inst/core/clock_generator/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X45Y83         FDCE                                         f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.817     1.183    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X45Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[13]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            1.530     2.713    
    SLICE_X45Y83         FDCE (Remov_fdce_C_CLR)     -0.092     2.621    design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.186ns (7.843%)  route 2.186ns (92.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.548     0.884    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.058     2.083    design_1_i/system_controller_0/inst/core/controller/counte_dis/reset_n
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  design_1_i/system_controller_0/inst/core/controller/counte_dis/open_toilet_lid_i_2/O
                         net (fo=52, routed)          1.127     3.255    design_1_i/system_controller_0/inst/core/clock_generator/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X45Y83         FDCE                                         f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.817     1.183    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X45Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[9]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            1.530     2.713    
    SLICE_X45Y83         FDCE (Remov_fdce_C_CLR)     -0.092     2.621    design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.186ns (7.828%)  route 2.190ns (92.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.548     0.884    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.058     2.083    design_1_i/system_controller_0/inst/core/controller/counte_dis/reset_n
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  design_1_i/system_controller_0/inst/core/controller/counte_dis/open_toilet_lid_i_2/O
                         net (fo=52, routed)          1.132     3.260    design_1_i/system_controller_0/inst/core/clock_generator/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X44Y83         FDCE                                         f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.817     1.183    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X44Y83         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]/C
                         clock pessimism              0.000     1.183    
                         clock uncertainty            1.530     2.713    
    SLICE_X44Y83         FDCE (Remov_fdce_C_CLR)     -0.092     2.621    design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.621    
                         arrival time                           3.260    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.186ns (7.687%)  route 2.234ns (92.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.530ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.059ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2055, routed)        0.548     0.884    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X45Y80         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y80         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.058     2.083    design_1_i/system_controller_0/inst/core/controller/counte_dis/reset_n
    SLICE_X48Y81         LUT1 (Prop_lut1_I0_O)        0.045     2.128 f  design_1_i/system_controller_0/inst/core/controller/counte_dis/open_toilet_lid_i_2/O
                         net (fo=52, routed)          1.175     3.303    design_1_i/system_controller_0/inst/core/clock_generator/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X45Y82         FDCE                                         f  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=61, routed)          0.816     1.182    design_1_i/system_controller_0/inst/core/clock_generator/clk
    SLICE_X45Y82         FDCE                                         r  design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[5]/C
                         clock pessimism              0.000     1.182    
                         clock uncertainty            1.530     2.712    
    SLICE_X45Y82         FDCE (Remov_fdce_C_CLR)     -0.092     2.620    design_1_i/system_controller_0/inst/core/clock_generator/count_ce_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.683    





