// Seed: 960497452
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    output uwire id_2,
    input  tri0  id_3
);
  wire id_5;
  wire id_6;
  module_0(
      id_5, id_6
  );
endmodule
module module_2 ();
  id_1(
      .id_0({id_2{1}} - 1), .id_1(id_2), .id_2(id_2)
  );
  wire id_5 = id_4;
  wire id_6;
endmodule
module module_3 (
    input wor id_0,
    output tri1 id_1,
    input tri1 id_2,
    input wor id_3,
    input uwire id_4,
    output tri1 id_5,
    output supply1 id_6,
    input wor id_7,
    output supply1 id_8
);
  module_2();
  always @(negedge id_0) begin
    id_5 = id_4;
  end
endmodule
