{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "CLK: 5.4000"
  ],
  "cts__clock__skew__hold": 0.389736,
  "cts__clock__skew__hold__post_repair": 0.386504,
  "cts__clock__skew__hold__pre_repair": 0.386504,
  "cts__clock__skew__setup": 0.389736,
  "cts__clock__skew__setup__post_repair": 0.386504,
  "cts__clock__skew__setup__pre_repair": 0.386504,
  "cts__design__core__area": 684288,
  "cts__design__core__area__post_repair": 684288,
  "cts__design__core__area__pre_repair": 684288,
  "cts__design__die__area": 720720,
  "cts__design__die__area__post_repair": 720720,
  "cts__design__die__area__pre_repair": 720720,
  "cts__design__instance__area": 483797,
  "cts__design__instance__area__macros": 269524,
  "cts__design__instance__area__macros__post_repair": 269524,
  "cts__design__instance__area__macros__pre_repair": 269524,
  "cts__design__instance__area__post_repair": 483214,
  "cts__design__instance__area__pre_repair": 483214,
  "cts__design__instance__area__stdcell": 214273,
  "cts__design__instance__area__stdcell__post_repair": 213690,
  "cts__design__instance__area__stdcell__pre_repair": 213690,
  "cts__design__instance__count": 28264,
  "cts__design__instance__count__hold_buffer": 64.0,
  "cts__design__instance__count__macros": 11,
  "cts__design__instance__count__macros__post_repair": 11,
  "cts__design__instance__count__macros__pre_repair": 11,
  "cts__design__instance__count__post_repair": 28185,
  "cts__design__instance__count__pre_repair": 28185,
  "cts__design__instance__count__setup_buffer": 15.0,
  "cts__design__instance__count__stdcell": 28253,
  "cts__design__instance__count__stdcell__post_repair": 28174,
  "cts__design__instance__count__stdcell__pre_repair": 28174,
  "cts__design__instance__displacement__max": 44.8,
  "cts__design__instance__displacement__mean": 0.1515,
  "cts__design__instance__displacement__total": 4286.41,
  "cts__design__instance__utilization": 0.707008,
  "cts__design__instance__utilization__post_repair": 0.706156,
  "cts__design__instance__utilization__pre_repair": 0.706156,
  "cts__design__instance__utilization__stdcell": 0.516614,
  "cts__design__instance__utilization__stdcell__post_repair": 0.515209,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.515209,
  "cts__design__io": 2511,
  "cts__design__io__post_repair": 2511,
  "cts__design__io__pre_repair": 2511,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 1905310.0,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 64,
  "cts__timing__drv__hold_violation_count__pre_repair": 64,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.196497,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0915708,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0915708,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.380723,
  "cts__timing__drv__max_slew_limit__post_repair": 0.143516,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.143516,
  "cts__timing__drv__setup_violation_count": 199,
  "cts__timing__drv__setup_violation_count__post_repair": 206,
  "cts__timing__drv__setup_violation_count__pre_repair": 206,
  "cts__timing__setup__tns": -28.4671,
  "cts__timing__setup__tns__post_repair": -61.0466,
  "cts__timing__setup__tns__pre_repair": -61.0466,
  "cts__timing__setup__ws": -0.369919,
  "cts__timing__setup__ws__post_repair": -0.980664,
  "cts__timing__setup__ws__pre_repair": -0.980664,
  "detailedplace__cpu__total": 26.54,
  "detailedplace__design__core__area": 684288,
  "detailedplace__design__die__area": 720720,
  "detailedplace__design__instance__area": 482355,
  "detailedplace__design__instance__area__macros": 269524,
  "detailedplace__design__instance__area__stdcell": 212831,
  "detailedplace__design__instance__count": 28006,
  "detailedplace__design__instance__count__macros": 11,
  "detailedplace__design__instance__count__stdcell": 27995,
  "detailedplace__design__instance__displacement__max": 157.551,
  "detailedplace__design__instance__displacement__mean": 6.9015,
  "detailedplace__design__instance__displacement__total": 193285,
  "detailedplace__design__instance__utilization": 0.704901,
  "detailedplace__design__instance__utilization__stdcell": 0.513138,
  "detailedplace__design__io": 2511,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 517432.0,
  "detailedplace__route__wirelength__estimated": 1916520.0,
  "detailedplace__runtime__total": "0:28.44",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0915708,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.143516,
  "detailedplace__timing__drv__setup_violation_count": 49,
  "detailedplace__timing__setup__tns": -25.7142,
  "detailedplace__timing__setup__ws": -0.884145,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 16331,
  "detailedroute__route__drc_errors__iter:2": 2297,
  "detailedroute__route__drc_errors__iter:3": 2254,
  "detailedroute__route__drc_errors__iter:4": 3,
  "detailedroute__route__drc_errors__iter:5": 3,
  "detailedroute__route__drc_errors__iter:6": 0,
  "detailedroute__route__net": 27084,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 212948,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 212948,
  "detailedroute__route__wirelength": 2099773,
  "detailedroute__route__wirelength__iter:1": 2105888,
  "detailedroute__route__wirelength__iter:2": 2101423,
  "detailedroute__route__wirelength__iter:3": 2099801,
  "detailedroute__route__wirelength__iter:4": 2099779,
  "detailedroute__route__wirelength__iter:5": 2099779,
  "detailedroute__route__wirelength__iter:6": 2099773,
  "finish__clock__skew__hold": 0.289,
  "finish__clock__skew__setup": 0.289,
  "finish__cpu__total": 43.64,
  "finish__design__core__area": 684288,
  "finish__design__die__area": 720720,
  "finish__design__instance__area": 483797,
  "finish__design__instance__area__macros": 269524,
  "finish__design__instance__area__stdcell": 214273,
  "finish__design__instance__count": 28264,
  "finish__design__instance__count__macros": 11,
  "finish__design__instance__count__stdcell": 28253,
  "finish__design__instance__utilization": 0.707008,
  "finish__design__instance__utilization__stdcell": 0.516614,
  "finish__design__io": 2511,
  "finish__mem__peak": 811668.0,
  "finish__runtime__total": "0:54.51",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.237583,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.272794,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0,
  "finish__timing__setup__ws": 0.337884,
  "finish__timing__wns_percent_delay": 8.749126,
  "floorplan__cpu__total": 236.71,
  "floorplan__design__core__area": 684288,
  "floorplan__design__die__area": 720720,
  "floorplan__design__instance__area": 409278,
  "floorplan__design__instance__area__macros": 269524,
  "floorplan__design__instance__area__stdcell": 139754,
  "floorplan__design__instance__count": 21419,
  "floorplan__design__instance__count__macros": 11,
  "floorplan__design__instance__count__stdcell": 21408,
  "floorplan__design__instance__utilization": 0.598108,
  "floorplan__design__instance__utilization__stdcell": 0.336948,
  "floorplan__design__io": 2511,
  "floorplan__mem__peak": 563252.0,
  "floorplan__runtime__total": "0:56.93",
  "floorplan__timing__setup__tns": -38566.8,
  "floorplan__timing__setup__ws": -25.3674,
  "globalplace__cpu__total": 24.2,
  "globalplace__design__core__area": 684288,
  "globalplace__design__die__area": 720720,
  "globalplace__design__instance__area": 412240,
  "globalplace__design__instance__area__macros": 269524,
  "globalplace__design__instance__area__stdcell": 142716,
  "globalplace__design__instance__count": 24504,
  "globalplace__design__instance__count__macros": 11,
  "globalplace__design__instance__count__stdcell": 24493,
  "globalplace__design__instance__utilization": 0.602436,
  "globalplace__design__instance__utilization__stdcell": 0.344089,
  "globalplace__design__io": 2511,
  "globalplace__mem__peak": 478444.0,
  "globalplace__runtime__total": "0:27.18",
  "globalplace__timing__setup__tns": -92803.8,
  "globalplace__timing__setup__ws": -65.559,
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 0.403915,
  "globalroute__clock__skew__setup": 0.403915,
  "globalroute__design__core__area": 684288,
  "globalroute__design__die__area": 720720,
  "globalroute__design__instance__area": 483797,
  "globalroute__design__instance__area__macros": 269524,
  "globalroute__design__instance__area__stdcell": 214273,
  "globalroute__design__instance__count": 28264,
  "globalroute__design__instance__count__macros": 11,
  "globalroute__design__instance__count__stdcell": 28253,
  "globalroute__design__instance__utilization": 0.707008,
  "globalroute__design__instance__utilization__stdcell": 0.516614,
  "globalroute__design__io": 2511,
  "globalroute__timing__clock__slack": -0.517,
  "globalroute__timing__drv__hold_violation_count": 21,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.173513,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.312751,
  "globalroute__timing__drv__setup_violation_count": 277,
  "globalroute__timing__setup__tns": -49.1864,
  "globalroute__timing__setup__ws": -0.517091,
  "placeopt__cpu__total": 24.2,
  "placeopt__design__core__area": 684288,
  "placeopt__design__core__area__pre_opt": 684288,
  "placeopt__design__die__area": 720720,
  "placeopt__design__die__area__pre_opt": 720720,
  "placeopt__design__instance__area": 482355,
  "placeopt__design__instance__area__macros": 269524,
  "placeopt__design__instance__area__macros__pre_opt": 269524,
  "placeopt__design__instance__area__pre_opt": 412240,
  "placeopt__design__instance__area__stdcell": 212831,
  "placeopt__design__instance__area__stdcell__pre_opt": 142716,
  "placeopt__design__instance__count": 28006,
  "placeopt__design__instance__count__macros": 11,
  "placeopt__design__instance__count__macros__pre_opt": 11,
  "placeopt__design__instance__count__pre_opt": 24504,
  "placeopt__design__instance__count__stdcell": 27995,
  "placeopt__design__instance__count__stdcell__pre_opt": 24493,
  "placeopt__design__instance__utilization": 0.704901,
  "placeopt__design__instance__utilization__pre_opt": 0.602436,
  "placeopt__design__instance__utilization__stdcell": 0.513138,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.344089,
  "placeopt__design__io": 2511,
  "placeopt__design__io__pre_opt": 2511,
  "placeopt__mem__peak": 478444.0,
  "placeopt__runtime__total": "0:27.18",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.108908,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.159504,
  "placeopt__timing__drv__setup_violation_count": 49,
  "placeopt__timing__setup__tns": -25.9734,
  "placeopt__timing__setup__tns__pre_opt": -92803.8,
  "placeopt__timing__setup__ws": -0.895679,
  "placeopt__timing__setup__ws__pre_opt": -65.559,
  "run__flow__design": "bp_fe",
  "run__flow__generate_date": "2023-05-03 08:43",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-8026-gefb53e8ee",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "0e8ccac8a84d32bc40211e4193212d8c25ba7ace",
  "run__flow__scripts_commit": "ba96a52835cae062bc3742f14284d8bf09844f08",
  "run__flow__uuid": "82ec231a-9289-43b3-8a65-71c5e062aa13",
  "run__flow__variant": "base",
  "synth__cpu__total": 116.93,
  "synth__design__instance__area__stdcell": 419141.009,
  "synth__design__instance__count__stdcell": 24371.0,
  "synth__mem__peak": 264064.0,
  "synth__runtime__total": "2:05.37",
  "total_time": "0:05:19.610000"
}