# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx --top-module uart_tx --vpi --public-flat-rw --prefix Vtop -o uart_tx -LDFLAGS -Wl,-rpath,/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/libs -L/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --timing -Wno-WIDTHEXPAND -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/venv/lib/python3.14/site-packages/cocotb/share/lib/verilator/verilator.cpp /Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_tx.sv"
S      2756 127962082  1767147400           0  1767147400           0 "550lEdnBHCREDMA5BAqFnU0RvGBoaB5D9OH5815I" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/rtl/uart_tx.sv"
T      5142 128072894  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop.cpp"
T      3662 128072893  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop.h"
T      2423 128072904  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop.mk"
T       669 128072892  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop__Dpi.cpp"
T       520 128072891  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop__Dpi.h"
T      3810 128072889  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop__Syms.cpp"
T      1293 128072890  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop__Syms.h"
T       290 128072901  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop__TraceDecls__0__Slow.cpp"
T      2538 128072902  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop__Trace__0.cpp"
T      7699 128072900  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop__Trace__0__Slow.cpp"
T      1872 128072896  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop___024root.h"
T     13521 128072899  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop___024root__0.cpp"
T      9068 128072898  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop___024root__0__Slow.cpp"
T       813 128072897  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop___024root__Slow.cpp"
T       773 128072895  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop__pch.h"
T      2067 128072905  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop__ver.d"
T         0        0  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop__verFiles.dat"
T      1753 128072903  1767177745           0  1767177745           0 "unhashed" "/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/sim_build/uart_tx/Vtop_classes.mk"
S  11730208 125263226  1766356077           0  1762099966           0 "unhashed" "/opt/homebrew/Cellar/verilator/5.042/bin/verilator_bin"
S      6463 125263345  1766356077           0  1762099966           0 "JZm6meYsIyq0R8uGaji2NEBdPusokdGZs82CBAWw" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std.sv"
S      3211 125263346  1766356077           0  1762099966           0 "OR1rZliZFrJspYue6obWFuZ2lJCaOWbs1SaAgBq7" "/opt/homebrew/Cellar/verilator/5.042/share/verilator/include/verilated_std_waiver.vlt"
