\hypertarget{structALT__UART__CPR__s}{}\section{A\+L\+T\+\_\+\+U\+A\+R\+T\+\_\+\+C\+P\+R\+\_\+s Struct Reference}
\label{structALT__UART__CPR__s}\index{ALT\_UART\_CPR\_s@{ALT\_UART\_CPR\_s}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_a5849f15933025a5b31f5bd877a296767}\label{structALT__UART__CPR__s_a5849f15933025a5b31f5bd877a296767}} 
const uint32\+\_\+t {\bfseries apbdatawidth}\+: 2
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_ad73e5bea3527caaa2db495330cb9f0c0}\label{structALT__UART__CPR__s_ad73e5bea3527caaa2db495330cb9f0c0}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}\+: 2
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_a10cb860c4f7a423b00450eb90df72d30}\label{structALT__UART__CPR__s_a10cb860c4f7a423b00450eb90df72d30}} 
const uint32\+\_\+t {\bfseries afce\+\_\+mode}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_ad19161f5074f440356b542fc1ffb2199}\label{structALT__UART__CPR__s_ad19161f5074f440356b542fc1ffb2199}} 
const uint32\+\_\+t {\bfseries thre\+\_\+mode}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_a2607a5fb15ea51166c56546d51aa8bc8}\label{structALT__UART__CPR__s_a2607a5fb15ea51166c56546d51aa8bc8}} 
const uint32\+\_\+t {\bfseries sir\+\_\+mode}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_a7ad87fd35f74fc946af40274ff95d05a}\label{structALT__UART__CPR__s_a7ad87fd35f74fc946af40274ff95d05a}} 
const uint32\+\_\+t {\bfseries sir\+\_\+lp\+\_\+mode}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_a7e40975e41db9b584d490eb057620eef}\label{structALT__UART__CPR__s_a7e40975e41db9b584d490eb057620eef}} 
const uint32\+\_\+t {\bfseries additional\+\_\+feat}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_a4edfe5ff6368ee44020e28f0faafa5dd}\label{structALT__UART__CPR__s_a4edfe5ff6368ee44020e28f0faafa5dd}} 
const uint32\+\_\+t {\bfseries fifo\+\_\+access}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_ae2ab21b29f292101b988370630429514}\label{structALT__UART__CPR__s_ae2ab21b29f292101b988370630429514}} 
const uint32\+\_\+t {\bfseries fifo\+\_\+stat}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_afb57e26858b84dc0ff1da40ea533efa3}\label{structALT__UART__CPR__s_afb57e26858b84dc0ff1da40ea533efa3}} 
const uint32\+\_\+t {\bfseries shadow}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_a780f68a4ecdf6b5fb20b787ffdff5e3c}\label{structALT__UART__CPR__s_a780f68a4ecdf6b5fb20b787ffdff5e3c}} 
const uint32\+\_\+t {\bfseries uart\+\_\+add\+\_\+encoded\+\_\+param}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_a2f88494dcd672ac91c011f17bd3ceef1}\label{structALT__UART__CPR__s_a2f88494dcd672ac91c011f17bd3ceef1}} 
const uint32\+\_\+t {\bfseries dma\+\_\+extra}\+: 1
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_a6855b7f0aa9423f28c9cb2bf64421fad}\label{structALT__UART__CPR__s_a6855b7f0aa9423f28c9cb2bf64421fad}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad1\+\_\+\+\_\+}\+: 2
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_a910ea882ef266d0373dc3f43af4ba049}\label{structALT__UART__CPR__s_a910ea882ef266d0373dc3f43af4ba049}} 
const uint32\+\_\+t {\bfseries fifo\+\_\+mode}\+: 8
\item 
\mbox{\Hypertarget{structALT__UART__CPR__s_a4405f448040bcc3b13a2179516526722}\label{structALT__UART__CPR__s_a4405f448040bcc3b13a2179516526722}} 
uint32\+\_\+t {\bfseries \+\_\+\+\_\+pad2\+\_\+\+\_\+}\+: 8
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/altera-\/cyclone-\/v/include/bsp/socal/\mbox{\hyperlink{alt__uart_8h}{alt\+\_\+uart.\+h}}\end{DoxyCompactItemize}
