$date
	Sun Oct 23 09:53:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#189523
b101 !
1"
#189526
b101 &
b101 %
1$
#189527
0"
#189530
b10000 &
b10000 %
#189534
b1000 &
b1000 %
#189538
b100 &
b100 %
#189542
b10 &
b10 %
#189546
b1 &
b1 %
1#
#189550
b0 &
0#
b0 %
0$
#1137804
b11010 !
1"
#1137806
b11010 &
b11010 %
1$
#1137807
0"
#1137810
b1101 &
b1101 %
#1137814
b101000 &
b101000 %
#1137818
b10100 &
b10100 %
#1137822
b1010 &
b1010 %
#1137826
b101 &
b101 %
#1137830
b10000 &
b10000 %
#1137834
b1000 &
b1000 %
#1137838
b100 &
b100 %
#1137842
b10 &
b10 %
#1137846
b1 &
1#
b1 %
#1137850
b0 &
b0 %
0#
0$
#2160909
b11100 !
1"
#2160910
b11100 &
b11100 %
1$
#2160911
0"
#2160914
b1110 &
b1110 %
#2160918
b111 &
b111 %
#2160922
b10110 &
b10110 %
#2160926
b1011 &
b1011 %
#2160930
b100010 &
b100010 %
#2160934
b10001 &
b10001 %
#2160938
b110100 &
b110100 %
#2160942
b11010 &
b11010 %
#2160946
b1101 &
b1101 %
#2160950
b101000 &
b101000 %
#2160954
b10100 &
b10100 %
#2160958
b1010 &
b1010 %
#2160962
b101 &
b101 %
#2160966
b10000 &
b10000 %
#2160970
b1000 &
b1000 %
#2160974
b100 &
b100 %
#2160978
b10 &
b10 %
#2160982
b1 &
1#
b1 %
#2160986
b0 &
b0 %
0#
0$
#4500012
