// Seed: 3547308725
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3
);
  assign id_1 = id_3;
  logic id_4;
  logic id_5;
  assign id_4 = 1 ? 1 : id_3;
endmodule
