#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002181534db10 .scope module, "topTB" "topTB" 2 162;
 .timescale 0 0;
v00000218153b95d0_0 .var "St", 0 0;
v00000218153b9210_0 .net "eightBitDifference", 7 0, v0000021815469d00_0;  1 drivers
v00000218153b97b0_0 .var "eightBitMinuend", 7 0;
v00000218153b92b0_0 .var "eightBitSubtrahend", 7 0;
S_000002181546bac0 .scope module, "UUT" "top" 2 169, 2 94 0, S_000002181534db10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "St";
    .port_info 1 /INPUT 8 "eightBitMinuend";
    .port_info 2 /INPUT 8 "eightBitSubtrahend";
    .port_info 3 /OUTPUT 8 "eightBitDifference";
v00000218153b73a0_0 .net "Bin", 0 0, v00000218153b7120_0;  1 drivers
v00000218153b84f0_0 .net "Bout", 0 0, L_0000021815366230;  1 drivers
v00000218153b8270_0 .var "CLK", 0 0;
v00000218153b8db0_0 .var "LAccumulator", 0 0;
v00000218153b8310_0 .var "LSubtrahend", 0 0;
v00000218153b8810_0 .var "PoutE", 0 0;
v00000218153b9cb0_0 .var "R", 0 0;
v00000218153b8b30_0 .net "Si", 0 0, L_0000021815366380;  1 drivers
v00000218153b8590_0 .net "St", 0 0, v00000218153b95d0_0;  1 drivers
v00000218153b98f0_0 .net "eightBitDifference", 7 0, v0000021815469d00_0;  alias, 1 drivers
v00000218153b9ad0_0 .net "eightBitMinuend", 7 0, v00000218153b97b0_0;  1 drivers
v00000218153b8f90_0 .net "eightBitSubtrahend", 7 0, v00000218153b92b0_0;  1 drivers
v00000218153b8bd0_0 .net "minuend", 0 0, v00000218153b7800_0;  1 drivers
v00000218153b8630_0 .net "subtrahend", 0 0, v00000218153b7580_0;  1 drivers
S_0000021815366d60 .scope module, "accumulatorReg" "accumulator_shift_reg" 2 108, 2 2 0, S_000002181546bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "Si";
    .port_info 2 /INPUT 1 "L";
    .port_info 3 /INPUT 8 "Load";
    .port_info 4 /INPUT 1 "PoutE";
    .port_info 5 /OUTPUT 1 "Sout";
    .port_info 6 /OUTPUT 8 "Pout";
v0000021815323360_0 .net "CLK", 0 0, v00000218153b8270_0;  1 drivers
v000002181534c5f0_0 .net "L", 0 0, v00000218153b8db0_0;  1 drivers
v000002181546a4e0_0 .net "Load", 7 0, v00000218153b97b0_0;  alias, 1 drivers
v0000021815469d00_0 .var "Pout", 7 0;
v000002181546bc50_0 .net "PoutE", 0 0, v00000218153b8810_0;  1 drivers
v00000218153b7da0_0 .net "Si", 0 0, L_0000021815366380;  alias, 1 drivers
v00000218153b7800_0 .var "Sout", 0 0;
v00000218153b7620_0 .var "accumulator", 7 0;
E_0000021815348ee0 .event negedge, v0000021815323360_0;
E_0000021815348a60 .event posedge, v0000021815323360_0;
E_0000021815349160 .event anyedge, v0000021815323360_0;
S_0000021815366ef0 .scope module, "flipflop" "borrow_flipflop" 2 123, 2 67 0, S_000002181546bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "R";
    .port_info 3 /OUTPUT 1 "Q";
v00000218153b7940_0 .net "CLK", 0 0, v00000218153b8270_0;  alias, 1 drivers
v00000218153b7bc0_0 .net "D", 0 0, L_0000021815366230;  alias, 1 drivers
v00000218153b7120_0 .var "Q", 0 0;
v00000218153b7d00_0 .net "R", 0 0, v00000218153b9cb0_0;  1 drivers
S_000002181535bdd0 .scope module, "subtractor" "full_subtractor" 2 127, 2 81 0, S_000002181546bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "X";
    .port_info 1 /INPUT 1 "Y";
    .port_info 2 /INPUT 1 "Bin";
    .port_info 3 /OUTPUT 1 "D";
    .port_info 4 /OUTPUT 1 "Bout";
L_0000021815365d60 .functor XOR 1, v00000218153b7800_0, v00000218153b7580_0, C4<0>, C4<0>;
L_0000021815366380 .functor XOR 1, L_0000021815365d60, v00000218153b7120_0, C4<0>, C4<0>;
L_0000021815365ba0 .functor NOT 1, v00000218153b7800_0, C4<0>, C4<0>, C4<0>;
L_0000021815366460 .functor AND 1, L_0000021815365ba0, v00000218153b7120_0, C4<1>, C4<1>;
L_0000021815365ac0 .functor AND 1, v00000218153b7580_0, v00000218153b7120_0, C4<1>, C4<1>;
L_0000021815365900 .functor OR 1, L_0000021815366460, L_0000021815365ac0, C4<0>, C4<0>;
L_0000021815365cf0 .functor NOT 1, v00000218153b7800_0, C4<0>, C4<0>, C4<0>;
L_0000021815365c10 .functor AND 1, L_0000021815365cf0, v00000218153b7580_0, C4<1>, C4<1>;
L_0000021815366230 .functor OR 1, L_0000021815365900, L_0000021815365c10, C4<0>, C4<0>;
v00000218153b79e0_0 .net "Bin", 0 0, v00000218153b7120_0;  alias, 1 drivers
v00000218153b74e0_0 .net "Bout", 0 0, L_0000021815366230;  alias, 1 drivers
v00000218153b7f80_0 .net "D", 0 0, L_0000021815366380;  alias, 1 drivers
v00000218153b78a0_0 .net "X", 0 0, v00000218153b7800_0;  alias, 1 drivers
v00000218153b7300_0 .net "Y", 0 0, v00000218153b7580_0;  alias, 1 drivers
v00000218153b7440_0 .net *"_ivl_0", 0 0, L_0000021815365d60;  1 drivers
v00000218153b7ee0_0 .net *"_ivl_10", 0 0, L_0000021815365900;  1 drivers
v00000218153b7a80_0 .net *"_ivl_12", 0 0, L_0000021815365cf0;  1 drivers
v00000218153b7260_0 .net *"_ivl_14", 0 0, L_0000021815365c10;  1 drivers
v00000218153b7760_0 .net *"_ivl_4", 0 0, L_0000021815365ba0;  1 drivers
v00000218153b7c60_0 .net *"_ivl_6", 0 0, L_0000021815366460;  1 drivers
v00000218153b7b20_0 .net *"_ivl_8", 0 0, L_0000021815365ac0;  1 drivers
S_000002181535bf60 .scope module, "subtrahendReg" "addend_shift_reg" 2 115, 2 40 0, S_000002181546bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 8 "Load";
    .port_info 3 /OUTPUT 1 "Sout";
v00000218153b71c0_0 .net "CLK", 0 0, v00000218153b8270_0;  alias, 1 drivers
v00000218153b7e40_0 .net "L", 0 0, v00000218153b8310_0;  1 drivers
v00000218153b7080_0 .net "Load", 7 0, v00000218153b92b0_0;  alias, 1 drivers
v00000218153b7580_0 .var "Sout", 0 0;
v00000218153b76c0_0 .var "subtrahend", 7 0;
    .scope S_0000021815366d60;
T_0 ;
    %wait E_0000021815349160;
    %load/vec4 v000002181534c5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v000002181546a4e0_0;
    %store/vec4 v00000218153b7620_0, 0, 8;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021815366d60;
T_1 ;
    %wait E_0000021815348a60;
    %load/vec4 v000002181534c5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000218153b7620_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000218153b7800_0, 0, 1;
T_1.0 ;
    %load/vec4 v000002181546bc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000218153b7620_0;
    %store/vec4 v0000021815469d00_0, 0, 8;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021815366d60;
T_2 ;
    %wait E_0000021815348ee0;
    %load/vec4 v000002181534c5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000218153b7da0_0;
    %load/vec4 v00000218153b7620_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000218153b7620_0, 0, 8;
T_2.0 ;
    %load/vec4 v000002181546bc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000218153b7620_0;
    %store/vec4 v0000021815469d00_0, 0, 8;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002181535bf60;
T_3 ;
    %wait E_0000021815349160;
    %load/vec4 v00000218153b7e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v00000218153b7080_0;
    %store/vec4 v00000218153b76c0_0, 0, 8;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002181535bf60;
T_4 ;
    %wait E_0000021815348a60;
    %load/vec4 v00000218153b7e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000218153b76c0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000218153b7580_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002181535bf60;
T_5 ;
    %wait E_0000021815348ee0;
    %load/vec4 v00000218153b7e40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000218153b76c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000218153b76c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000218153b76c0_0, 0, 8;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000021815366ef0;
T_6 ;
    %wait E_0000021815348ee0;
    %load/vec4 v00000218153b7d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000218153b7bc0_0;
    %store/vec4 v00000218153b7120_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218153b7120_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002181546bac0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218153b8270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218153b8db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218153b8810_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218153b8310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218153b9cb0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000002181546bac0;
T_8 ;
    %vpi_call 2 132 "$dumpfile", "sss.vcd" {0 0 0};
    %vpi_call 2 133 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002181546bac0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000002181546bac0;
T_9 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218153b9cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218153b8270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218153b8db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000218153b8310_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v00000218153b8270_0;
    %inv;
    %store/vec4 v00000218153b8270_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000002181546bac0;
T_10 ;
    %delay 180, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000218153b8810_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 152 "$finish" {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_000002181534db10;
T_11 ;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v00000218153b97b0_0, 0, 8;
    %pushi/vec4 131, 0, 8;
    %store/vec4 v00000218153b92b0_0, 0, 8;
    %end;
    .thread T_11;
    .scope S_000002181534db10;
T_12 ;
    %delay 190, 0;
    %vpi_call 2 173 "$display", " %b {%d}", v00000218153b97b0_0, v00000218153b97b0_0 {0 0 0};
    %vpi_call 2 174 "$display", "-%b {%d}", v00000218153b92b0_0, v00000218153b92b0_0 {0 0 0};
    %vpi_call 2 175 "$display", "------------" {0 0 0};
    %vpi_call 2 176 "$display", " %b {%d}\012\012", v00000218153b9210_0, v00000218153b9210_0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Capstone.v";
