$comment
	File created using the following command:
		vcd file CodificadordePrioridade.msim.vcd -direction
$end
$date
	Thu Apr 17 11:14:54 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CodificadordePrioridade_vlg_vec_tst $end
$var reg 8 ! D [7:0] $end
$var wire 1 " S [2] $end
$var wire 1 # S [1] $end
$var wire 1 $ S [0] $end
$var wire 1 % v $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - v~output_o $end
$var wire 1 . S[2]~output_o $end
$var wire 1 / S[1]~output_o $end
$var wire 1 0 S[0]~output_o $end
$var wire 1 1 D[3]~input_o $end
$var wire 1 2 D[2]~input_o $end
$var wire 1 3 D[0]~input_o $end
$var wire 1 4 D[1]~input_o $end
$var wire 1 5 inst4~0_combout $end
$var wire 1 6 D[6]~input_o $end
$var wire 1 7 D[4]~input_o $end
$var wire 1 8 D[5]~input_o $end
$var wire 1 9 D[7]~input_o $end
$var wire 1 : inst4~1_combout $end
$var wire 1 ; inst4~combout $end
$var wire 1 < inst1~combout $end
$var wire 1 = inst2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0$
0#
0"
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
1:
0;
0<
0=
$end
#80000
b1 !
13
0&
15
1;
1-
1%
#150000
b0 !
03
1&
05
0;
0-
0%
#170000
b10000000 !
19
0&
0:
1=
1<
1.
10
1/
1"
1$
1#
1;
1-
1%
#240000
b0 !
09
1&
1:
0=
0<
0.
00
0/
0"
0$
0#
0;
0-
0%
#1000000
