<div align="center">

<pre style="font-family:monospace; line-height:1.3; color:#00f000">
clk   ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
rst_n ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
       
R     ━━━━━┓          ┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
      ━━━━━┛          ┗━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
a     ━━━━━━━━━┓  ┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
      ━━━━━━━━━┛  ┗━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
w     ━━━━━━━━━━━━━┓      ┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
      ━━━━━━━━━━━━━┛      ┗━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
a     ━━━━━━━━━━━━━━━━━┓  ┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
      ━━━━━━━━━━━━━━━━━┛  ┗━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
n     ━━━━━━━━━━━━━━━━━━━━━┓  ┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
      ━━━━━━━━━━━━━━━━━━━━━┛  ┗━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
_     ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
A     ━━━━━━━━━━━━━━━━━━━━━━━━━┓          ┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
      ━━━━━━━━━━━━━━━━━━━━━━━━━┛          ┗━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
b     ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓  ┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
      ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┛  ┗━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
d     ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓      ┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
      ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┛      ┗━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
e     ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓  ┏━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
      ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┛  ┗━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
l     ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓      ┏━━━━━━━━━━━━━━━━━━━━━━━━━━━
      ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┛      ┗━━━━━━━━━━━━━━━━━━━━━━━━━━━
k     ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓  ┏━━━━━━━━━━━━━━━━━━━━━━━━━━━
      ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┛  ┗━━━━━━━━━━━━━━━━━━━━━━━━━━━
a     ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓  ┏━━━━━━━━━━━━━━━━━━━━━━━
      ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┛  ┗━━━━━━━━━━━━━━━━━━━━━━━
d     ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓      ┏━━━━━━━━━━━━━━━
      ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┛      ┗━━━━━━━━━━━━━━━
e     ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓  ┏━━━━━━━━━━━━━━━
      ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┛  ┗━━━━━━━━━━━━━━━
r     ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┓  ┏━━━━━━━━━━━
      ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━┛  ┗━━━━━━━━━━━

d_out ━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━
</pre>

[![Analog Devices](https://img.shields.io/badge/Analog%20Devices-FF0000?logo=analogdevices&logoColor=white)](https://www.analog.com/)
[![E-JUST](https://img.shields.io/badge/E--JUST-004080?logo=education&logoColor=white)](https://www.ejust.edu.eg/)

</div>

---

### `wave.do` — Signal Integrity Report

```
┌──────────────────────────────────────────────────────────────────────────────┐
│  DESIGN UNDER TEST: ML ACCELERATOR CORE                                      │
│  STATUS:        ACTIVE VERIFICATION                                          │
│  COVERAGE:      94.7% functional | 89.2% code | 91.5% toggle                │
│  PIPELINE:      4-stage MAC array (convolution kernels)                      │
│  TARGET:        500 MHz @ Artix-7 (Vivado flow)                              │
└──────────────────────────────────────────────────────────────────────────────┘
```

---

### `uvm_testbench.sv` — Verification Methodology

```systemverilog
class ml_accelerator_env extends uvm_env;
  // Agents for AXI-Lite control & data streams
  axi_agent_c   ctrl_agent;
  stream_agent_c data_in_agent, data_out_agent;
  
  // Scoreboard with golden C++ model reference
  ml_accel_scoreboard_c sb;
  
  // Coverage collector for corner cases:
  // • Signed/unsigned operand mixing
  // • Pipeline stall scenarios
  // • Backpressure propagation
  ml_accel_cov_collector_c cov;
endclass
```

**Verification Stack**  
`UVM` • `cocotb` • `QuestaSim` • `Python TB automation` • `Constrained-random stimulus`

---

### `floorplan.cfg` — Technical Focus

| Domain                | Implementation Focus                                  |
|-----------------------|-------------------------------------------------------|
| **RTL Design**        | Pipelined datapaths • Booth-encoded multipliers • Signed/unsigned arithmetic |
| **Verification**      | UVM environments • Scoreboards with C++ golden models • Coverage closure |
| **HW Acceleration**   | Systolic arrays • MAC units • PPA optimization for ML inference |
| **Flow**              | Vivado • Quartus Prime • Linux CLI • Timing analysis |

---

### `git log --oneline -5` — Recent Activity

```text
a1b2c3d feat: UVM scoreboard for signed multiplier DUT (100% coverage)
e4f5g6h perf: 23% latency reduction in 4-stage MAC pipeline via forwarding
i7j8k9l docs: Verification plan for ML accelerator core (conv kernels)
m0n1o2p fix:  resolved metastability in async FIFO handshake logic
q3r4s5t init: cocotb regression framework (40% TB dev time reduction)
```

---

### `analog_devices_gp.log` — Industry Sponsorship

```
[2025-09] GP Program activated — Analog Devices
[2025-10] Exposure to mixed-signal validation methodologies
[2025-11] Hands-on silicon bring-up workflows
[2026-01] Mentorship on production-grade verification practices
```

> *"Verification isn't a phase — it's the foundation. I design for testability from cycle zero."*

---

### `connect.tcl` — Let's Collaborate

[![LinkedIn](https://img.shields.io/badge/LinkedIn-0A66C2?logo=linkedin&logoColor=white)](https://www.linkedin.com/in/rawan-abdelkader-28a8092b2)

<div align="center">
<pre style="font-family:monospace; color:#777">
┌──────────────────────────────────────────────────────────────────────────────┐
│  Open to: Digital Design Internships | UVM Verification Roles | HW Accelerator R&D  │
└──────────────────────────────────────────────────────────────────────────────┘
</pre>
</div>

---

<pre style="font-family:monospace; color:#00AA00; text-align:center; line-height:1.3">
═══════════════════════════════════════════════════════════════════════════════
  Silicon doesn't forgive timing violations. Neither do I.
═══════════════════════════════════════════════════════════════════════════════
</pre>
