xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
DRAM.v,verilog,xil_defaultlib,../../../../../../../../Lab2-CPUSoC/proj_miniRV/proj_miniRV/proj_single_cycle/proj_single_cycle.srcs/sources/DRAM/sim/DRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
