Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep  3 20:05:39 2024
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/fetching_decoding_ip_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.060ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/is_running_reg_187_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 3.695ns (62.282%)  route 2.238ns (37.718%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_7_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_7/DOBDO[0]
                         net (fo=2, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[3]
                         LUT4 (Prop_lut4_I2_O)        0.150     5.285 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9/O
                         net (fo=2, unplaced)         0.460     5.745    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_9_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.869 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_loop_init_i_3/O
                         net (fo=2, unplaced)         0.913     6.782    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_loop_init_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.906 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/is_running_reg_187[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.906    bd_0_i/hls_inst/inst/control_s_axi_U_n_50
                         FDRE                                         r  bd_0_i/hls_inst/inst/is_running_reg_187_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/is_running_reg_187_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/is_running_reg_187_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  4.060    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 3.695ns (62.324%)  route 2.234ns (37.676%))
  Logic Levels:           4  (LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_3/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_3_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_3/DOBDO[0]
                         net (fo=3, unplaced)         0.800     5.135    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/q0[12]
                         LUT4 (Prop_lut4_I2_O)        0.150     5.285 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_6/O
                         net (fo=1, unplaced)         0.902     6.187    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_6_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.311 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_3/O
                         net (fo=3, unplaced)         0.467     6.778    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_3_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.902 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_loop_init_i_1/O
                         net (fo=1, unplaced)         0.000     6.902    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_init_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 3.695ns (62.397%)  route 2.227ns (37.603%))
  Logic Levels:           4  (LUT4=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_2/DOBDO[0]
                         net (fo=11, unplaced)        0.800     5.135    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/code_ram_q0[2]
                         LUT4 (Prop_lut4_I2_O)        0.150     5.285 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10/O
                         net (fo=1, unplaced)         0.902     6.187    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     6.311 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4/O
                         net (fo=2, unplaced)         0.460     6.771    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     6.895 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_loop_exit_ready_pp0_iter1_reg_i_1/O
                         net (fo=1, unplaced)         0.000     6.895    bd_0_i/hls_inst/inst/control_s_axi_U_n_23
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter1_reg_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter1_reg_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.071ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 3.695ns (62.397%)  route 2.227ns (37.603%))
  Logic Levels:           4  (LUT4=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_2/DOBDO[0]
                         net (fo=11, unplaced)        0.800     5.135    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/code_ram_q0[2]
                         LUT4 (Prop_lut4_I2_O)        0.150     5.285 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10/O
                         net (fo=1, unplaced)         0.902     6.187    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_10_n_0
                         LUT4 (Prop_lut4_I1_O)        0.124     6.311 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4/O
                         net (fo=2, unplaced)         0.460     6.771    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.895 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rewind_ap_ready_reg_i_1/O
                         net (fo=1, unplaced)         0.000     6.895    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_1
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.895    
  -------------------------------------------------------------------
                         slack                                  4.071    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 3.695ns (62.598%)  route 2.208ns (37.402%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_2/DOBDO[0]
                         net (fo=11, unplaced)        0.800     5.135    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/code_ram_q0[2]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.259 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_2/O
                         net (fo=2, unplaced)         0.430     5.689    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150     5.839 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2/O
                         net (fo=2, unplaced)         0.913     6.752    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     6.876 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[1]_i_1/O
                         net (fo=1, unplaced)         0.000     6.876    bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_decode_fu_96/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.090ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 3.695ns (62.598%)  route 2.208ns (37.402%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_2_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_2/DOBDO[0]
                         net (fo=11, unplaced)        0.800     5.135    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/code_ram_q0[2]
                         LUT6 (Prop_lut6_I5_O)        0.124     5.259 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_2/O
                         net (fo=2, unplaced)         0.430     5.689    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.150     5.839 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2/O
                         net (fo=2, unplaced)         0.913     6.752    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_2_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     6.876 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[2]_i_1/O
                         net (fo=1, unplaced)         0.000     6.876    bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[2]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_decode_fu_96/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[2]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  4.090    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.896ns  (logic 3.669ns (62.232%)  route 2.227ns (37.768%))
  Logic Levels:           4  (LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ap_clk
                         RAMB36E1                                     r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     3.845 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CASCADEOUTB
                         net (fo=1, unplaced)         0.065     3.910    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_n_1
                         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.335 f  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_6/DOBDO[0]
                         net (fo=11, unplaced)        0.800     5.135    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/code_ram_q0[6]
                         LUT6 (Prop_lut6_I4_O)        0.124     5.259 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[1]_i_4/O
                         net (fo=2, unplaced)         0.913     6.172    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[1]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     6.296 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.745    bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_4_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_write_assign_reg_92[0]_i_1/O
                         net (fo=1, unplaced)         0.000     6.869    bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[0]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_decode_fu_96/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/grp_decode_fu_96/d_i_type_write_assign_reg_92_reg[0]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pc_0_load_reg_181_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_0_fu_68_reg[13]_rep/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.904ns (45.968%)  route 2.238ns (54.032%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_load_reg_181_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/pc_0_load_reg_181_reg[1]/Q
                         net (fo=2, unplaced)         0.976     2.467    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[15]_rep__1_0[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68[3]_i_4/O
                         net (fo=1, unplaced)         0.639     3.401    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68[3]_i_4_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.921 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     3.930    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.047 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.047    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.164 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.164    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.501 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[15]_i_2/O[1]
                         net (fo=65, unplaced)        0.614     5.115    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_fu_68_reg[13]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_fu_68_reg[13]_rep/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.198    10.691    bd_0_i/hls_inst/inst/pc_0_fu_68_reg[13]_rep
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pc_0_load_reg_181_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_0_fu_68_reg[13]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.904ns (45.968%)  route 2.238ns (54.032%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_load_reg_181_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/pc_0_load_reg_181_reg[1]/Q
                         net (fo=2, unplaced)         0.976     2.467    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[15]_rep__1_0[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68[3]_i_4/O
                         net (fo=1, unplaced)         0.639     3.401    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68[3]_i_4_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.921 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     3.930    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.047 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.047    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.164 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.164    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.501 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[15]_i_2/O[1]
                         net (fo=65, unplaced)        0.614     5.115    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_fu_68_reg[13]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_fu_68_reg[13]_rep__0/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.198    10.691    bd_0_i/hls_inst/inst/pc_0_fu_68_reg[13]_rep__0
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                  5.576    

Slack (MET) :             5.576ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/pc_0_load_reg_181_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/pc_0_fu_68_reg[13]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 1.904ns (45.968%)  route 2.238ns (54.032%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_load_reg_181_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/pc_0_load_reg_181_reg[1]/Q
                         net (fo=2, unplaced)         0.976     2.467    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[15]_rep__1_0[1]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.762 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68[3]_i_4/O
                         net (fo=1, unplaced)         0.639     3.401    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68[3]_i_4_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.921 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     3.930    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.047 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.047    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.164 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.164    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     4.501 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/pc_0_fu_68_reg[15]_i_2/O[1]
                         net (fo=65, unplaced)        0.614     5.115    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_16
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_fu_68_reg[13]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1138, unset)         0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/pc_0_fu_68_reg[13]_rep__1/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.198    10.691    bd_0_i/hls_inst/inst/pc_0_fu_68_reg[13]_rep__1
  -------------------------------------------------------------------
                         required time                         10.691    
                         arrival time                          -5.115    
  -------------------------------------------------------------------
                         slack                                  5.576    




