{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1427192082390 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Pulser EP4CE55F23C8 " "Selected device EP4CE55F23C8 for design \"Pulser\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1427192082420 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427192082470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1427192082470 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "okHost:okHI\|ok_altpll:ok_altpll0\|altpll:altpll_component\|ok_altpll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"okHost:okHI\|ok_altpll:ok_altpll0\|altpll:altpll_component\|ok_altpll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "okHost:okHI\|ok_altpll:ok_altpll0\|altpll:altpll_component\|ok_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for okHost:okHI\|ok_altpll:ok_altpll0\|altpll:altpll_component\|ok_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ok_altpll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/db/ok_altpll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 2430 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1427192082520 ""}  } { { "db/ok_altpll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/db/ok_altpll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 2430 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1427192082520 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pulser_PLL:PLL\|altpll:altpll_component\|pulser_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pulser_PLL:PLL\|altpll:altpll_component\|pulser_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pulser_PLL:PLL\|altpll:altpll_component\|pulser_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pulser_PLL:PLL\|altpll:altpll_component\|pulser_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pulser_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/db/pulser_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 2966 9695 10437 0 0 }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1427192082520 ""}  } { { "db/pulser_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/db/pulser_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 2966 9695 10437 0 0 }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1427192082520 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1427192082710 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1427192082720 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427192082820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427192082820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427192082820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427192082820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1427192082820 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1427192082820 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 10044 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1427192082820 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1427192082820 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1427192082820 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1427192082820 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1427192082820 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1427192082830 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1427192083020 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pulser_PLL:PLL\|altpll:altpll_component\|pulser_PLL_altpll:auto_generated\|pll1 0 Pin_A12 " "PLL \"pulser_PLL:PLL\|altpll:altpll_component\|pulser_PLL_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_A12\"" {  } { { "Pulser.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/Pulser.vhd" 122 0 0 } } { "db/pulser_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/db/pulser_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 2966 9695 10437 0 0 }  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1427192083591 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_otk1 " "Entity dcfifo_otk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1427192084141 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1427192084141 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1427192084141 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1427192084141 ""}
{ "Info" "ISTA_SDC_FOUND" "okHost.sdc " "Reading SDC File: 'okHost.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1427192084161 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "okHost.sdc 226 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr pin " "Ignored filter at okHost.sdc(226): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr could not be matched with a pin" {  } { { "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/okHost.sdc" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/okHost.sdc" 226 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1427192084161 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path okHost.sdc 226 Argument <to> is an empty collection " "Ignored set_false_path at okHost.sdc(226): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\] " "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\]" {  } { { "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/okHost.sdc" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/okHost.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1427192084161 ""}  } { { "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/okHost.sdc" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/okHost.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1427192084161 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pulser_ram_clka " "Node: pulser_ram_clka was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pulser_RAM:ram1\|altsyncram:altsyncram_component\|altsyncram_gep3:auto_generated\|ram_block1a33~porta_we_reg pulser_ram_clka " "Register pulser_RAM:ram1\|altsyncram:altsyncram_component\|altsyncram_gep3:auto_generated\|ram_block1a33~porta_we_reg is being clocked by pulser_ram_clka" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1427192084181 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1427192084181 "|Pulser|pulser_ram_clka"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pulser_ram_addra\[9\] sys_clk " "Register pulser_ram_addra\[9\] is being clocked by sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1427192084181 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1427192084181 "|Pulser|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "fifo_pulser_rd_clk " "Node: fifo_pulser_rd_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pulser_FIFO:fifo2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_otk1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe15a\[1\] fifo_pulser_rd_clk " "Register pulser_FIFO:fifo2\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_otk1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe13\|dffe15a\[1\] is being clocked by fifo_pulser_rd_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1427192084181 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1427192084181 "|Pulser|fifo_pulser_rd_clk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1427192084211 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1427192084211 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1427192084211 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1427192084211 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1427192084211 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.920 okHI\|ok_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   9.920 okHI\|ok_altpll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1427192084211 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.920      okUH\[0\] " "   9.920      okUH\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1427192084211 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.920   virt_okUH0 " "   9.920   virt_okUH0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1427192084211 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1427192084211 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "okHost:okHI\|ok_altpll:ok_altpll0\|altpll:altpll_component\|ok_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node okHost:okHI\|ok_altpll:ok_altpll0\|altpll:altpll_component\|ok_altpll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""}  } { { "db/ok_altpll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/db/ok_altpll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 2430 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427192084431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pulser_PLL:PLL\|altpll:altpll_component\|pulser_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node pulser_PLL:PLL\|altpll:altpll_component\|pulser_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""}  } { { "db/pulser_pll_altpll.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/db/pulser_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 2966 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427192084431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fifo_pulser_rd_clk  " "Automatically promoted node fifo_pulser_rd_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_pulser_rd_clk~0 " "Destination node fifo_pulser_rd_clk~0" {  } { { "Pulser.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/Pulser.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 5352 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427192084431 ""}  } { { "Pulser.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/Pulser.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 3082 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427192084431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pulser_ram_clka  " "Automatically promoted node pulser_ram_clka " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pulser_ram_clka~1 " "Destination node pulser_ram_clka~1" {  } { { "Pulser.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/Pulser.vhd" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 4927 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427192084431 ""}  } { { "Pulser.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/Pulser.vhd" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 3085 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427192084431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node okHost:okHI\|okCoreHarness:core0\|okCore:core0\|okAuthenticate:a0\|okNios_small:oknios0\|okNios_small_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "okHost.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/okHost.v" 7707 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 1338 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427192084431 ""}  } { { "okHost.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/okHost.v" 5867 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 500 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427192084431 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "okTriggerIn:ep40\|ep_trigger\[1\]  " "Automatically promoted node okTriggerIn:ep40\|ep_trigger\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pulser_ram_wea~0 " "Destination node pulser_ram_wea~0" {  } { { "Pulser.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/Pulser.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 4923 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pulser_ram_wea~1 " "Destination node pulser_ram_wea~1" {  } { { "Pulser.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/Pulser.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 4924 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pulser_ram_clka~0 " "Destination node pulser_ram_clka~0" {  } { { "Pulser.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/Pulser.vhd" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 4926 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pulser_ram_dina\[32\]~0 " "Destination node pulser_ram_dina\[32\]~0" {  } { { "Pulser.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/Pulser.vhd" 174 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 4928 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pulser_ram_wea~3 " "Destination node pulser_ram_wea~3" {  } { { "Pulser.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/Pulser.vhd" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 5349 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_pulser_rd_clk~0 " "Destination node fifo_pulser_rd_clk~0" {  } { { "Pulser.vhd" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/Pulser.vhd" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 5352 9695 10437 0 0 }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1427192084431 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1427192084431 ""}  } { { "okEndpoints.v" "" { Text "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/okEndpoints.v" 395 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 0 { 0 ""} 0 392 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1427192084431 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1427192085221 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427192085231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1427192085231 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427192085231 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1427192085241 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1427192085241 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1427192085241 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1427192085251 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1427192085431 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 EC " "Packed 64 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1427192085431 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "36 I/O Input Buffer " "Packed 36 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1427192085431 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1427192085431 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_IN " "Node \"CLK_IN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427192085801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[0\] " "Node \"LED_OUT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427192085801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_OUT\[1\] " "Node \"LED_OUT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_OUT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427192085801 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "user_reset " "Node \"user_reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "user_reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1427192085801 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1427192085801 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427192085801 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1427192085821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1427192087491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427192088041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1427192088091 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1427192091621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427192091621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1427192092441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X44_Y21 X54_Y31 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31" {  } { { "loc" "" { Generic "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31"} { { 12 { 0 ""} 44 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1427192095391 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1427192095391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427192096231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1427192096231 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1427192096231 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1427192096231 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.06 " "Total time spent on timing analysis during the Fitter is 2.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1427192096331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427192096421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427192096841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1427192096901 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1427192097491 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1427192098862 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1427192099392 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/output_files/Pulser.fit.smsg " "Generated suppressed messages file C:/Users/Thaned/Dropbox/Hardware/RIKEN_Hardware/ZEM_bug_test_case/output_files/Pulser.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1427192099662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1497 " "Peak virtual memory: 1497 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427192100762 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 24 19:15:00 2015 " "Processing ended: Tue Mar 24 19:15:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427192100762 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427192100762 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427192100762 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1427192100762 ""}
