#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000001169690 .scope module, "lfsr_tb" "lfsr_tb" 2 1;
 .timescale 0 0;
v00000000011f5590_0 .var "clk", 0 0;
v00000000011f4eb0_0 .var/i "i", 31 0;
v00000000011f5810_0 .var "load", 0 0;
v00000000011f5e50_0 .net "q", 0 0, L_00000000011a4420;  1 drivers
v00000000011f4f50_0 .var "rst", 0 0;
v00000000011f4ff0_0 .var "seed", 3 0;
E_00000000011a8530 .event negedge, v00000000011390a0_0;
S_0000000001169820 .scope module, "L" "lfsr" 2 7, 3 1 0, S_0000000001169690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 4 "seed";
    .port_info 4 /INPUT 1 "load";
L_00000000011a3f50 .functor XOR 1, L_00000000011f8930, L_00000000011f8110, C4<0>, C4<0>;
L_00000000011a4420 .functor BUFZ 1, L_00000000011a3f50, C4<0>, C4<0>, C4<0>;
v00000000011f4d70_0 .net *"_ivl_11", 0 0, L_00000000011f5a90;  1 drivers
v00000000011f4af0_0 .net *"_ivl_13", 0 0, L_00000000011f4410;  1 drivers
v00000000011f5ef0_0 .net *"_ivl_15", 0 0, L_00000000011f5b30;  1 drivers
v00000000011f5130_0 .net *"_ivl_16", 3 0, L_00000000011f4190;  1 drivers
v00000000011f49b0_0 .net *"_ivl_23", 0 0, L_00000000011f8930;  1 drivers
v00000000011f4cd0_0 .net *"_ivl_25", 0 0, L_00000000011f8110;  1 drivers
v00000000011f4e10_0 .net "clk", 0 0, v00000000011f5590_0;  1 drivers
v00000000011f4230_0 .net "load", 0 0, v00000000011f5810_0;  1 drivers
v00000000011f5950_0 .net "nextbit", 0 0, L_00000000011a3f50;  1 drivers
v00000000011f4910_0 .net "q", 0 0, L_00000000011a4420;  alias, 1 drivers
v00000000011f5310_0 .net "rst", 0 0, v00000000011f4f50_0;  1 drivers
v00000000011f54f0_0 .net "seed", 3 0, v00000000011f4ff0_0;  1 drivers
v00000000011f44b0_0 .net "state_in", 3 0, L_00000000011f4730;  1 drivers
v00000000011f4a50_0 .net "state_out", 3 0, L_00000000011f4050;  1 drivers
L_00000000011f4050 .concat [ 1 1 1 1], v0000000001138ba0_0, v0000000001138ec0_0, v0000000001138d80_0, v000000000113a180_0;
L_00000000011f5450 .part L_00000000011f4730, 0, 1;
L_00000000011f53b0 .part L_00000000011f4730, 1, 1;
L_00000000011f56d0 .part L_00000000011f4730, 2, 1;
L_00000000011f4370 .part L_00000000011f4730, 3, 1;
L_00000000011f4730 .concat [ 1 1 1 1], v00000000011a1400_0, v00000000011f5c70_0, v00000000011f4c30_0, v00000000011f5db0_0;
L_00000000011f5770 .part v00000000011f4ff0_0, 0, 1;
L_00000000011f40f0 .part v00000000011f4ff0_0, 1, 1;
L_00000000011f58b0 .part v00000000011f4ff0_0, 2, 1;
L_00000000011f59f0 .part v00000000011f4ff0_0, 3, 1;
L_00000000011f5a90 .part L_00000000011f4050, 2, 1;
L_00000000011f4410 .part L_00000000011f4050, 1, 1;
L_00000000011f5b30 .part L_00000000011f4050, 0, 1;
L_00000000011f4190 .concat [ 1 1 1 1], L_00000000011a3f50, L_00000000011f5b30, L_00000000011f4410, L_00000000011f5a90;
L_00000000011f42d0 .part L_00000000011f4190, 0, 1;
L_00000000011f4550 .part L_00000000011f4190, 1, 1;
L_00000000011f45f0 .part L_00000000011f4190, 2, 1;
L_00000000011f4690 .part L_00000000011f4190, 3, 1;
L_00000000011f8930 .part L_00000000011f4050, 2, 1;
L_00000000011f8110 .part L_00000000011f4050, 3, 1;
S_00000000011699b0 .scope module, "F[0]" "flipflop_lfsr" 3 10, 4 1 0, S_0000000001169820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v00000000011390a0_0 .net "clk", 0 0, v00000000011f5590_0;  alias, 1 drivers
v00000000011386a0_0 .net "d", 0 0, L_00000000011f5450;  1 drivers
v0000000001138ba0_0 .var "q", 0 0;
v0000000001139280_0 .net "rst", 0 0, v00000000011f4f50_0;  alias, 1 drivers
E_00000000011a53b0 .event posedge, v0000000001139280_0, v00000000011390a0_0;
S_0000000001144210 .scope module, "F[1]" "flipflop_lfsr" 3 10, 4 1 0, S_0000000001169820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0000000001139460_0 .net "clk", 0 0, v00000000011f5590_0;  alias, 1 drivers
v0000000001138c40_0 .net "d", 0 0, L_00000000011f53b0;  1 drivers
v0000000001138ec0_0 .var "q", 0 0;
v00000000011391e0_0 .net "rst", 0 0, v00000000011f4f50_0;  alias, 1 drivers
S_00000000011443a0 .scope module, "F[2]" "flipflop_lfsr" 3 10, 4 1 0, S_0000000001169820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v000000000113a040_0 .net "clk", 0 0, v00000000011f5590_0;  alias, 1 drivers
v0000000001139640_0 .net "d", 0 0, L_00000000011f56d0;  1 drivers
v0000000001138d80_0 .var "q", 0 0;
v00000000011395a0_0 .net "rst", 0 0, v00000000011f4f50_0;  alias, 1 drivers
S_000000000115d8b0 .scope module, "F[3]" "flipflop_lfsr" 3 10, 4 1 0, S_0000000001169820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "d";
v0000000001139000_0 .net "clk", 0 0, v00000000011f5590_0;  alias, 1 drivers
v0000000001139320_0 .net "d", 0 0, L_00000000011f4370;  1 drivers
v000000000113a180_0 .var "q", 0 0;
v00000000011396e0_0 .net "rst", 0 0, v00000000011f4f50_0;  alias, 1 drivers
S_000000000115da40 .scope module, "M1[0]" "mux_lfsr" 3 12, 5 1 0, S_0000000001169820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_00000000011a3e70 .functor NOT 1, v00000000011f5810_0, C4<0>, C4<0>, C4<0>;
v00000000011398c0_0 .net "a", 0 0, L_00000000011f5770;  1 drivers
v000000000113a0e0_0 .net "b", 0 0, L_00000000011f42d0;  1 drivers
v00000000011a0be0_0 .net "control", 0 0, v00000000011f5810_0;  alias, 1 drivers
v00000000011a0d20_0 .net "notcontrol", 0 0, L_00000000011a3e70;  1 drivers
v00000000011a1400_0 .var "q", 0 0;
E_00000000011a5630 .event edge, v000000000113a0e0_0, v00000000011398c0_0, v00000000011a0d20_0, v00000000011a0be0_0;
S_000000000115dbd0 .scope module, "M1[1]" "mux_lfsr" 3 12, 5 1 0, S_0000000001169820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_00000000011a4500 .functor NOT 1, v00000000011f5810_0, C4<0>, C4<0>, C4<0>;
v00000000011a05a0_0 .net "a", 0 0, L_00000000011f40f0;  1 drivers
v00000000011a0dc0_0 .net "b", 0 0, L_00000000011f4550;  1 drivers
v00000000011a0fa0_0 .net "control", 0 0, v00000000011f5810_0;  alias, 1 drivers
v00000000011f5bd0_0 .net "notcontrol", 0 0, L_00000000011a4500;  1 drivers
v00000000011f5c70_0 .var "q", 0 0;
E_00000000011a56f0 .event edge, v00000000011a0dc0_0, v00000000011a05a0_0, v00000000011f5bd0_0, v00000000011a0be0_0;
S_000000000115d060 .scope module, "M1[2]" "mux_lfsr" 3 12, 5 1 0, S_0000000001169820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_00000000011a43b0 .functor NOT 1, v00000000011f5810_0, C4<0>, C4<0>, C4<0>;
v00000000011f5090_0 .net "a", 0 0, L_00000000011f58b0;  1 drivers
v00000000011f47d0_0 .net "b", 0 0, L_00000000011f45f0;  1 drivers
v00000000011f51d0_0 .net "control", 0 0, v00000000011f5810_0;  alias, 1 drivers
v00000000011f5630_0 .net "notcontrol", 0 0, L_00000000011a43b0;  1 drivers
v00000000011f4c30_0 .var "q", 0 0;
E_00000000011a5670 .event edge, v00000000011f47d0_0, v00000000011f5090_0, v00000000011f5630_0, v00000000011a0be0_0;
S_000000000115d1f0 .scope module, "M1[3]" "mux_lfsr" 3 12, 5 1 0, S_0000000001169820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "control";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /INPUT 1 "b";
L_00000000011a3ee0 .functor NOT 1, v00000000011f5810_0, C4<0>, C4<0>, C4<0>;
v00000000011f4870_0 .net "a", 0 0, L_00000000011f59f0;  1 drivers
v00000000011f5270_0 .net "b", 0 0, L_00000000011f4690;  1 drivers
v00000000011f5d10_0 .net "control", 0 0, v00000000011f5810_0;  alias, 1 drivers
v00000000011f4b90_0 .net "notcontrol", 0 0, L_00000000011a3ee0;  1 drivers
v00000000011f5db0_0 .var "q", 0 0;
E_00000000011a51f0 .event edge, v00000000011f5270_0, v00000000011f4870_0, v00000000011f4b90_0, v00000000011a0be0_0;
    .scope S_00000000011699b0;
T_0 ;
    %wait E_00000000011a53b0;
    %load/vec4 v0000000001139280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001138ba0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000011386a0_0;
    %store/vec4 v0000000001138ba0_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000001144210;
T_1 ;
    %wait E_00000000011a53b0;
    %load/vec4 v00000000011391e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001138ec0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001138c40_0;
    %store/vec4 v0000000001138ec0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000011443a0;
T_2 ;
    %wait E_00000000011a53b0;
    %load/vec4 v00000000011395a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001138d80_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000001139640_0;
    %store/vec4 v0000000001138d80_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000115d8b0;
T_3 ;
    %wait E_00000000011a53b0;
    %load/vec4 v00000000011396e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000113a180_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000001139320_0;
    %store/vec4 v000000000113a180_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000115da40;
T_4 ;
    %wait E_00000000011a5630;
    %load/vec4 v00000000011a0be0_0;
    %load/vec4 v00000000011398c0_0;
    %and;
    %load/vec4 v00000000011a0d20_0;
    %load/vec4 v000000000113a0e0_0;
    %and;
    %or;
    %store/vec4 v00000000011a1400_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000115dbd0;
T_5 ;
    %wait E_00000000011a56f0;
    %load/vec4 v00000000011a0fa0_0;
    %load/vec4 v00000000011a05a0_0;
    %and;
    %load/vec4 v00000000011f5bd0_0;
    %load/vec4 v00000000011a0dc0_0;
    %and;
    %or;
    %store/vec4 v00000000011f5c70_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000115d060;
T_6 ;
    %wait E_00000000011a5670;
    %load/vec4 v00000000011f51d0_0;
    %load/vec4 v00000000011f5090_0;
    %and;
    %load/vec4 v00000000011f5630_0;
    %load/vec4 v00000000011f47d0_0;
    %and;
    %or;
    %store/vec4 v00000000011f4c30_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000115d1f0;
T_7 ;
    %wait E_00000000011a51f0;
    %load/vec4 v00000000011f5d10_0;
    %load/vec4 v00000000011f4870_0;
    %and;
    %load/vec4 v00000000011f4b90_0;
    %load/vec4 v00000000011f5270_0;
    %and;
    %or;
    %store/vec4 v00000000011f5db0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001169690;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011f4eb0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0000000001169690;
T_9 ;
    %delay 3290337280, 5820;
    %load/vec4 v00000000011f5590_0;
    %nor/r;
    %store/vec4 v00000000011f5590_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000001169690;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f5590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f4f50_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000000011f4ff0_0, 0, 4;
    %delay 1316134912, 2328;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011f5810_0, 0, 1;
    %delay 3290337280, 5820;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011f5810_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011f4eb0_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000000011f4eb0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %wait E_00000000011a8530;
    %vpi_call 2 35 "$display", "Random bit" {0 0 0};
    %vpi_call 2 36 "$display", v00000000011f5e50_0 {0 0 0};
    %vpi_call 2 37 "$display", "Load" {0 0 0};
    %vpi_call 2 38 "$display", v00000000011f5810_0 {0 0 0};
    %vpi_call 2 39 "$display", "clk" {0 0 0};
    %vpi_call 2 40 "$display", v00000000011f5590_0 {0 0 0};
    %vpi_call 2 41 "$display", "---------" {0 0 0};
    %load/vec4 v00000000011f4eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011f4eb0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "lfsr_tb.v";
    "lfsr.v";
    "flipflop_lfsr.v";
    "mux_lfsr.v";
