$comment
	File created using the following command:
		vcd file Posedge_DSwitch.msim.vcd -direction
$end
$date
	Fri Mar 15 19:10:44 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Posedge_DSwitch_vlg_vec_tst $end
$var reg 1 ! Clk $end
$var reg 1 " D $end
$var reg 1 # Reset $end
$var reg 1 $ WE $end
$var wire 1 % Q $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , Q~output_o $end
$var wire 1 - Clk~input_o $end
$var wire 1 . WE~input_o $end
$var wire 1 / Reset~input_o $end
$var wire 1 0 D~input_o $end
$var wire 1 1 Q~0_combout $end
$var wire 1 2 Q~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
$end
#20000
1"
1#
1$
10
1/
1.
#30000
1!
1-
#40000
0"
0#
0$
00
0/
0.
#50000
1"
1$
10
1.
11
#60000
0!
0-
#70000
0"
0$
00
0.
01
#80000
1$
1.
#90000
1!
1-
#100000
0$
0.
#120000
0!
0-
#140000
1"
1$
10
1.
11
#150000
1!
1-
12
1,
1%
#160000
0"
0$
00
0.
#180000
0!
0-
#200000
1#
1/
01
#210000
1!
1-
02
0,
0%
#220000
0#
0/
#240000
0!
0-
#270000
1!
1-
#300000
0!
0-
#330000
1!
1-
#360000
0!
0-
#390000
1!
1-
#420000
0!
0-
#450000
1!
1-
#480000
0!
0-
#510000
1!
1-
#540000
0!
0-
#570000
1!
1-
#600000
0!
0-
#630000
1!
1-
#660000
0!
0-
#690000
1!
1-
#720000
0!
0-
#750000
1!
1-
#780000
0!
0-
#810000
1!
1-
#840000
0!
0-
#870000
1!
1-
#900000
0!
0-
#930000
1!
1-
#960000
0!
0-
#990000
1!
1-
#1000000
