\hypertarget{struct_n_r_f___p_u___type}{}\section{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type Struct Reference}
\label{struct_n_r_f___p_u___type}\index{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type}}


Patch unit. (P\+U)  




{\ttfamily \#include $<$nrf51.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I uint32\+\_\+t \hyperlink{struct_n_r_f___p_u___type_ae85bd5d6ac8fe3129c6ca67aa812daa1}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}448\mbox{]}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___p_u___type_ae79251eb357774997fb4b52138e05d43}{R\+E\+P\+L\+A\+C\+E\+A\+D\+D\+R} \mbox{[}8\mbox{]}
\item 
\hypertarget{struct_n_r_f___p_u___type_a9bacfb414aef4471bb35841a5be5b5cc}{}\+\_\+\+\_\+\+I uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}24\mbox{]}\label{struct_n_r_f___p_u___type_a9bacfb414aef4471bb35841a5be5b5cc}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___p_u___type_aa04b141b5d070309b0afbd690f25b093}{P\+A\+T\+C\+H\+A\+D\+D\+R} \mbox{[}8\mbox{]}
\item 
\hypertarget{struct_n_r_f___p_u___type_a604251739ee85c5f38b05f978ffd14f8}{}\+\_\+\+\_\+\+I uint32\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}24\mbox{]}\label{struct_n_r_f___p_u___type_a604251739ee85c5f38b05f978ffd14f8}

\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___p_u___type_a11712ff642e166ffaaad3aa728e15e25}{P\+A\+T\+C\+H\+E\+N}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___p_u___type_ab7899ebde7f7f7a6fd310cb27f287d5a}{P\+A\+T\+C\+H\+E\+N\+S\+E\+T}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_n_r_f___p_u___type_a191ece527dd69824c849a59889af3740}{P\+A\+T\+C\+H\+E\+N\+C\+L\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Patch unit. (P\+U) 

\subsection{Member Data Documentation}
\hypertarget{struct_n_r_f___p_u___type_aa04b141b5d070309b0afbd690f25b093}{}\index{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type}!P\+A\+T\+C\+H\+A\+D\+D\+R@{P\+A\+T\+C\+H\+A\+D\+D\+R}}
\index{P\+A\+T\+C\+H\+A\+D\+D\+R@{P\+A\+T\+C\+H\+A\+D\+D\+R}!N\+R\+F\+\_\+\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type}}
\subsubsection[{P\+A\+T\+C\+H\+A\+D\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+P\+U\+\_\+\+Type\+::\+P\+A\+T\+C\+H\+A\+D\+D\+R\mbox{[}8\mbox{]}}\label{struct_n_r_f___p_u___type_aa04b141b5d070309b0afbd690f25b093}
Relative address of patch instructions. \hypertarget{struct_n_r_f___p_u___type_a11712ff642e166ffaaad3aa728e15e25}{}\index{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type}!P\+A\+T\+C\+H\+E\+N@{P\+A\+T\+C\+H\+E\+N}}
\index{P\+A\+T\+C\+H\+E\+N@{P\+A\+T\+C\+H\+E\+N}!N\+R\+F\+\_\+\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type}}
\subsubsection[{P\+A\+T\+C\+H\+E\+N}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+P\+U\+\_\+\+Type\+::\+P\+A\+T\+C\+H\+E\+N}\label{struct_n_r_f___p_u___type_a11712ff642e166ffaaad3aa728e15e25}
Patch enable register. \hypertarget{struct_n_r_f___p_u___type_a191ece527dd69824c849a59889af3740}{}\index{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type}!P\+A\+T\+C\+H\+E\+N\+C\+L\+R@{P\+A\+T\+C\+H\+E\+N\+C\+L\+R}}
\index{P\+A\+T\+C\+H\+E\+N\+C\+L\+R@{P\+A\+T\+C\+H\+E\+N\+C\+L\+R}!N\+R\+F\+\_\+\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type}}
\subsubsection[{P\+A\+T\+C\+H\+E\+N\+C\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+P\+U\+\_\+\+Type\+::\+P\+A\+T\+C\+H\+E\+N\+C\+L\+R}\label{struct_n_r_f___p_u___type_a191ece527dd69824c849a59889af3740}
Patch disable register. \hypertarget{struct_n_r_f___p_u___type_ab7899ebde7f7f7a6fd310cb27f287d5a}{}\index{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type}!P\+A\+T\+C\+H\+E\+N\+S\+E\+T@{P\+A\+T\+C\+H\+E\+N\+S\+E\+T}}
\index{P\+A\+T\+C\+H\+E\+N\+S\+E\+T@{P\+A\+T\+C\+H\+E\+N\+S\+E\+T}!N\+R\+F\+\_\+\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type}}
\subsubsection[{P\+A\+T\+C\+H\+E\+N\+S\+E\+T}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+P\+U\+\_\+\+Type\+::\+P\+A\+T\+C\+H\+E\+N\+S\+E\+T}\label{struct_n_r_f___p_u___type_ab7899ebde7f7f7a6fd310cb27f287d5a}
Patch enable register. \hypertarget{struct_n_r_f___p_u___type_ae79251eb357774997fb4b52138e05d43}{}\index{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type}!R\+E\+P\+L\+A\+C\+E\+A\+D\+D\+R@{R\+E\+P\+L\+A\+C\+E\+A\+D\+D\+R}}
\index{R\+E\+P\+L\+A\+C\+E\+A\+D\+D\+R@{R\+E\+P\+L\+A\+C\+E\+A\+D\+D\+R}!N\+R\+F\+\_\+\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type}}
\subsubsection[{R\+E\+P\+L\+A\+C\+E\+A\+D\+D\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t N\+R\+F\+\_\+\+P\+U\+\_\+\+Type\+::\+R\+E\+P\+L\+A\+C\+E\+A\+D\+D\+R\mbox{[}8\mbox{]}}\label{struct_n_r_f___p_u___type_ae79251eb357774997fb4b52138e05d43}
Address of first instruction to replace. \hypertarget{struct_n_r_f___p_u___type_ae85bd5d6ac8fe3129c6ca67aa812daa1}{}\index{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!N\+R\+F\+\_\+\+P\+U\+\_\+\+Type@{N\+R\+F\+\_\+\+P\+U\+\_\+\+Type}}
\subsubsection[{R\+E\+S\+E\+R\+V\+E\+D0}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I uint32\+\_\+t N\+R\+F\+\_\+\+P\+U\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}448\mbox{]}}\label{struct_n_r_f___p_u___type_ae85bd5d6ac8fe3129c6ca67aa812daa1}
$<$ P\+U Structure 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Eclipse\+\_\+workspace/hardware/\hyperlink{nrf51_8h}{nrf51.\+h}\end{DoxyCompactItemize}
