<root><simulation><result_generated_time />2023-05-12 16:43:38<layer><layer_spec />{'B': 1, 'K': 96, 'C': 384, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7225344<total_data_size_element />{'W': 36864, 'I': 75264, 'O': 18816}<total_data_reuse />{'W': 196, 'I': 96.0, 'O': 384}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />31/56</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [896, 1, 1], 'O': [7, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('C', 4)], [('C', 32)]], [], []]<I />[[], [[('OY', 7), ('C', 4)], [('C', 32)]], [], []]<O />[[[('C', 4)], [('C', 32)]], [[('OY', 7)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 16), ('OX', 14), ('OY', 2)], [('K', 3), ('C', 3)], []]<I />[[('K', 2), ('K', 16), ('OX', 14), ('OY', 2), ('K', 3)], [('C', 3)], []]<O />[[('K', 2), ('K', 16)], [('OX', 14), ('OY', 2), ('K', 3), ('C', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 28, 1, 1], 'I': [1.0, 96.0, 1.0, 1.0], 'O': [128.0, 1, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [256, 294912, 294912], 'I': [224, 602112, 602112], 'O': [256, 150528, 150528], 'O_partial': [256, 150528, 0], 'O_final': [0, 0, 150528]}<actual_mem_utilization_individual />{'W': [0.5, 0.01, 0.0], 'I': [0.44, 0.02, 0.0], 'O': [0.5, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.5, 0.03, 0.0], 'I': [0.44, 0.03, 0.0], 'O': [0.5, 0.03, 0.0]}<effective_mem_size_bit />{'W': [256, 98304, 294912], 'I': [224, 200704, 602112], 'O': [128, 150528, 150528], 'O_partial': [128, 150528, 0], 'O_final': [0, 0, 150528]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 896, 1, 1], 'O': [896, 7, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [896, 896, 1, 1], 'O': [7, 7, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1032192, 36864], [36864, 36864], [36864, 0]]<I />[[225792, 75264], [75264, 75264], [75264, 0]]<O />[[(37632, 56448), (56448, 37632)], [(37632, 56448), (18816, 0)], [(0, 18816), (0, 0)]]<O_partial />[[(37632, 56448), (56448, 37632)], [(37632, 56448), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (18816, 0)], [(0, 18816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[129024, 4608], [576, 576], [144, 0]]<I />[[28224, 9408], [1176, 1176], [294, 0]]<O />[[(4704, 7056), (7056, 4704)], [(588, 882), (294, 0)], [(0, 74), (0, 0)]]<O_partial />[([4704, 7056], [7056, 4704]), ([588, 882], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [294, 0]), ([0, 74], [0, 0])]</mem_access_count_word><mac_count><active />7225344<idle />1032192</mac_count></basic_info><energy><total_energy />15847481.0<mem_energy_breakdown><W />[45.0, 114.2, 191.8]<I />[12.9, 233.1, 391.6]<O />[8.2, 174.8, 97.9]</mem_energy_breakdown><MAC_energy><active_MAC />15794602.0<idle_MAC />51609.6<total />15846211.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7142<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.8162<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />9880<latency_cycle_without_data_loading />8064<ideal_computing_cycle />8064<data_loading><load_cycle_total />1816<load_cycle_individual />{'W': [64, 576, 0], 'I': [392, 1176, 0]}<load_cycle_combined />{'W': 576, 'I': 1176}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-8063], [-7136, -6656], [-8064, -8064]], 'I': [[-8063], [-5368, -4592], [-8064, -8064]], 'O': [[-8064], [-7056, -7056], [-7770, -7990]]}<mem_stall_cycle_shared />{'W': [[-8063], [-7136, 0], [0, 0]], 'I': [[-8063], [-5368, 0], [0, 0]], 'O': [[-8064], [-7056, -7056], [-7770, -7990]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [256, 294912, 294912], 'I': [224, 602112, 602112], 'O': [256, 150528, 150528], 'O_partial': [256, 150528, 0], 'O_final': [0, 0, 150528]}<data_size_each_level_total />{'W': [32768, 294912, 294912], 'I': [200704, 602112, 602112], 'O': [1792, 150528, 150528]}<loop_cycles_each_level />{'W': [896, 8064, 8064], 'I': [2688, 8064, 8064], 'O': [32, 8064, 8064]}<top_ir_loop_size />{'W': [28, 1, 1], 'I': [3, 1, 1], 'O': [1, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.3], [36.6, 36.6], [36.6, 36.6]], 'I': [[8.0, 0.1], [74.7, 74.7], [74.7, 74.7]], 'O': [[8.0, 8.0], [56.0, 18.7], [18.7, 18.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 36.6], [36.6, 36.6]], 'I': [[8.0, 0.2], [224.0, 74.7], [74.7, 74.7]], 'O': [[8.0, 8.0], [56.0, 56.0], [56.0, 18.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.3], [36.6, 36.6], [36.6, 0]], 'I': [[8.0, 0.1], [74.7, 74.7], [74.7, 0]], 'O': [[8.0, 8.0], [56.0, 18.7], [18.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.3], [185.9, 167.2], [111.2, 18.7]], 'I': [[8.0, 0.1], [185.9, 167.2], [111.2, 18.7]], 'O': [[8.0, 8.0], [185.9, 167.2], [111.2, 18.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 8064], [896, 896, 9], [8064, 8064, 1]], 'I': [[1, 1, 8064], [2688, 2688, 3], [8064, 8064, 1]], 'O': [[1, 1, 8064], [32, 32, 252], [8064, 8064, 1]]}<trans_time_real />{'W': [[0, 1, 8064], [[4, 896, 9], [64, 896, 9]], [[576, 8064, 1], [144, 8064, 1]]], 'I': [[0, 1, 8064], [[4, 2688, 3], [392, 2688, 3]], [[1176, 8064, 1], [294, 8064, 1]]], 'O': [[0, 1, 8064], [[4, 32, 252], [4, 32, 252]], [[294, 8064, 1], [74, 8064, 1]]]}<single_stall_cycle />{'W': [[-1], [-892, -832], [-7488, -7920]], 'I': [[-1], [-2684, -2296], [-6888, -7770]], 'O': [[-1], [-28, -28], [-7770, -7990]]}<single_stall_count />{'W': [8063, 8, 0], 'I': [8063, 2, 0], 'O': [8064, 252, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [512, 0], 'I': [784, 0], 'O': [1008, 294]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [294, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-5760, -8064], [-7056, -7770]], 1: [[-8064, -8064], [-7770, -8064]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>