Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun 28 00:16:35 2023
| Host         : DESKTOP-US2MUQE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file phaser_ip_v1_0_timing_summary_routed.rpt -rpx phaser_ip_v1_0_timing_summary_routed.rpx -warn_on_violation
| Design       : phaser_ip_v1_0
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.103        0.000                      0                  809        0.096        0.000                      0                  809        1.975        0.000                       0                   244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
s00_axi_aclk  {0.000 2.475}        4.950           202.020         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
s00_axi_aclk        0.103        0.000                      0                  809        0.096        0.000                      0                  809        1.975        0.000                       0                   244  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  s00_axi_aclk
  To Clock:  s00_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 phaser/a_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/a_x_pmid_reg0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (s00_axi_aclk rise@4.950ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.389%)  route 0.599ns (53.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 9.418 - 4.950 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.673     4.896    phaser/clk
    SLICE_X34Y42         FDCE                                         r  phaser/a_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.414 r  phaser/a_reg_reg[9]/Q
                         net (fo=4, routed)           0.599     6.013    phaser/a_reg[9]
    DSP48_X1Y14          DSP48E1                                      r  phaser/a_x_pmid_reg0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      4.950     4.950 r  
    U14                                               0.000     4.950 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     4.950    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.862 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.742    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.833 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.585     9.418    phaser/clk
    DSP48_X1Y14          DSP48E1                                      r  phaser/a_x_pmid_reg0/CLK
                         clock pessimism              0.455     9.872    
                         clock uncertainty           -0.035     9.837    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722     6.115    phaser/a_x_pmid_reg0
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 phaser/a_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/a_x_pout_reg0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (s00_axi_aclk rise@4.950ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.389%)  route 0.599ns (53.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 9.420 - 4.950 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.673     4.896    phaser/clk
    SLICE_X34Y42         FDCE                                         r  phaser/a_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDCE (Prop_fdce_C_Q)         0.518     5.414 r  phaser/a_reg_reg[9]/Q
                         net (fo=4, routed)           0.599     6.013    phaser/a_reg[9]
    DSP48_X1Y15          DSP48E1                                      r  phaser/a_x_pout_reg0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      4.950     4.950 r  
    U14                                               0.000     4.950 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     4.950    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.862 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.742    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.833 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.587     9.420    phaser/clk
    DSP48_X1Y15          DSP48E1                                      r  phaser/a_x_pout_reg0/CLK
                         clock pessimism              0.455     9.874    
                         clock uncertainty           -0.035     9.839    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722     6.117    phaser/a_x_pout_reg0
  -------------------------------------------------------------------
                         required time                          6.117    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 phaser/a_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/a_x_in_reg0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (s00_axi_aclk rise@4.950ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.456ns (39.543%)  route 0.697ns (60.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 9.422 - 4.950 ) 
    Source Clock Delay      (SCD):    4.895ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.672     4.895    phaser/clk
    SLICE_X33Y40         FDCE                                         r  phaser/a_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDCE (Prop_fdce_C_Q)         0.456     5.351 r  phaser/a_reg_reg[14]/Q
                         net (fo=4, routed)           0.697     6.048    phaser/a_reg[14]
    DSP48_X1Y16          DSP48E1                                      r  phaser/a_x_in_reg0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      4.950     4.950 r  
    U14                                               0.000     4.950 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     4.950    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.862 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.742    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.833 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.589     9.422    phaser/clk
    DSP48_X1Y16          DSP48E1                                      r  phaser/a_x_in_reg0/CLK
                         clock pessimism              0.489     9.910    
                         clock uncertainty           -0.035     9.875    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.722     6.153    phaser/a_x_in_reg0
  -------------------------------------------------------------------
                         required time                          6.153    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 phaser/a_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/a_x_pmid_reg0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (s00_axi_aclk rise@4.950ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.518ns (47.238%)  route 0.579ns (52.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 9.418 - 4.950 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.671     4.894    phaser/clk
    SLICE_X30Y38         FDCE                                         r  phaser/a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518     5.412 r  phaser/a_reg_reg[2]/Q
                         net (fo=4, routed)           0.579     5.991    phaser/a_reg[2]
    DSP48_X1Y14          DSP48E1                                      r  phaser/a_x_pmid_reg0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      4.950     4.950 r  
    U14                                               0.000     4.950 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     4.950    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.862 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.742    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.833 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.585     9.418    phaser/clk
    DSP48_X1Y14          DSP48E1                                      r  phaser/a_x_pmid_reg0/CLK
                         clock pessimism              0.455     9.872    
                         clock uncertainty           -0.035     9.837    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722     6.115    phaser/a_x_pmid_reg0
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 phaser/a_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/a_x_pmid_reg0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (s00_axi_aclk rise@4.950ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.518ns (47.241%)  route 0.579ns (52.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 9.418 - 4.950 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.671     4.894    phaser/clk
    SLICE_X30Y38         FDCE                                         r  phaser/a_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518     5.412 r  phaser/a_reg_reg[0]/Q
                         net (fo=4, routed)           0.579     5.990    phaser/a_reg[0]
    DSP48_X1Y14          DSP48E1                                      r  phaser/a_x_pmid_reg0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      4.950     4.950 r  
    U14                                               0.000     4.950 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     4.950    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.862 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.742    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.833 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.585     9.418    phaser/clk
    DSP48_X1Y14          DSP48E1                                      r  phaser/a_x_pmid_reg0/CLK
                         clock pessimism              0.455     9.872    
                         clock uncertainty           -0.035     9.837    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     6.115    phaser/a_x_pmid_reg0
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 phaser/a_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/a_x_pmid_reg0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (s00_axi_aclk rise@4.950ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.518ns (47.249%)  route 0.578ns (52.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 9.418 - 4.950 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.670     4.893    phaser/clk
    SLICE_X30Y37         FDCE                                         r  phaser/a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDCE (Prop_fdce_C_Q)         0.518     5.411 r  phaser/a_reg_reg[1]/Q
                         net (fo=4, routed)           0.578     5.989    phaser/a_reg[1]
    DSP48_X1Y14          DSP48E1                                      r  phaser/a_x_pmid_reg0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      4.950     4.950 r  
    U14                                               0.000     4.950 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     4.950    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.862 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.742    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.833 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.585     9.418    phaser/clk
    DSP48_X1Y14          DSP48E1                                      r  phaser/a_x_pmid_reg0/CLK
                         clock pessimism              0.455     9.872    
                         clock uncertainty           -0.035     9.837    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722     6.115    phaser/a_x_pmid_reg0
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 phaser/a_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/a_x_pout_reg0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (s00_axi_aclk rise@4.950ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.518ns (47.238%)  route 0.579ns (52.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 9.420 - 4.950 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.671     4.894    phaser/clk
    SLICE_X30Y38         FDCE                                         r  phaser/a_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518     5.412 r  phaser/a_reg_reg[2]/Q
                         net (fo=4, routed)           0.579     5.991    phaser/a_reg[2]
    DSP48_X1Y15          DSP48E1                                      r  phaser/a_x_pout_reg0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      4.950     4.950 r  
    U14                                               0.000     4.950 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     4.950    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.862 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.742    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.833 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.587     9.420    phaser/clk
    DSP48_X1Y15          DSP48E1                                      r  phaser/a_x_pout_reg0/CLK
                         clock pessimism              0.455     9.874    
                         clock uncertainty           -0.035     9.839    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722     6.117    phaser/a_x_pout_reg0
  -------------------------------------------------------------------
                         required time                          6.117    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 phaser/a_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/a_x_pout_reg0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (s00_axi_aclk rise@4.950ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.518ns (47.241%)  route 0.579ns (52.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 9.420 - 4.950 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.671     4.894    phaser/clk
    SLICE_X30Y38         FDCE                                         r  phaser/a_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518     5.412 r  phaser/a_reg_reg[0]/Q
                         net (fo=4, routed)           0.579     5.990    phaser/a_reg[0]
    DSP48_X1Y15          DSP48E1                                      r  phaser/a_x_pout_reg0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      4.950     4.950 r  
    U14                                               0.000     4.950 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     4.950    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.862 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.742    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.833 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.587     9.420    phaser/clk
    DSP48_X1Y15          DSP48E1                                      r  phaser/a_x_pout_reg0/CLK
                         clock pessimism              0.455     9.874    
                         clock uncertainty           -0.035     9.839    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     6.117    phaser/a_x_pout_reg0
  -------------------------------------------------------------------
                         required time                          6.117    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 phaser/a_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/a_x_in_reg0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (s00_axi_aclk rise@4.950ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.175%)  route 0.580ns (52.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 9.422 - 4.950 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.671     4.894    phaser/clk
    SLICE_X30Y38         FDCE                                         r  phaser/a_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDCE (Prop_fdce_C_Q)         0.518     5.412 r  phaser/a_reg_reg[0]/Q
                         net (fo=4, routed)           0.580     5.992    phaser/a_reg[0]
    DSP48_X1Y16          DSP48E1                                      r  phaser/a_x_in_reg0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      4.950     4.950 r  
    U14                                               0.000     4.950 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     4.950    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.862 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.742    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.833 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.589     9.422    phaser/clk
    DSP48_X1Y16          DSP48E1                                      r  phaser/a_x_in_reg0/CLK
                         clock pessimism              0.455     9.876    
                         clock uncertainty           -0.035     9.841    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722     6.119    phaser/a_x_in_reg0
  -------------------------------------------------------------------
                         required time                          6.119    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 phaser/a_reg_reg[15]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/a_x_pmid_reg0/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.950ns  (s00_axi_aclk rise@4.950ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.456ns (41.656%)  route 0.639ns (58.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 9.418 - 4.950 ) 
    Source Clock Delay      (SCD):    4.893ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.670     4.893    phaser/clk
    SLICE_X31Y37         FDCE                                         r  phaser/a_reg_reg[15]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDCE (Prop_fdce_C_Q)         0.456     5.349 r  phaser/a_reg_reg[15]_rep__4/Q
                         net (fo=10, routed)          0.639     5.988    phaser/a_reg_reg[15]_rep__4_n_0
    DSP48_X1Y14          DSP48E1                                      r  phaser/a_x_pmid_reg0/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      4.950     4.950 r  
    U14                                               0.000     4.950 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     4.950    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.862 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.742    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.833 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.585     9.418    phaser/clk
    DSP48_X1Y14          DSP48E1                                      r  phaser/a_x_pmid_reg0/CLK
                         clock pessimism              0.455     9.872    
                         clock uncertainty           -0.035     9.837    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722     6.115    phaser/a_x_pmid_reg0
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                  0.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 phaser/up_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.517%)  route 0.262ns (58.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.489    phaser/clk
    SLICE_X19Y41         FDPE                                         r  phaser/up_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.630 f  phaser/up_reg_reg/Q
                         net (fo=2, routed)           0.262     1.892    phaser/up_reg
    SLICE_X23Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.937 r  phaser/state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.937    phaser/state_next[0]
    SLICE_X23Y41         FDCE                                         r  phaser/state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.827     2.003    phaser/clk
    SLICE_X23Y41         FDCE                                         r  phaser/state_reg_reg[0]/C
                         clock pessimism             -0.254     1.749    
    SLICE_X23Y41         FDCE (Hold_fdce_C_D)         0.092     1.841    phaser/state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 phaser/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/k_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.252ns (45.601%)  route 0.301ns (54.399%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.559     1.486    phaser/clk
    SLICE_X23Y40         FDCE                                         r  phaser/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  phaser/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=43, routed)          0.301     1.927    phaser/state_reg__0[3]
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.972 r  phaser/k_reg[4]_i_8/O
                         net (fo=1, routed)           0.000     1.972    phaser/k_reg[4]_i_8_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.038 r  phaser/k_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.038    phaser/k_reg_reg[4]_i_1_n_6
    SLICE_X20Y40         FDCE                                         r  phaser/k_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.829     2.005    phaser/clk
    SLICE_X20Y40         FDCE                                         r  phaser/k_reg_reg[5]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X20Y40         FDCE (Hold_fdce_C_D)         0.134     1.885    phaser/k_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 phaser/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/k_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.250ns (44.899%)  route 0.307ns (55.101%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.559     1.486    phaser/clk
    SLICE_X23Y40         FDCE                                         r  phaser/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  phaser/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=43, routed)          0.307     1.934    phaser/state_reg__0[3]
    SLICE_X20Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.979 r  phaser/k_reg[4]_i_6/O
                         net (fo=1, routed)           0.000     1.979    phaser/k_reg[4]_i_6_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.043 r  phaser/k_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.043    phaser/k_reg_reg[4]_i_1_n_4
    SLICE_X20Y40         FDCE                                         r  phaser/k_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.829     2.005    phaser/clk
    SLICE_X20Y40         FDCE                                         r  phaser/k_reg_reg[7]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X20Y40         FDCE (Hold_fdce_C_D)         0.134     1.885    phaser/k_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 phaser/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/k_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.252ns (44.708%)  route 0.312ns (55.292%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.559     1.486    phaser/clk
    SLICE_X23Y41         FDCE                                         r  phaser/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  phaser/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.312     1.938    phaser/state_reg__0[0]
    SLICE_X20Y41         LUT3 (Prop_lut3_I1_O)        0.045     1.983 r  phaser/k_reg[8]_i_8/O
                         net (fo=1, routed)           0.000     1.983    phaser/k_reg[8]_i_8_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.049 r  phaser/k_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.049    phaser/k_reg_reg[8]_i_1_n_6
    SLICE_X20Y41         FDCE                                         r  phaser/k_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.829     2.005    phaser/clk
    SLICE_X20Y41         FDCE                                         r  phaser/k_reg_reg[9]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X20Y41         FDCE (Hold_fdce_C_D)         0.134     1.885    phaser/k_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 phaser/FSM_sequential_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/k_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.256ns (44.927%)  route 0.314ns (55.073%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.559     1.486    phaser/clk
    SLICE_X23Y40         FDCE                                         r  phaser/FSM_sequential_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  phaser/FSM_sequential_state_reg_reg[3]/Q
                         net (fo=43, routed)          0.314     1.941    phaser/state_reg__0[3]
    SLICE_X20Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.986 r  phaser/k_reg[8]_i_9/O
                         net (fo=1, routed)           0.000     1.986    phaser/k_reg[8]_i_9_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.056 r  phaser/k_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.056    phaser/k_reg_reg[8]_i_1_n_7
    SLICE_X20Y41         FDCE                                         r  phaser/k_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.829     2.005    phaser/clk
    SLICE_X20Y41         FDCE                                         r  phaser/k_reg_reg[8]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X20Y41         FDCE (Hold_fdce_C_D)         0.134     1.885    phaser/k_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 phaser/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/k_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.256ns (44.770%)  route 0.316ns (55.230%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.559     1.486    phaser/clk
    SLICE_X23Y41         FDCE                                         r  phaser/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  phaser/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.316     1.943    phaser/state_reg__0[0]
    SLICE_X20Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.988 r  phaser/k_reg[12]_i_8/O
                         net (fo=1, routed)           0.000     1.988    phaser/k_reg[12]_i_8_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.058 r  phaser/k_reg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.058    phaser/k_reg_reg[12]_i_1_n_7
    SLICE_X20Y42         FDCE                                         r  phaser/k_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.829     2.005    phaser/clk
    SLICE_X20Y42         FDCE                                         r  phaser/k_reg_reg[12]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X20Y42         FDCE (Hold_fdce_C_D)         0.134     1.885    phaser/k_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 phaser/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/k_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.252ns (44.070%)  route 0.320ns (55.930%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.559     1.486    phaser/clk
    SLICE_X23Y41         FDCE                                         r  phaser/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  phaser/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=44, routed)          0.320     1.947    phaser/state_reg__0[0]
    SLICE_X20Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.992 r  phaser/k_reg[12]_i_7/O
                         net (fo=1, routed)           0.000     1.992    phaser/k_reg[12]_i_7_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.058 r  phaser/k_reg_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.058    phaser/k_reg_reg[12]_i_1_n_6
    SLICE_X20Y42         FDCE                                         r  phaser/k_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.829     2.005    phaser/clk
    SLICE_X20Y42         FDCE                                         r  phaser/k_reg_reg[13]/C
                         clock pessimism             -0.254     1.751    
    SLICE_X20Y42         FDCE (Hold_fdce_C_D)         0.134     1.885    phaser/k_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 phaser_ip_v1_0_S00_AXI_inst/reg_data_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            memory/input_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.592     1.519    phaser_ip_v1_0_S00_AXI_inst/S_AXI_ACLK
    SLICE_X40Y43         FDRE                                         r  phaser_ip_v1_0_S00_AXI_inst/reg_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  phaser_ip_v1_0_S00_AXI_inst/reg_data_o_reg[5]/Q
                         net (fo=1, routed)           0.119     1.779    memory/reg_data_i[5]
    SLICE_X40Y42         FDCE                                         r  memory/input_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.860     2.036    memory/clk
    SLICE_X40Y42         FDCE                                         r  memory/input_s_reg[5]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X40Y42         FDCE (Hold_fdce_C_D)         0.070     1.604    memory/input_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 phaser/input_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/PrevInVal_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.164ns (68.512%)  route 0.075ns (31.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.563     1.490    phaser/clk
    SLICE_X32Y43         FDCE                                         r  phaser/input_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDCE (Prop_fdce_C_Q)         0.164     1.654 r  phaser/input_reg_reg[12]/Q
                         net (fo=3, routed)           0.075     1.729    phaser/input_reg[12]
    SLICE_X33Y43         FDCE                                         r  phaser/PrevInVal_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     2.007    phaser/clk
    SLICE_X33Y43         FDCE                                         r  phaser/PrevInVal_reg_reg[12]/C
                         clock pessimism             -0.504     1.503    
    SLICE_X33Y43         FDCE (Hold_fdce_C_D)         0.046     1.549    phaser/PrevInVal_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 phaser/up_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Destination:            phaser/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@2.475ns period=4.950ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.962%)  route 0.346ns (65.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.489    phaser/clk
    SLICE_X19Y41         FDPE                                         r  phaser/up_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDPE (Prop_fdpe_C_Q)         0.141     1.630 f  phaser/up_reg_reg/Q
                         net (fo=2, routed)           0.346     1.976    phaser/up_reg
    SLICE_X23Y41         LUT5 (Prop_lut5_I4_O)        0.045     2.021 r  phaser/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.021    phaser/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X23Y41         FDCE                                         r  phaser/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.827     2.003    phaser/clk
    SLICE_X23Y41         FDCE                                         r  phaser/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.254     1.749    
    SLICE_X23Y41         FDCE (Hold_fdce_C_D)         0.091     1.840    phaser/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s00_axi_aclk
Waveform(ns):       { 0.000 2.475 }
Period(ns):         4.950
Sources:            { s00_axi_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.950       2.374      RAMB36_X0Y6   phaser/rom/data_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.950       2.374      RAMB36_X1Y6   phaser/rom/data_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.950       2.374      RAMB36_X1Y13  phaser/rom/data_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.950       2.374      RAMB36_X2Y8   phaser/rom/data_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.950       2.374      RAMB36_X2Y7   phaser/rom/data_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.950       2.374      RAMB36_X0Y7   phaser/rom/data_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.950       2.374      RAMB36_X1Y5   phaser/rom/data_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.950       2.374      RAMB36_X0Y9   phaser/rom/data_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.950       2.374      RAMB36_X0Y8   phaser/rom/data_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.950       2.374      RAMB36_X1Y10  phaser/rom/data_reg_0_9/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X40Y42  memory/input_s_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X40Y42  memory/input_s_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X35Y44  phaser/input_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X32Y43  phaser/input_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X35Y43  phaser/input_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X35Y43  phaser/input_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X33Y43  phaser/PrevInVal_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X33Y43  phaser/PrevInVal_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X33Y43  phaser/PrevInVal_reg_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X33Y43  phaser/PrevInVal_reg_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X37Y40  memory/input_s_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X39Y43  memory/input_s_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X39Y43  memory/input_s_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X39Y43  memory/input_s_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X39Y43  memory/input_s_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X38Y43  memory/input_s_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X38Y42  memory/input_s_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X38Y43  memory/input_s_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X38Y41  memory/input_s_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.475       1.975      SLICE_X38Y42  memory/input_s_reg[3]/C



