/**
 * \file
 * \brief Generated by ifgen (4.6.1).
 */

#pragma once
#ifndef RP2040_STRUCTS_VREG_AND_CHIP_RESET_H
#define RP2040_STRUCTS_VREG_AND_CHIP_RESET_H

#include "../ifgen/common.h"

namespace RP2040
{

/**
 * control and status for on-chip voltage regulator and chip level reset
 * subsystem
 */
struct vreg_and_chip_reset
{
    /* Constant attributes. */
    static constexpr struct_id_t id =
        27; /*!< vreg_and_chip_reset's identifier. */
    static constexpr std::size_t size =
        12; /*!< vreg_and_chip_reset's size in bytes. */

    /* Fields. */
    uint32_t VREG; /*!< (read-write) Voltage regulator control and status */
    uint32_t BOD;  /*!< (read-write) brown-out detection control */
    uint32_t CHIP_RESET; /*!< (read-write) Chip reset control and status */

    /* Methods. */

    /**
     * Get VREG's EN bit.
     *
     * enable
     *                 0=not enabled, 1=enabled
     */
    inline bool get_VREG_EN() volatile
    {
        return VREG & 1u;
    }

    /**
     * Set VREG's EN bit.
     *
     * enable
     *                 0=not enabled, 1=enabled
     */
    inline void set_VREG_EN() volatile
    {
        VREG |= 1u;
    }

    /**
     * Clear VREG's EN bit.
     *
     * enable
     *                 0=not enabled, 1=enabled
     */
    inline void clear_VREG_EN() volatile
    {
        VREG &= ~(1u);
    }

    /**
     * Toggle VREG's EN bit.
     *
     * enable
     *                 0=not enabled, 1=enabled
     */
    inline void toggle_VREG_EN() volatile
    {
        VREG ^= 1u;
    }

    /**
     * Get VREG's HIZ bit.
     *
     * high impedance mode select
     *                 0=not in high impedance mode, 1=in high impedance mode
     */
    inline bool get_VREG_HIZ() volatile
    {
        return VREG & (1u << 1u);
    }

    /**
     * Set VREG's HIZ bit.
     *
     * high impedance mode select
     *                 0=not in high impedance mode, 1=in high impedance mode
     */
    inline void set_VREG_HIZ() volatile
    {
        VREG |= 1u << 1u;
    }

    /**
     * Clear VREG's HIZ bit.
     *
     * high impedance mode select
     *                 0=not in high impedance mode, 1=in high impedance mode
     */
    inline void clear_VREG_HIZ() volatile
    {
        VREG &= ~(1u << 1u);
    }

    /**
     * Toggle VREG's HIZ bit.
     *
     * high impedance mode select
     *                 0=not in high impedance mode, 1=in high impedance mode
     */
    inline void toggle_VREG_HIZ() volatile
    {
        VREG ^= 1u << 1u;
    }

    /**
     * Get VREG's VSEL field.
     *
     * output voltage select
     *                 0000 to 0101 - 0.80V
     *                 0110         - 0.85V
     *                 0111         - 0.90V
     *                 1000         - 0.95V
     *                 1001         - 1.00V
     *                 1010         - 1.05V
     *                 1011         - 1.10V (default)
     *                 1100         - 1.15V
     *                 1101         - 1.20V
     *                 1110         - 1.25V
     *                 1111         - 1.30V
     */
    inline uint8_t get_VREG_VSEL() volatile
    {
        return (VREG >> 4u) & 0xfu;
    }

    /**
     * Set VREG's VSEL field.
     *
     * output voltage select
     *                 0000 to 0101 - 0.80V
     *                 0110         - 0.85V
     *                 0111         - 0.90V
     *                 1000         - 0.95V
     *                 1001         - 1.00V
     *                 1010         - 1.05V
     *                 1011         - 1.10V (default)
     *                 1100         - 1.15V
     *                 1101         - 1.20V
     *                 1110         - 1.25V
     *                 1111         - 1.30V
     */
    inline void set_VREG_VSEL(uint8_t value) volatile
    {
        uint32_t curr = VREG;

        curr &= ~(0xfu << 4u);
        curr |= (value & 0xfu) << 4u;

        VREG = curr;
    }

    /**
     * Get VREG's ROK bit.
     *
     * regulation status
     *                 0=not in regulation, 1=in regulation
     */
    inline bool get_VREG_ROK() volatile
    {
        return VREG & (1u << 12u);
    }

    /**
     * Get all of VREG's bit fields.
     *
     * (read-write) Voltage regulator control and status
     */
    inline void get_VREG(bool &EN, bool &HIZ, uint8_t &VSEL,
                         bool &ROK) volatile
    {
        uint32_t curr = VREG;

        EN = curr & 1u;
        HIZ = curr & (1u << 1u);
        VSEL = (curr >> 4u) & 0xfu;
        ROK = curr & (1u << 12u);
    }

    /**
     * Set all of VREG's bit fields.
     *
     * (read-write) Voltage regulator control and status
     */
    inline void set_VREG(bool EN, bool HIZ, uint8_t VSEL) volatile
    {
        uint32_t curr = VREG;

        curr &= ~(0b1u);
        curr |= (EN & 0b1u);
        curr &= ~(0b1u << 1u);
        curr |= (HIZ & 0b1u) << 1u;
        curr &= ~(0xfu << 4u);
        curr |= (VSEL & 0xfu) << 4u;

        VREG = curr;
    }

    /**
     * Get BOD's EN bit.
     *
     * enable
     *                 0=not enabled, 1=enabled
     */
    inline bool get_BOD_EN() volatile
    {
        return BOD & 1u;
    }

    /**
     * Set BOD's EN bit.
     *
     * enable
     *                 0=not enabled, 1=enabled
     */
    inline void set_BOD_EN() volatile
    {
        BOD |= 1u;
    }

    /**
     * Clear BOD's EN bit.
     *
     * enable
     *                 0=not enabled, 1=enabled
     */
    inline void clear_BOD_EN() volatile
    {
        BOD &= ~(1u);
    }

    /**
     * Toggle BOD's EN bit.
     *
     * enable
     *                 0=not enabled, 1=enabled
     */
    inline void toggle_BOD_EN() volatile
    {
        BOD ^= 1u;
    }

    /**
     * Get BOD's VSEL field.
     *
     * threshold select
     *                 0000 - 0.473V
     *                 0001 - 0.516V
     *                 0010 - 0.559V
     *                 0011 - 0.602V
     *                 0100 - 0.645V
     *                 0101 - 0.688V
     *                 0110 - 0.731V
     *                 0111 - 0.774V
     *                 1000 - 0.817V
     *                 1001 - 0.860V (default)
     *                 1010 - 0.903V
     *                 1011 - 0.946V
     *                 1100 - 0.989V
     *                 1101 - 1.032V
     *                 1110 - 1.075V
     *                 1111 - 1.118V
     */
    inline uint8_t get_BOD_VSEL() volatile
    {
        return (BOD >> 4u) & 0xfu;
    }

    /**
     * Set BOD's VSEL field.
     *
     * threshold select
     *                 0000 - 0.473V
     *                 0001 - 0.516V
     *                 0010 - 0.559V
     *                 0011 - 0.602V
     *                 0100 - 0.645V
     *                 0101 - 0.688V
     *                 0110 - 0.731V
     *                 0111 - 0.774V
     *                 1000 - 0.817V
     *                 1001 - 0.860V (default)
     *                 1010 - 0.903V
     *                 1011 - 0.946V
     *                 1100 - 0.989V
     *                 1101 - 1.032V
     *                 1110 - 1.075V
     *                 1111 - 1.118V
     */
    inline void set_BOD_VSEL(uint8_t value) volatile
    {
        uint32_t curr = BOD;

        curr &= ~(0xfu << 4u);
        curr |= (value & 0xfu) << 4u;

        BOD = curr;
    }

    /**
     * Get all of BOD's bit fields.
     *
     * (read-write) brown-out detection control
     */
    inline void get_BOD(bool &EN, uint8_t &VSEL) volatile
    {
        uint32_t curr = BOD;

        EN = curr & 1u;
        VSEL = (curr >> 4u) & 0xfu;
    }

    /**
     * Set all of BOD's bit fields.
     *
     * (read-write) brown-out detection control
     */
    inline void set_BOD(bool EN, uint8_t VSEL) volatile
    {
        uint32_t curr = BOD;

        curr &= ~(0b1u);
        curr |= (EN & 0b1u);
        curr &= ~(0xfu << 4u);
        curr |= (VSEL & 0xfu) << 4u;

        BOD = curr;
    }

    /**
     * Get CHIP_RESET's HAD_POR bit.
     *
     * Last reset was from the power-on reset or brown-out detection blocks
     */
    inline bool get_CHIP_RESET_HAD_POR() volatile
    {
        return CHIP_RESET & (1u << 8u);
    }

    /**
     * Get CHIP_RESET's HAD_RUN bit.
     *
     * Last reset was from the RUN pin
     */
    inline bool get_CHIP_RESET_HAD_RUN() volatile
    {
        return CHIP_RESET & (1u << 16u);
    }

    /**
     * Get CHIP_RESET's HAD_PSM_RESTART bit.
     *
     * Last reset was from the debug port
     */
    inline bool get_CHIP_RESET_HAD_PSM_RESTART() volatile
    {
        return CHIP_RESET & (1u << 20u);
    }

    /**
     * Get CHIP_RESET's PSM_RESTART_FLAG bit.
     *
     * This is set by psm_restart from the debugger.
     *                 Its purpose is to branch bootcode to a safe mode when
     * the debugger has issued a psm_restart in order to recover from a boot
     * lock-up. In the safe mode the debugger can repair the boot code, clear
     * this flag then reboot the processor.
     */
    inline bool get_CHIP_RESET_PSM_RESTART_FLAG() volatile
    {
        return CHIP_RESET & (1u << 24u);
    }

    /**
     * Set CHIP_RESET's PSM_RESTART_FLAG bit.
     *
     * This is set by psm_restart from the debugger.
     *                 Its purpose is to branch bootcode to a safe mode when
     * the debugger has issued a psm_restart in order to recover from a boot
     * lock-up. In the safe mode the debugger can repair the boot code, clear
     * this flag then reboot the processor.
     */
    inline void set_CHIP_RESET_PSM_RESTART_FLAG() volatile
    {
        CHIP_RESET |= 1u << 24u;
    }

    /**
     * Clear CHIP_RESET's PSM_RESTART_FLAG bit.
     *
     * This is set by psm_restart from the debugger.
     *                 Its purpose is to branch bootcode to a safe mode when
     * the debugger has issued a psm_restart in order to recover from a boot
     * lock-up. In the safe mode the debugger can repair the boot code, clear
     * this flag then reboot the processor.
     */
    inline void clear_CHIP_RESET_PSM_RESTART_FLAG() volatile
    {
        CHIP_RESET &= ~(1u << 24u);
    }

    /**
     * Toggle CHIP_RESET's PSM_RESTART_FLAG bit.
     *
     * This is set by psm_restart from the debugger.
     *                 Its purpose is to branch bootcode to a safe mode when
     * the debugger has issued a psm_restart in order to recover from a boot
     * lock-up. In the safe mode the debugger can repair the boot code, clear
     * this flag then reboot the processor.
     */
    inline void toggle_CHIP_RESET_PSM_RESTART_FLAG() volatile
    {
        CHIP_RESET ^= 1u << 24u;
    }

    /**
     * Get all of CHIP_RESET's bit fields.
     *
     * (read-write) Chip reset control and status
     */
    inline void get_CHIP_RESET(bool &HAD_POR, bool &HAD_RUN,
                               bool &HAD_PSM_RESTART,
                               bool &PSM_RESTART_FLAG) volatile
    {
        uint32_t curr = CHIP_RESET;

        HAD_POR = curr & (1u << 8u);
        HAD_RUN = curr & (1u << 16u);
        HAD_PSM_RESTART = curr & (1u << 20u);
        PSM_RESTART_FLAG = curr & (1u << 24u);
    }
};

static_assert(sizeof(vreg_and_chip_reset) == vreg_and_chip_reset::size);
static_assert(ifgen_struct<vreg_and_chip_reset>);

static volatile vreg_and_chip_reset *const VREG_AND_CHIP_RESET =
    reinterpret_cast<vreg_and_chip_reset *>(0x40064000);

}; // namespace RP2040

#endif
