#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
# Start of session at: Mon Aug 19 09:48:01 2013
# Process ID: 2396
# Log file: /root/NetFPGA-10G-VC709/projects/vivado.log
# Journal file: /root/NetFPGA-10G-VC709/projects/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.xpr
create_ip -name ten_gig_eth_mac -version 12.0 -vendor xilinx.com -library ip -module_name ten_gig_eth_mac_0
generate_target instantiation_template [get_files  /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci] -force
update_compile_order -fileset sources_1
generate_target all [get_files  /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci]
create_ip -name ten_gig_eth_pcs_pma -version 3.0 -vendor xilinx.com -library ip -module_name ten_gig_eth_pcs_pma_0
set_property -dict [list CONFIG.base_kr {BASE-R}] [get_ips ten_gig_eth_pcs_pma_0]
generate_target instantiation_template [get_files  /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci] -force
update_compile_order -fileset sources_1
generate_target all [get_files  /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci]
remove_files /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.srcs/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci
remove_files /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.srcs/sources_1/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci
create_ip -name ten_gig_eth_mac -version 12.0 -vendor xilinx.com -library ip -module_name ten_gig_eth_mac_0 -dir /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.srcs/ip
generate_target instantiation_template [get_files  /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.srcs/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci] -force
generate_target all [get_files  /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.srcs/ip/ten_gig_eth_mac_0/ten_gig_eth_mac_0.xci]
update_compile_order -fileset sources_1
create_ip -name ten_gig_eth_pcs_pma -version 3.0 -vendor xilinx.com -library ip -module_name ten_gig_eth_pcs_pma_0 -dir /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.srcs/ip
set_property -dict [list CONFIG.base_kr {BASE-R}] [get_ips ten_gig_eth_pcs_pma_0]
generate_target instantiation_template [get_files  /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.srcs/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci] -force
generate_target all [get_files  /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.srcs/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.xci]
update_compile_order -fileset sources_1
close_project
open_project /root/Downloads/v7_xt_conn_trd/vivado/project_1/xt_connectivity_trd.xpr
close_project
open_project /root/NetFPGA-10G-VC709/projects/nf10_10g_interface/nf10_10g_interface.xpr
update_compile_order -fileset sources_1
close_project
open_project /root/Downloads/v7_xt_conn_trd/vivado/project_1/xt_connectivity_trd.xpr
