EESchema-LIBRARY Version 2.3  Date: Sun 06 Jan 2013 02:03:39 AM EET
#encoding utf-8
#
# STM32F4XX_LQFP100
#
DEF STM32F4XX_LQFP100 U 0 40 Y Y 1 F N
F0 "U" -2650 -4300 60 H V C CNN
F1 "STM32F4XX_LQFP100" 2250 -4300 60 H V C CNN
DRAW
S -2750 4250 2750 -4250 0 1 0 N
X PE2-TRACECLK/FSMC_A23/ETH_MII_TXD3/EVENTOUT 1 -3050 -2850 300 R 50 50 1 1 B
X PE3-TRACED0/FSMC_A19/EVENTOUT 2 -3050 -2950 300 R 50 50 1 1 B
X PE4-TRACED1/FSMC_A20/DCMI_D4/_EVENTOUT 3 -3050 -3050 300 R 50 50 1 1 B
X PE5-TRACED2/FSMC_A21/TIM9_CH1/DCMI_D6/EVENTOUT 4 -3050 -3150 300 R 50 50 1 1 B
X PE6-TRACED3/FSMC_A22/TIM9_CH2/DCMI_D7/EVENTOUT 5 -3050 -3250 300 R 50 50 1 1 B
X VBAT 6 3050 -1650 300 L 50 50 1 1 W
X PC13-EVENTOUT-RTC_AF1 7 -3050 -550 300 R 50 50 1 1 B
X PC14-EVENTOUT-OSC32_IN 8 -3050 -650 300 R 50 50 1 1 B
X PC15-EVENTOUT-OSC32_OUT 9 -3050 -750 300 R 50 50 1 1 B
X VSS 10 3050 -3850 300 L 50 50 1 1 W
X VSSA 20 3050 -3750 300 L 50 50 1 1 W
X PA5-SPI1_SCK/OTG_HS_ULPI_CK/TIM2_CH1_ETR/TIM8_CHIN/EVENTOUT-ADC123_IN5/DAC2_OUT 30 -3050 3650 300 R 50 50 1 1 B
X PE9-FSMC_D6/TIM1_CH1/EVENTOUT 40 -3050 -3550 300 R 50 50 1 1 B
X VDD 50 3050 -2150 300 L 50 50 1 1 W
X PD13-FSMC_A18/TIM4_CH2/EVENTOUT 60 -3050 -2250 300 R 50 50 1 1 B
X PA11-USART1_CTS/CAN1_RX/TIM1_CH4/OTG_FS_DM/EVENTOUT 70 -3050 3050 300 R 50 50 1 1 B
X PC12-UART5_TX/SDIO_CK/DCMI_D9/SPI3_MOSI/I2S3_SD/USART3_CK/EVENTOUT 80 -3050 -450 300 R 50 50 1 1 B
X PB4-NJTRST/SPI3_MISO/TIM3_CH1/SPI1_MISO/I2S3ext_SD/EVENTOUT 90 -3050 2050 300 R 50 50 1 1 B
X VDD 11 3050 -1850 300 L 50 50 1 1 W
X VREF+ 21 3050 -1550 300 L 50 50 1 1 W
X PA6-SPI1_MISO/TIM8_BKIN/TIM13_CH1/DCMI_PIXCLK/TIM3_CH1/TIM1_BKIN/EVENTOUT-ADC12_IN6 31 -3050 3550 300 R 50 50 1 1 B
X PE10-FSMC_D7/TIM1_CH2N/EVENTOUT 41 -3050 -3650 300 R 50 50 1 1 B
X PB12-SPI2_NSS/I2S2_WS/I2C2_SMBA/USART3_CK/TIM1_BKIN/CAN2_RX/OTG_HS_ULPI_D5/ETH_RMII_TXD0/ETH_MII_TXD0/OTG_HS_ID/EVENTOUT 51 -3050 1250 300 R 50 50 1 1 B
X PD14-FSMC_D0/TIM4_CH3/EVENTOUT/EVENTOUT 61 -3050 -2350 300 R 50 50 1 1 B
X PA12-USART1_RTS/CAN1_TX/TIM1_ETR/OTG_FS_DP/EVENTOUT 71 -3050 2950 300 R 50 50 1 1 B
X PD0-FSMC_D2/CAN1_RX/EVENTOUT 81 -3050 -950 300 R 50 50 1 1 B
X PB5-I2C1_SMBA/CAN2_RX/OTG_HS_ULPI_D7/ETH_PPS_OUT/TIM3_CH2/SPI1_MOSI/SPI3_MOSI/DCMI_D10/I2S3_SD/EVENTOUT 91 -3050 1950 300 R 50 50 1 1 B
X PH0-EVENTOUT-OSC_IN 12 3050 4150 300 L 50 50 1 1 B
X VDDA 22 3050 -1750 300 L 50 50 1 1 W
X PA7-SPI1_MOSI/TIM8_CH1N/TIM14_CH1/TIM3_CH2/ETH_MII_RX_DV/TIM1_CH1N/RMII_CRS_DV/EVENTOUT-ADC12_IN7 32 -3050 3450 300 R 50 50 1 1 B
X PE11-FSMC_D8/TIM1_CH2/EVENTOUT 42 -3050 -3750 300 R 50 50 1 1 B
X PB13-SPI2_SCK/I2S2_CK/USART3_CTS/TIM1_CH1N/CAN2_TX/OTG_HS_ULPI_D6/ETH_RMII_TXD1/ETH_MII_TXD1/EVENTOUT-OTG_HS_VBUS 52 -3050 1150 300 R 50 50 1 1 B
X PD15-FSMC_D1/TIM4_CH4/EVENTOUT 62 -3050 -2450 300 R 50 50 1 1 B
X PA13-JTMS_SWDIO/EVENTOUT 72 -3050 2850 300 R 50 50 1 1 B
X PD1-FSMC_D3/CAN1_TX/EVENTOUT 82 -3050 -1050 300 R 50 50 1 1 B
X PB6-I2C1_SCL/TIM4_CH1/CAN2_TX/DCMI_D5/USART1_TX/EVENTOUT 92 -3050 1850 300 R 50 50 1 1 B
X PH1-EVENTOUT-OSC_OUT 13 3050 4050 300 L 50 50 1 1 B
X PA0-USART2_CTS/UART4_TX/ETH_MII_CRS/TIM2_CH1_ETR/TIM5_CH1/TIM8_ETR/EVENTOUT-ADC123_IN0/WKUP 23 -3050 4150 300 R 50 50 1 1 B
X PC4-ETH_RMII_RX_D0/ETH_MII_RX_D0/EVENTOUT-ADC12_IN14 33 -3050 350 300 R 50 50 1 1 B
X PE12-FSMC_D9/TIM1_CH3N/EVENTOUT 43 -3050 -3850 300 R 50 50 1 1 B
X PB14-SPI2_MISO/TIM1_CH2N/TIM12_CH1/OTG_HS_DM/USART3_RTS/TIM8_CH2N/I2S2ext_SD/EVENTOUT 53 -3050 1050 300 R 50 50 1 1 B
X PC6-I2S2_MCK/TIM8_CH1/SDIO_D6/USART6_TX/DCMI_D0/TIM3_CH1/EVENTOUT 63 -3050 150 300 R 50 50 1 1 B
X VCAP_2 73 3050 -100 300 L 50 50 1 1 P
X PD2-TIM3_ETR/UART5_RX/SDIO_CMD/DCMI_D11/EVENTOUT 83 -3050 -1150 300 R 50 50 1 1 B
X PB7-I2C1_SDA/FSMC_NL/DCMI_VSYNC/USART1_RX/TIM4_CH2/EVENTOUT 93 -3050 1750 300 R 50 50 1 1 B
X NRST 14 3050 2900 300 L 50 50 1 1 I
X PA1-USART2_RTS/UART4_RX/ETH_RMII_REF_CLK/ETH_MII_RX_CLK/TIM5_CH2/TIMM2_CH2/EVENTOUT-ADC123_IN1 24 -3050 4050 300 R 50 50 1 1 B
X PC5-ETH_RMII_RX_D1/ETH_MII_RX_D1/EVENTOUT-ADC12_IN15 34 -3050 250 300 R 50 50 1 1 B
X PE13-FSMC_D10/TIM1_CH3/EVENTOUT 44 -3050 -3950 300 R 50 50 1 1 B
X PB15-SPI2_MOSI/I2S2_SD/TIM1_CH3N/TIM8_CH3N/TIM12_CH2/OTG_HS_DP/EVENTOUT 54 -3050 950 300 R 50 50 1 1 B
X PC7-I2S3_MCK/TIM8_CH2/SDIO_D7/USART6_RX/DCMI_D1/TIM3_CH2/EVENTOUT 64 -3050 50 300 R 50 50 1 1 B
X VSS 74 3050 -4050 300 L 50 50 1 1 W
X PD3-FSMC_CLK/USART2_CTS/EVENTOUT 84 -3050 -1250 300 R 50 50 1 1 B
X BOOT0 94 3050 1650 300 L 50 50 1 1 I
X PC0-OTG_HS_ULPI_STP/EVENTOUT-ADC123_IN10 15 -3050 750 300 R 50 50 1 1 B
X PA2-USART2_TX/TIM5_CH3/TIM9_CH1/TIM2_CH3/ETH_MDIO/EVENTOUT-ADC123_IN2 25 -3050 3950 300 R 50 50 1 1 B
X PB0-TIM3_CH3/TIM8_CH2N/OTG_HS_ULPI_D1/ETH_MII_RXD2/TIM1_CH2N/EVENTOUT-ADC12_IN8 35 -3050 2450 300 R 50 50 1 1 B
X PE14-FSMC_D11/TIM1_CH4/EVENTOUT 45 -3050 -4050 300 R 50 50 1 1 B
X PD8-FSMC_D13/USART3_TX/EVENTOUT 55 -3050 -1750 300 R 50 50 1 1 B
X PC8-TIM8_CH3/SDIO_D0/TIM3_CH3/USART6_CK/DCMI_D2/EVENTOUT 65 -3050 -50 300 R 50 50 1 1 B
X VDD 75 3050 -2250 300 L 50 50 1 1 W
X PD4-FSMC_NOE/USART2_RTS/EVENTOUT 85 -3050 -1350 300 R 50 50 1 1 B
X PB8-TIM4_CH3/SDIO_D4/TIM10_CH1/DCMI_D6/ETH_MII_TXD3/I2C1_SCL/CAN1_RX/EVENTOUT 95 -3050 1650 300 R 50 50 1 1 B
X PC1-ETH_MDC/EVENTOUT-ADC123_IN11 16 -3050 650 300 R 50 50 1 1 B
X PA3-USART2_RX/TIM5_CH4/TIM9_CH2/TIM2_CH4/OTG_HS_ULPI_D0/ETH_MII_COL/EVENTOUT-ADC123_IN3 26 -3050 3850 300 R 50 50 1 1 B
X PB1-TIM3_CH4/TIM8_CH3N/OTG_HS_ULPI_D2/ETH_MII_RXD3/TIM1_CH3N/EVENTOUT-ADC12_IN9 36 -3050 2350 300 R 50 50 1 1 B
X PE15-FSMC_D12/TIM1_BKIN/EVENTOUT 46 -3050 -4150 300 R 50 50 1 1 B
X PD9-FSMC_D14/USART3_RX/EVENTOUT 56 -3050 -1850 300 R 50 50 1 1 B
X PC9-I2S_CKIN/MCO2/TIM8_CH4/SDIO_D1/I2C3_SDA/DCMI_D3/TIM3_CH4/EVENTOUT 66 -3050 -150 300 R 50 50 1 1 B
X PA14-JTCK_SWCLK/EVENTOUT 76 -3050 2750 300 R 50 50 1 1 B
X PD5-FSMC_NWE/USART2_TX/EVENTOUT 86 -3050 -1450 300 R 50 50 1 1 B
X PB9-SPI2_NSS/I2S2_WS/TIM4_CH4/TIM11_CH1/SDIO_D5/DCMI_D7/I2C1_SDA/CAN1_TX/EVENTOUT 96 -3050 1550 300 R 50 50 1 1 B
X PC2-SPI2_MISO/OTG_HS_ULPI_DIR/TH_MII_TXD2/I2S2ext_SD/EVENTOUT-ADC123-IN12 17 -3050 550 300 R 50 50 1 1 B
X VSS 27 3050 -3950 300 L 50 50 1 1 W
X PB2-EVENTOUT-BOOT1 37 -3050 2250 300 R 50 50 1 1 B
X PB10-SPI2_SCK/I2S2_CK/I2C2_SCL/USART3_TX/OTG_HS_ULPI_D3/ETH_MII_RX_ER/TIM2_CH3/EVENTOUT 47 -3050 1450 300 R 50 50 1 1 B
X PD10-FSMC_D15/USART3_CK/EVENTOUT 57 -3050 -1950 300 R 50 50 1 1 B
X PA8-MCO1/USART1_CK/TIM1_CH1/I2C3_SCL/OTG_FS_SOF/EVENTOUT 67 -3050 3350 300 R 50 50 1 1 B
X PA15-JTDI/SPI3_NSS/I2S3_WS/TIM2_CH1_ETR/SPI1_NSS/EVENTOUT 77 -3050 2650 300 R 50 50 1 1 B
X PD6-FSMC_NWAIT/USART2_RX/EVENTOUT 87 -3050 -1550 300 R 50 50 1 1 B
X PE0-TIM4_ETR/FSMC_NBL0/DCMI_D2/EVENTOUT 97 -3050 -2650 300 R 50 50 1 1 B
X PC3-SPI2_MOSI/I2S2_SD/OTG_HS_ULPI_NXT/ETH_MII_TX_CLK/EVENTOUT-ADC123_IN13 18 -3050 450 300 R 50 50 1 1 B
X VDD 28 3050 -2050 300 L 50 50 1 1 W
X PE7-FSMC_D4/TIM1_ETR/EVENTOUT 38 -3050 -3350 300 R 50 50 1 1 B
X PB11-I2C2_SDA/USART3_RX/OTG_HS_ULPI_D4/ETH_RMII_TX_EN/ETH_MII_TX_EN/TIM2_CH4/EVENTOUT 48 -3050 1350 300 R 50 50 1 1 B
X PD11-FSMC_CLE/FSMC_A16/USART3_CTS/EVENTOUT 58 -3050 -2050 300 R 50 50 1 1 B
X PA9-USART1_TX/TIM1_CH2/I2C3_SMBA/DCMI_D0/EVENTOUT-OTG_FS_VBUS 68 -3050 3250 300 R 50 50 1 1 P
X PC10-SPI3_SCK/I2S3_CK/UART4_TX/SDIO_D2/DCMI_D8/USART3_TX/EVENTOUT 78 -3050 -250 300 R 50 50 1 1 B
X PD7-USART2_CK/FSMC_NE1/FSMC_NCE2/EVENTOUT 88 -3050 -1650 300 R 50 50 1 1 B
X PE1-FSMC_NBL1/DCMI_D3/EVENTOUT 98 -3050 -2750 300 R 50 50 1 1 B
X VDD 19 3050 -1950 300 L 50 50 1 1 W
X PA4-SPI1_NSS/SPI3_NSS/USART2_CK/DCMI_HSYNC/OTG_HS_SOF/I2S3_WS/EVENTOUT-ADC123_IN4/DAC1_OUT 29 -3050 3750 300 R 50 50 1 1 B
X PE8-FSMC_D5/TIM1_CH1N/EVENTOUT 39 -3050 -3450 300 R 50 50 1 1 B
X VCAP_1 49 3050 0 300 L 50 50 1 1 P
X PD12-FSMC_ALE/FSMC_A17/TIM4_CH1/USART3_RTS/EVENTOUT 59 -3050 -2150 300 R 50 50 1 1 B
X PA10-USART1_RX/TIM1_CH3/OTG_FS_ID/DCMI_D1/EVENTOUT 69 -3050 3150 300 R 50 50 1 1 B
X PC11-UART4_RX/SPI3_MISO/SDIO_D3/DCMI_D4/USART3_RX/I2S3ext_SD/EVENTOUT 79 -3050 -350 300 R 50 50 1 1 B
X PB3-JTDO_TRACESWO/SPI3_SCK/I2S3_CK/TIM2_CH2/SPI1_SCK/EVENTOUT 89 -3050 2150 300 R 50 50 1 1 B
X VSS 99 3050 -4150 300 L 50 50 1 1 W
X VDD 100 3050 -2350 300 L 50 50 1 1 W
ENDDRAW
ENDDEF
#
#End Library
