// Seed: 4234151504
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    output id_5,
    output logic id_6,
    output id_7,
    output id_8
);
  logic id_9;
  always @(1 or negedge 1'h0) begin
    id_7 <= id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  inout id_2;
  output id_1;
  type_9(
      1, 1, id_3, 1'b0
  );
endmodule
