
---------- Begin Simulation Statistics ----------
host_inst_rate                                 206694                       # Simulator instruction rate (inst/s)
host_mem_usage                                 329732                       # Number of bytes of host memory used
host_seconds                                    96.76                       # Real time elapsed on the host
host_tick_rate                              595856565                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000009                       # Number of instructions simulated
sim_seconds                                  0.057656                       # Number of seconds simulated
sim_ticks                                 57656152000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4731303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 19778.573930                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 16774.406211                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                1907374                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    55853288500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.596861                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              2823929                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            243888                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  43278639000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.545313                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         2580040                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1567315                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 69248.067837                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 66039.776307                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                983016                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   40461576789                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.372803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              584299                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            40023                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  35943865289                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.347267                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         544276                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs  6040.031564                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 56758.255618                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   1.313297                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs            180902                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           13082                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs   1092653790                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    742511500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6298618                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 28259.513533                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 25356.751458                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2890390                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     96314865289                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.541107                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3408228                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             283911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  79222504289                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.496032                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3124316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.999611                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.000519                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1023.601665                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -0.531454                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6298618                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 28259.513533                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 25356.751458                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2890390                       # number of overall hits
system.cpu.dcache.overall_miss_latency    96314865289                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.541107                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3408228                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            283911                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  79222504289                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.496032                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3124316                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                2599040                       # number of replacements
system.cpu.dcache.sampled_refs                2600064                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1023.335939                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3414657                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500950266000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   543830                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12705905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 63964.843750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 61130.952381                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12705777                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        8187500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  128                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      7702500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             126                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               100045.488189                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12705905                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 63964.843750                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 61130.952381                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12705777                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         8187500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   128                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      7702500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              126                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.168919                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             86.486331                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12705905                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 63964.843750                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 61130.952381                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12705777                       # number of overall hits
system.cpu.icache.overall_miss_latency        8187500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  128                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      7702500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                    127                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 86.486331                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12705777                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 64610.188484                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     15535907482                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                240456                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    20025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     62352.605987                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 46921.795067                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                          282                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1231027500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.985918                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      19743                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       926377000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.985918                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 19743                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    2580168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       91692.694275                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  91864.521064                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2463465                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            10700812500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.045231                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       116703                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     31721                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        7806647000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.032936                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   84980                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  524251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    62604.306880                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 47138.947815                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         32820370486                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    524251                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    24712640531                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               524251                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   543830                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       543830                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           8.801337                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     2600193                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        87447.341806                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   83391.652264                       # average overall mshr miss latency
system.l2.demand_hits                         2463747                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11931840000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.052475                       # miss rate for demand accesses
system.l2.demand_misses                        136446                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      31721                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8733024000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.040275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   104723                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.300519                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.293803                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9847.408950                       # Average occupied blocks per context
system.l2.occ_blocks::1                   9627.324675                       # Average occupied blocks per context
system.l2.overall_accesses                    2600193                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       87447.341806                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  70308.250160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2463747                       # number of overall hits
system.l2.overall_miss_latency            11931840000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.052475                       # miss rate for overall accesses
system.l2.overall_misses                       136446                       # number of overall misses
system.l2.overall_mshr_hits                     31721                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       24268931482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.132751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  345179                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.943790                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        226940                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        41095                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       313080                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           241571                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        30412                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         311558                       # number of replacements
system.l2.sampled_refs                         325889                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      19474.733626                       # Cycle average of tags in use
system.l2.total_refs                          2868259                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            48957                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2980716                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2962770                       # DTB hits
system.switch_cpus.dtb.data_misses              17946                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2206932                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2189262                       # DTB read hits
system.switch_cpus.dtb.read_misses              17670                       # DTB read misses
system.switch_cpus.dtb.write_accesses          773784                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              773508                       # DTB write hits
system.switch_cpus.dtb.write_misses               276                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10017952                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10017948                       # ITB hits
system.switch_cpus.itb.fetch_misses                 4                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 92197740                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3733211                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1401393                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1537019                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       163739                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1587521                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1655754                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          24770                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1112239                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       538956                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     18409079                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.553287                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.621789                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15088920     81.96%     81.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      1559222      8.47%     90.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       449133      2.44%     92.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       208392      1.13%     94.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       238795      1.30%     95.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       159762      0.87%     96.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       124096      0.67%     96.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        41803      0.23%     97.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       538956      2.93%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     18409079                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10185499                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3006543                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3800350                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       163730                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10185499                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      4940151                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000006                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000006                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.311455                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.311455                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      9327978                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           10                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        42920                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     19272287                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5678974                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3353154                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       808173                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           42                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        48972                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4292353                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4188198                       # DTB hits
system.switch_cpus_1.dtb.data_misses           104155                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3337447                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3235510                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           101937                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        954906                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            952688                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2218                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1655754                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2687955                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6191583                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        91967                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             19898066                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        402245                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.071633                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2687955                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1426163                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.860845                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19217252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.035427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.425065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       15713641     81.77%     81.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          53445      0.28%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         607131      3.16%     85.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          59376      0.31%     85.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         727055      3.78%     89.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          88200      0.46%     89.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         224847      1.17%     90.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         194527      1.01%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1549030      8.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19217252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3897311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1198458                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              258767                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.543813                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            5543426                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           954906                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8062497                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11677274                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.816551                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6583441                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.505191                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11783916                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       164046                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4530025                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5028221                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       955633                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1422702                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     15227604                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      4588520                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       660880                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12569998                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        35390                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents        58773                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       808173                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       186593                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       757464                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        71748                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses           16                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         4352                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      2021673                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       628894                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         4352                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        23483                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       140563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.432628                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.432628                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4874950     36.85%     36.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     36.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     36.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1284108      9.71%     46.55% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp       161525      1.22%     47.77% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        37521      0.28%     48.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      1101071      8.32%     56.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            9      0.00%     56.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt           14      0.00%     56.38% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4707996     35.58%     91.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1063685      8.04%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     13230879                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       351137                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.026539                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           16      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          157      0.04%      0.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp          212      0.06%      0.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        86845     24.73%     24.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     24.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     24.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       191761     54.61%     79.45% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        72146     20.55%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19217252                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.688490                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.081702                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11428830     59.47%     59.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      4679604     24.35%     83.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1818245      9.46%     93.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       534044      2.78%     96.06% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       542221      2.82%     98.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       145494      0.76%     99.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        66122      0.34%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         1969      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          723      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19217252                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.572404                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         14968837                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        13230879                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      4947141                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       154753                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      4355439                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2687972                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2687955                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              17                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       675530                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       264097                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5028221                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1422702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               23114563                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      7327082                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      7339943                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        46067                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6108156                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1887605                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         4930                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     26812333                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     18317220                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12847434                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3002228                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       808173                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1971612                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      5507451                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3600871                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                120273                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
