                   SYNTHESIS REPORT
====================Information====================
commit date: Thu_Oct_14_10:58:48_2021_+0800
top_name: ysyx_210669
foundry: SMIC (110nm)
corner: MAX
track: 8T
voltage channel: LVT40
====================ERROR & WARNING====================
Errors
Warnings
****** Message Summary: 0 Error(s), 0 Warning(s) ******
#========================================================================
# Area
#========================================================================
total     std       mem  ipio  sub_harden
233466.7  233466.7  0.0  0.0   0.0 
#========================================================================
# Cell Count
#========================================================================
total  std    mem  ipio  sub_harden
20366  20366  0    0     0 
#========================================================================
f=100MHz PASS!!!
======================AREA REPORT======================
 
****************************************
Report : area
Design : ysyx_210669
Date   : Sat Oct 23 08:18:30 2021
****************************************
    
Number of ports:                         7515
Number of nets:                         26305
Number of cells:                        20605
Number of combinational cells:          16548
Number of sequential cells:              3818
Number of macros/black boxes:               0
Number of buf/inv:                       2587
Number of references:                      30
Combinational area:             135905.487551
Buf/Inv area:                    13386.139154
Noncombinational area:           97561.208908
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)
Total cell area:                233466.696459
Total area:                 undefined
Hierarchical area distribution
------------------------------
                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-   Black-
                                  Total        Total    national     national    boxes   Design
--------------------------------  -----------  -------  -----------  ----------  ------  ------------------------
ysyx_210669                       233466.6965    100.0     905.0504     52.4472  0.0000  ysyx_210669
ExMem                               5342.8905      2.3    1740.1712   3602.7193  0.0000  ysyx_210669_EXMEM_0
ExStage                            76039.0269     32.6   32837.3263      0.0000  0.0000  ysyx_210669_EX_0
ExStage/adSignEx                     645.5040      0.3     645.5040      0.0000  0.0000  ysyx_210669_SignExtend_2
ExStage/csr                        42556.1966     18.2   21272.0463  21284.1503  0.0000  ysyx_210669_CSR_0
IdEx                               11320.5266      4.8    3706.2688   7614.2579  0.0000  ysyx_210669_IDEX_0
IdStage                           100997.1711     43.3   50303.5886  50693.5825  0.0000  ysyx_210669_ID_0
IfAxiRw                             1923.0640      0.8    1054.3232    868.7408  0.0000  ysyx_210669_AXIrw_0
IfId                                4783.4537      2.0    1589.5536   3193.9001  0.0000  ysyx_210669_IFID_0
IfStage                             5574.1960      2.4    2937.0432   1635.2769  0.0000  ysyx_210669_IF_0
IfStage/controller                  1001.8760      0.4    1001.8760      0.0000  0.0000  ysyx_210669_Controller_0
MemAxiRw                            4361.1865      1.9    2598.1536   1763.0329  0.0000  ysyx_210669_AXIrw_1_0
MemStage                           13792.2689      5.9    5077.9648      0.0000  0.0000  ysyx_210669_MEM_0
MemStage/clint                      8051.3177      3.4    4673.1800   3378.1377  0.0000  ysyx_210669_Clint_0
MemStage/dmSignEx                    662.9864      0.3     662.9864      0.0000  0.0000  ysyx_210669_SignExtend_3
MemWb                               5116.9641      2.2    1667.5520   3449.4121  0.0000  ysyx_210669_MEMWB_0
WbStage                              825.7072      0.4     825.7072      0.0000  0.0000  ysyx_210669_WB_0
crossbar                            2432.7432      1.0    1875.9960     25.5512  0.0000  ysyx_210669_CrossBar_0
crossbar/readArb                     531.1960      0.2     531.1960      0.0000  0.0000  ysyx_210669_Arbiter_0
--------------------------------  -----------  -------  -----------  ----------  ------  ------------------------
Total                                                   135905.4876  97561.2089  0.0000
=====================TIMING REPORT====================
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 3
        -transition_time
Design : ysyx_210669
Date   : Sat Oct 23 08:18:28 2021
****************************************
 # A fanout number of 1000 was used for high fanout net computations.
 scc011ums_hd_lvt_ss_v1p08_125c_ccs
  Startpoint: IdEx/io_out_aluOp_r_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: IdEx/io_out_imm_r_reg_17_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  IdEx/io_out_aluOp_r_reg_3_/CK (LVT_DQHDV2)            0.0000    0.0000 #   0.0000 r
  IdEx/io_out_aluOp_r_reg_3_/Q (LVT_DQHDV2)             0.1356    0.2844     0.2844 f
  IdEx/io_out_aluOp[3] (net)                    6                 0.0000     0.2844 f
  IdEx/io_out_aluOp[3] (ysyx_210669_IDEX_0)                       0.0000     0.2844 f
  IdEx_io_out_aluOp[3] (net)                                      0.0000     0.2844 f
  ExStage/io_in_aluOp[3] (ysyx_210669_EX_0)                       0.0000     0.2844 f
  ExStage/io_in_aluOp[3] (net)                                    0.0000     0.2844 f
  ExStage/U101/I (LVT_INHDV2)                           0.1356    0.0000     0.2844 f
  ExStage/U101/ZN (LVT_INHDV2)                          0.0924    0.0765     0.3609 r
  ExStage/n1994 (net)                           3                 0.0000     0.3609 r
  ExStage/U96/A2 (LVT_NAND3HDV2)                        0.0924    0.0000     0.3609 r
  ExStage/U96/ZN (LVT_NAND3HDV2)                        0.1545    0.1150     0.4759 f
  ExStage/n1763 (net)                           4                 0.0000     0.4759 f
  ExStage/U23/A1 (LVT_OR2HDV2)                          0.1545    0.0000     0.4759 f
  ExStage/U23/Z (LVT_OR2HDV2)                           0.0851    0.1893     0.6653 f
  ExStage/n354 (net)                            3                 0.0000     0.6653 f
  ExStage/U82/I (LVT_INHDV2)                            0.0851    0.0000     0.6653 f
  ExStage/U82/ZN (LVT_INHDV2)                           0.4678    0.2739     0.9392 r
  ExStage/n18 (net)                            24                 0.0000     0.9392 r
  ExStage/U502/A2 (LVT_XOR2HDV1)                        0.4678    0.0000     0.9392 r
  ExStage/U502/Z (LVT_XOR2HDV1)                         0.1004    0.2591     1.1983 r
  ExStage/n478 (net)                            2                 0.0000     1.1983 r
  ExStage/U148/A1 (LVT_NAND2HDV1)                       0.1004    0.0000     1.1983 r
  ExStage/U148/ZN (LVT_NAND2HDV1)                       0.1455    0.0931     1.2914 f
  ExStage/n3531 (net)                           3                 0.0000     1.2914 f
  ExStage/U2223/A2 (LVT_OAI21HDV2)                      0.1455    0.0000     1.2914 f
  ExStage/U2223/ZN (LVT_OAI21HDV2)                      0.1628    0.1280     1.4194 r
  ExStage/n3564 (net)                           2                 0.0000     1.4194 r
  ExStage/U51/A2 (LVT_AOI21HDV1)                        0.1628    0.0000     1.4194 r
  ExStage/U51/ZN (LVT_AOI21HDV1)                        0.1216    0.1030     1.5224 f
  ExStage/n3654 (net)                           2                 0.0000     1.5224 f
  ExStage/U135/A1 (LVT_OAI21HDV2)                       0.1216    0.0000     1.5224 f
  ExStage/U135/ZN (LVT_OAI21HDV2)                       0.1594    0.1210     1.6433 r
  ExStage/n3833 (net)                           2                 0.0000     1.6433 r
  ExStage/U43/A1 (LVT_AOI21HDV1)                        0.1594    0.0000     1.6433 r
  ExStage/U43/ZN (LVT_AOI21HDV1)                        0.1155    0.1006     1.7439 f
  ExStage/n4053 (net)                           2                 0.0000     1.7439 f
  ExStage/U41/A1 (LVT_OAI21HDV1)                        0.1155    0.0000     1.7439 f
  ExStage/U41/ZN (LVT_OAI21HDV1)                        0.1491    0.1143     1.8582 r
  ExStage/n502 (net)                            1                 0.0000     1.8582 r
  ExStage/U40/B (LVT_AOI21HDV1)                         0.1491    0.0000     1.8582 r
  ExStage/U40/ZN (LVT_AOI21HDV1)                        0.1303    0.0719     1.9301 f
  ExStage/n4096 (net)                           2                 0.0000     1.9301 f
  ExStage/U674/A1 (LVT_OAI21HDV2)                       0.1303    0.0000     1.9301 f
  ExStage/U674/ZN (LVT_OAI21HDV2)                       0.1855    0.1377     2.0677 r
  ExStage/n4142 (net)                           2                 0.0000     2.0677 r
  ExStage/U678/A1 (LVT_AOI21HDV2)                       0.1855    0.0000     2.0677 r
  ExStage/U678/ZN (LVT_AOI21HDV2)                       0.1130    0.1010     2.1687 f
  ExStage/n4183 (net)                           2                 0.0000     2.1687 f
  ExStage/U682/A1 (LVT_OAI21HDV2)                       0.1130    0.0000     2.1687 f
  ExStage/U682/ZN (LVT_OAI21HDV2)                       0.1844    0.1332     2.3019 r
  ExStage/n1293 (net)                           2                 0.0000     2.3019 r
  ExStage/U123/A1 (LVT_AOI21HDV2)                       0.1844    0.0000     2.3019 r
  ExStage/U123/ZN (LVT_AOI21HDV2)                       0.1128    0.1008     2.4027 f
  ExStage/n1240 (net)                           2                 0.0000     2.4027 f
  ExStage/U684/A1 (LVT_OAI21HDV2)                       0.1128    0.0000     2.4027 f
  ExStage/U684/ZN (LVT_OAI21HDV2)                       0.1849    0.1331     2.5358 r
  ExStage/n1181 (net)                           2                 0.0000     2.5358 r
  ExStage/U617/A1 (LVT_AOI21HDV2)                       0.1849    0.0000     2.5358 r
  ExStage/U617/ZN (LVT_AOI21HDV2)                       0.1129    0.1009     2.6367 f
  ExStage/n1124 (net)                           2                 0.0000     2.6367 f
  ExStage/U689/A1 (LVT_OAI21HDV2)                       0.1129    0.0000     2.6367 f
  ExStage/U689/ZN (LVT_OAI21HDV2)                       0.1848    0.1331     2.7699 r
  ExStage/n1083 (net)                           2                 0.0000     2.7699 r
  ExStage/U743/A1 (LVT_AOI21HDV2)                       0.1848    0.0000     2.7699 r
  ExStage/U743/ZN (LVT_AOI21HDV2)                       0.1129    0.1009     2.8708 f
  ExStage/n1040 (net)                           2                 0.0000     2.8708 f
  ExStage/U752/A1 (LVT_OAI21HDV2)                       0.1129    0.0000     2.8708 f
  ExStage/U752/ZN (LVT_OAI21HDV2)                       0.1841    0.1331     3.0039 r
  ExStage/n998 (net)                            2                 0.0000     3.0039 r
  ExStage/U585/A1 (LVT_AOI21HDV2)                       0.1841    0.0000     3.0039 r
  ExStage/U585/ZN (LVT_AOI21HDV2)                       0.1127    0.1008     3.1047 f
  ExStage/n949 (net)                            2                 0.0000     3.1047 f
  ExStage/U758/A1 (LVT_OAI21HDV2)                       0.1127    0.0000     3.1047 f
  ExStage/U758/ZN (LVT_OAI21HDV2)                       0.1841    0.1331     3.2378 r
  ExStage/n910 (net)                            2                 0.0000     3.2378 r
  ExStage/U35/A1 (LVT_AOI21HDV2)                        0.1841    0.0000     3.2378 r
  ExStage/U35/ZN (LVT_AOI21HDV2)                        0.1127    0.1008     3.3386 f
  ExStage/n867 (net)                            2                 0.0000     3.3386 f
  ExStage/U34/A1 (LVT_OAI21HDV2)                        0.1127    0.0000     3.3386 f
  ExStage/U34/ZN (LVT_OAI21HDV2)                        0.1841    0.1331     3.4716 r
  ExStage/n819 (net)                            2                 0.0000     3.4716 r
  ExStage/U32/A1 (LVT_AOI21HDV2)                        0.1841    0.0000     3.4716 r
  ExStage/U32/ZN (LVT_AOI21HDV2)                        0.1127    0.1008     3.5724 f
  ExStage/n777 (net)                            2                 0.0000     3.5724 f
  ExStage/U31/A1 (LVT_OAI21HDV2)                        0.1127    0.0000     3.5724 f
  ExStage/U31/ZN (LVT_OAI21HDV2)                        0.1693    0.1247     3.6972 r
  ExStage/n718 (net)                            2                 0.0000     3.6972 r
  ExStage/U763/A1 (LVT_AO21HDV2)                        0.1693    0.0000     3.6972 r
  ExStage/U763/Z (LVT_AO21HDV2)                         0.0670    0.1611     3.8583 r
  ExStage/n663 (net)                            1                 0.0000     3.8583 r
  ExStage/U761/CI (LVT_AD1HDV1)                         0.0670    0.0000     3.8583 r
  ExStage/U761/CO (LVT_AD1HDV1)                         0.1820    0.2227     4.0810 r
  ExStage/n616 (net)                            1                 0.0000     4.0810 r
  ExStage/U2325/CI (LVT_AD1HDV4)                        0.1820    0.0000     4.0810 r
  ExStage/U2325/CO (LVT_AD1HDV4)                        0.0878    0.1350     4.2160 r
  ExStage/n571 (net)                            1                 0.0000     4.2160 r
  ExStage/U108/A1 (LVT_XOR2HDV2)                        0.0878    0.0000     4.2160 r
  ExStage/U108/Z (LVT_XOR2HDV2)                         0.0825    0.1511     4.3671 f
  ExStage/n603 (net)                            1                 0.0000     4.3671 f
  ExStage/U2315/A1 (LVT_AOI21HDV4)                      0.0825    0.0000     4.3671 f
  ExStage/U2315/ZN (LVT_AOI21HDV4)                      0.1196    0.0821     4.4492 r
  ExStage/n4351 (net)                           2                 0.0000     4.4492 r
  ExStage/U1240/A2 (LVT_NAND4HDV1)                      0.1196    0.0000     4.4492 r
  ExStage/U1240/ZN (LVT_NAND4HDV1)                      0.1619    0.1145     4.5636 f
  ExStage/n4363 (net)                           1                 0.0000     4.5636 f
  ExStage/U106/A2 (LVT_OR4HDV4)                         0.1619    0.0000     4.5636 f
  ExStage/U106/Z (LVT_OR4HDV4)                          0.0763    0.2601     4.8237 f
  ExStage/n4365 (net)                           1                 0.0000     4.8237 f
  ExStage/U104/A3 (LVT_OA31HDV4)                        0.0763    0.0000     4.8237 f
  ExStage/U104/Z (LVT_OA31HDV4)                         0.0889    0.2672     5.0909 f
  ExStage/io_pcSrc (net)                        3                 0.0000     5.0909 f
  ExStage/io_pcSrc (ysyx_210669_EX_0)                             0.0000     5.0909 f
  ExStage_io_pcSrc (net)                                          0.0000     5.0909 f
  U250/A1 (LVT_AND2HDV8)                                0.0889    0.0000     5.0909 f
  U250/Z (LVT_AND2HDV8)                                 0.0661    0.1192     5.2101 f
  IfId_io_reset (net)                           8                 0.0000     5.2101 f
  U251/B (LVT_AO31HDV4)                                 0.0661    0.0000     5.2101 f
  U251/Z (LVT_AO31HDV4)                                 0.0837    0.1810     5.3911 f
  IdEx_io_reset (net)                           4                 0.0000     5.3911 f
  IdEx/io_reset (ysyx_210669_IDEX_0)                              0.0000     5.3911 f
  IdEx/io_reset (net)                                             0.0000     5.3911 f
  IdEx/U317/A1 (LVT_OR2HDV8)                            0.0837    0.0000     5.3911 f
  IdEx/U317/Z (LVT_OR2HDV8)                             0.0521    0.1260     5.5171 f
  IdEx/n359 (net)                               2                 0.0000     5.5171 f
  IdEx/U7/I (LVT_INHDV6)                                0.0521    0.0000     5.5171 f
  IdEx/U7/ZN (LVT_INHDV6)                               0.2219    0.1355     5.6526 r
  IdEx/n310 (net)                              51                 0.0000     5.6526 r
  IdEx/U21/I (LVT_INHDV6)                               0.2219    0.0000     5.6526 r
  IdEx/U21/ZN (LVT_INHDV6)                              0.2014    0.1711     5.8237 f
  IdEx/n355 (net)                              38                 0.0000     5.8237 f
  IdEx/U5/I (LVT_INHDV12)                               0.2014    0.0000     5.8237 f
  IdEx/U5/ZN (LVT_INHDV12)                              0.1148    0.0983     5.9219 r
  IdEx/n356 (net)                              36                 0.0000     5.9219 r
  IdEx/U3/I (LVT_INHDV4)                                0.1148    0.0000     5.9219 r
  IdEx/U3/ZN (LVT_INHDV4)                               0.0641    0.0564     5.9783 f
  IdEx/n311 (net)                               1                 0.0000     5.9783 f
  IdEx/U16/I (LVT_INHDV12)                              0.0641    0.0000     5.9783 f
  IdEx/U16/ZN (LVT_INHDV12)                             0.1594    0.1075     6.0858 r
  IdEx/n305 (net)                              72                 0.0000     6.0858 r
  IdEx/U24/A1 (LVT_AO22HDV1)                            0.1594    0.0000     6.0858 r
  IdEx/U24/Z (LVT_AO22HDV1)                             0.0707    0.1816     6.2674 r
  IdEx/n47 (net)                                1                 0.0000     6.2674 r
  IdEx/io_out_imm_r_reg_17_/D (LVT_DQHDV1)              0.0707    0.0000     6.2674 r
  data arrival time                                                          6.2674
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  IdEx/io_out_imm_r_reg_17_/CK (LVT_DQHDV1)                       0.0000     6.3500 r
  library setup time                                             -0.0819     6.2681
  data required time                                                         6.2681
  ------------------------------------------------------------------------------------
  data required time                                                         6.2681
  data arrival time                                                         -6.2674
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0007
  Startpoint: IdEx/io_out_aluOp_r_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: IdEx/io_out_readData1_r_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  IdEx/io_out_aluOp_r_reg_3_/CK (LVT_DQHDV2)            0.0000    0.0000 #   0.0000 r
  IdEx/io_out_aluOp_r_reg_3_/Q (LVT_DQHDV2)             0.1356    0.2844     0.2844 f
  IdEx/io_out_aluOp[3] (net)                    6                 0.0000     0.2844 f
  IdEx/io_out_aluOp[3] (ysyx_210669_IDEX_0)                       0.0000     0.2844 f
  IdEx_io_out_aluOp[3] (net)                                      0.0000     0.2844 f
  ExStage/io_in_aluOp[3] (ysyx_210669_EX_0)                       0.0000     0.2844 f
  ExStage/io_in_aluOp[3] (net)                                    0.0000     0.2844 f
  ExStage/U101/I (LVT_INHDV2)                           0.1356    0.0000     0.2844 f
  ExStage/U101/ZN (LVT_INHDV2)                          0.0924    0.0765     0.3609 r
  ExStage/n1994 (net)                           3                 0.0000     0.3609 r
  ExStage/U96/A2 (LVT_NAND3HDV2)                        0.0924    0.0000     0.3609 r
  ExStage/U96/ZN (LVT_NAND3HDV2)                        0.1545    0.1150     0.4759 f
  ExStage/n1763 (net)                           4                 0.0000     0.4759 f
  ExStage/U23/A1 (LVT_OR2HDV2)                          0.1545    0.0000     0.4759 f
  ExStage/U23/Z (LVT_OR2HDV2)                           0.0851    0.1893     0.6653 f
  ExStage/n354 (net)                            3                 0.0000     0.6653 f
  ExStage/U82/I (LVT_INHDV2)                            0.0851    0.0000     0.6653 f
  ExStage/U82/ZN (LVT_INHDV2)                           0.4678    0.2739     0.9392 r
  ExStage/n18 (net)                            24                 0.0000     0.9392 r
  ExStage/U502/A2 (LVT_XOR2HDV1)                        0.4678    0.0000     0.9392 r
  ExStage/U502/Z (LVT_XOR2HDV1)                         0.1004    0.2591     1.1983 r
  ExStage/n478 (net)                            2                 0.0000     1.1983 r
  ExStage/U148/A1 (LVT_NAND2HDV1)                       0.1004    0.0000     1.1983 r
  ExStage/U148/ZN (LVT_NAND2HDV1)                       0.1455    0.0931     1.2914 f
  ExStage/n3531 (net)                           3                 0.0000     1.2914 f
  ExStage/U2223/A2 (LVT_OAI21HDV2)                      0.1455    0.0000     1.2914 f
  ExStage/U2223/ZN (LVT_OAI21HDV2)                      0.1628    0.1280     1.4194 r
  ExStage/n3564 (net)                           2                 0.0000     1.4194 r
  ExStage/U51/A2 (LVT_AOI21HDV1)                        0.1628    0.0000     1.4194 r
  ExStage/U51/ZN (LVT_AOI21HDV1)                        0.1216    0.1030     1.5224 f
  ExStage/n3654 (net)                           2                 0.0000     1.5224 f
  ExStage/U135/A1 (LVT_OAI21HDV2)                       0.1216    0.0000     1.5224 f
  ExStage/U135/ZN (LVT_OAI21HDV2)                       0.1594    0.1210     1.6433 r
  ExStage/n3833 (net)                           2                 0.0000     1.6433 r
  ExStage/U43/A1 (LVT_AOI21HDV1)                        0.1594    0.0000     1.6433 r
  ExStage/U43/ZN (LVT_AOI21HDV1)                        0.1155    0.1006     1.7439 f
  ExStage/n4053 (net)                           2                 0.0000     1.7439 f
  ExStage/U41/A1 (LVT_OAI21HDV1)                        0.1155    0.0000     1.7439 f
  ExStage/U41/ZN (LVT_OAI21HDV1)                        0.1491    0.1143     1.8582 r
  ExStage/n502 (net)                            1                 0.0000     1.8582 r
  ExStage/U40/B (LVT_AOI21HDV1)                         0.1491    0.0000     1.8582 r
  ExStage/U40/ZN (LVT_AOI21HDV1)                        0.1303    0.0719     1.9301 f
  ExStage/n4096 (net)                           2                 0.0000     1.9301 f
  ExStage/U674/A1 (LVT_OAI21HDV2)                       0.1303    0.0000     1.9301 f
  ExStage/U674/ZN (LVT_OAI21HDV2)                       0.1855    0.1377     2.0677 r
  ExStage/n4142 (net)                           2                 0.0000     2.0677 r
  ExStage/U678/A1 (LVT_AOI21HDV2)                       0.1855    0.0000     2.0677 r
  ExStage/U678/ZN (LVT_AOI21HDV2)                       0.1130    0.1010     2.1687 f
  ExStage/n4183 (net)                           2                 0.0000     2.1687 f
  ExStage/U682/A1 (LVT_OAI21HDV2)                       0.1130    0.0000     2.1687 f
  ExStage/U682/ZN (LVT_OAI21HDV2)                       0.1844    0.1332     2.3019 r
  ExStage/n1293 (net)                           2                 0.0000     2.3019 r
  ExStage/U123/A1 (LVT_AOI21HDV2)                       0.1844    0.0000     2.3019 r
  ExStage/U123/ZN (LVT_AOI21HDV2)                       0.1128    0.1008     2.4027 f
  ExStage/n1240 (net)                           2                 0.0000     2.4027 f
  ExStage/U684/A1 (LVT_OAI21HDV2)                       0.1128    0.0000     2.4027 f
  ExStage/U684/ZN (LVT_OAI21HDV2)                       0.1849    0.1331     2.5358 r
  ExStage/n1181 (net)                           2                 0.0000     2.5358 r
  ExStage/U617/A1 (LVT_AOI21HDV2)                       0.1849    0.0000     2.5358 r
  ExStage/U617/ZN (LVT_AOI21HDV2)                       0.1129    0.1009     2.6367 f
  ExStage/n1124 (net)                           2                 0.0000     2.6367 f
  ExStage/U689/A1 (LVT_OAI21HDV2)                       0.1129    0.0000     2.6367 f
  ExStage/U689/ZN (LVT_OAI21HDV2)                       0.1848    0.1331     2.7699 r
  ExStage/n1083 (net)                           2                 0.0000     2.7699 r
  ExStage/U743/A1 (LVT_AOI21HDV2)                       0.1848    0.0000     2.7699 r
  ExStage/U743/ZN (LVT_AOI21HDV2)                       0.1129    0.1009     2.8708 f
  ExStage/n1040 (net)                           2                 0.0000     2.8708 f
  ExStage/U752/A1 (LVT_OAI21HDV2)                       0.1129    0.0000     2.8708 f
  ExStage/U752/ZN (LVT_OAI21HDV2)                       0.1841    0.1331     3.0039 r
  ExStage/n998 (net)                            2                 0.0000     3.0039 r
  ExStage/U585/A1 (LVT_AOI21HDV2)                       0.1841    0.0000     3.0039 r
  ExStage/U585/ZN (LVT_AOI21HDV2)                       0.1127    0.1008     3.1047 f
  ExStage/n949 (net)                            2                 0.0000     3.1047 f
  ExStage/U758/A1 (LVT_OAI21HDV2)                       0.1127    0.0000     3.1047 f
  ExStage/U758/ZN (LVT_OAI21HDV2)                       0.1841    0.1331     3.2378 r
  ExStage/n910 (net)                            2                 0.0000     3.2378 r
  ExStage/U35/A1 (LVT_AOI21HDV2)                        0.1841    0.0000     3.2378 r
  ExStage/U35/ZN (LVT_AOI21HDV2)                        0.1127    0.1008     3.3386 f
  ExStage/n867 (net)                            2                 0.0000     3.3386 f
  ExStage/U34/A1 (LVT_OAI21HDV2)                        0.1127    0.0000     3.3386 f
  ExStage/U34/ZN (LVT_OAI21HDV2)                        0.1841    0.1331     3.4716 r
  ExStage/n819 (net)                            2                 0.0000     3.4716 r
  ExStage/U32/A1 (LVT_AOI21HDV2)                        0.1841    0.0000     3.4716 r
  ExStage/U32/ZN (LVT_AOI21HDV2)                        0.1127    0.1008     3.5724 f
  ExStage/n777 (net)                            2                 0.0000     3.5724 f
  ExStage/U31/A1 (LVT_OAI21HDV2)                        0.1127    0.0000     3.5724 f
  ExStage/U31/ZN (LVT_OAI21HDV2)                        0.1693    0.1247     3.6972 r
  ExStage/n718 (net)                            2                 0.0000     3.6972 r
  ExStage/U763/A1 (LVT_AO21HDV2)                        0.1693    0.0000     3.6972 r
  ExStage/U763/Z (LVT_AO21HDV2)                         0.0670    0.1611     3.8583 r
  ExStage/n663 (net)                            1                 0.0000     3.8583 r
  ExStage/U761/CI (LVT_AD1HDV1)                         0.0670    0.0000     3.8583 r
  ExStage/U761/CO (LVT_AD1HDV1)                         0.1820    0.2227     4.0810 r
  ExStage/n616 (net)                            1                 0.0000     4.0810 r
  ExStage/U2325/CI (LVT_AD1HDV4)                        0.1820    0.0000     4.0810 r
  ExStage/U2325/CO (LVT_AD1HDV4)                        0.0878    0.1350     4.2160 r
  ExStage/n571 (net)                            1                 0.0000     4.2160 r
  ExStage/U108/A1 (LVT_XOR2HDV2)                        0.0878    0.0000     4.2160 r
  ExStage/U108/Z (LVT_XOR2HDV2)                         0.0825    0.1511     4.3671 f
  ExStage/n603 (net)                            1                 0.0000     4.3671 f
  ExStage/U2315/A1 (LVT_AOI21HDV4)                      0.0825    0.0000     4.3671 f
  ExStage/U2315/ZN (LVT_AOI21HDV4)                      0.1196    0.0821     4.4492 r
  ExStage/n4351 (net)                           2                 0.0000     4.4492 r
  ExStage/U1240/A2 (LVT_NAND4HDV1)                      0.1196    0.0000     4.4492 r
  ExStage/U1240/ZN (LVT_NAND4HDV1)                      0.1619    0.1145     4.5636 f
  ExStage/n4363 (net)                           1                 0.0000     4.5636 f
  ExStage/U106/A2 (LVT_OR4HDV4)                         0.1619    0.0000     4.5636 f
  ExStage/U106/Z (LVT_OR4HDV4)                          0.0763    0.2601     4.8237 f
  ExStage/n4365 (net)                           1                 0.0000     4.8237 f
  ExStage/U104/A3 (LVT_OA31HDV4)                        0.0763    0.0000     4.8237 f
  ExStage/U104/Z (LVT_OA31HDV4)                         0.0889    0.2672     5.0909 f
  ExStage/io_pcSrc (net)                        3                 0.0000     5.0909 f
  ExStage/io_pcSrc (ysyx_210669_EX_0)                             0.0000     5.0909 f
  ExStage_io_pcSrc (net)                                          0.0000     5.0909 f
  U250/A1 (LVT_AND2HDV8)                                0.0889    0.0000     5.0909 f
  U250/Z (LVT_AND2HDV8)                                 0.0661    0.1192     5.2101 f
  IfId_io_reset (net)                           8                 0.0000     5.2101 f
  U251/B (LVT_AO31HDV4)                                 0.0661    0.0000     5.2101 f
  U251/Z (LVT_AO31HDV4)                                 0.0837    0.1810     5.3911 f
  IdEx_io_reset (net)                           4                 0.0000     5.3911 f
  IdEx/io_reset (ysyx_210669_IDEX_0)                              0.0000     5.3911 f
  IdEx/io_reset (net)                                             0.0000     5.3911 f
  IdEx/U317/A1 (LVT_OR2HDV8)                            0.0837    0.0000     5.3911 f
  IdEx/U317/Z (LVT_OR2HDV8)                             0.0521    0.1260     5.5171 f
  IdEx/n359 (net)                               2                 0.0000     5.5171 f
  IdEx/U7/I (LVT_INHDV6)                                0.0521    0.0000     5.5171 f
  IdEx/U7/ZN (LVT_INHDV6)                               0.2219    0.1355     5.6526 r
  IdEx/n310 (net)                              51                 0.0000     5.6526 r
  IdEx/U21/I (LVT_INHDV6)                               0.2219    0.0000     5.6526 r
  IdEx/U21/ZN (LVT_INHDV6)                              0.2014    0.1711     5.8237 f
  IdEx/n355 (net)                              38                 0.0000     5.8237 f
  IdEx/U5/I (LVT_INHDV12)                               0.2014    0.0000     5.8237 f
  IdEx/U5/ZN (LVT_INHDV12)                              0.1148    0.0983     5.9219 r
  IdEx/n356 (net)                              36                 0.0000     5.9219 r
  IdEx/U3/I (LVT_INHDV4)                                0.1148    0.0000     5.9219 r
  IdEx/U3/ZN (LVT_INHDV4)                               0.0641    0.0564     5.9783 f
  IdEx/n311 (net)                               1                 0.0000     5.9783 f
  IdEx/U16/I (LVT_INHDV12)                              0.0641    0.0000     5.9783 f
  IdEx/U16/ZN (LVT_INHDV12)                             0.1594    0.1075     6.0858 r
  IdEx/n305 (net)                              72                 0.0000     6.0858 r
  IdEx/U284/A1 (LVT_AO22HDV1)                           0.1594    0.0000     6.0858 r
  IdEx/U284/Z (LVT_AO22HDV1)                            0.0707    0.1816     6.2674 r
  IdEx/n195 (net)                               1                 0.0000     6.2674 r
  IdEx/io_out_readData1_r_reg_25_/D (LVT_DQHDV1)        0.0707    0.0000     6.2674 r
  data arrival time                                                          6.2674
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  IdEx/io_out_readData1_r_reg_25_/CK (LVT_DQHDV1)                 0.0000     6.3500 r
  library setup time                                             -0.0819     6.2681
  data required time                                                         6.2681
  ------------------------------------------------------------------------------------
  data required time                                                         6.2681
  data arrival time                                                         -6.2674
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0007
  Startpoint: IdEx/io_out_aluOp_r_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_clock)
  Endpoint: IdEx/io_out_memWrite_r_reg
            (rising edge-triggered flip-flop clocked by CLK_clock)
  Path Group: CLK_clock
  Path Type: max
  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK_clock (rise edge)                                     0.0000     0.0000
  clock network delay (ideal)                                     0.0000     0.0000
  IdEx/io_out_aluOp_r_reg_3_/CK (LVT_DQHDV2)            0.0000    0.0000 #   0.0000 r
  IdEx/io_out_aluOp_r_reg_3_/Q (LVT_DQHDV2)             0.1356    0.2844     0.2844 f
  IdEx/io_out_aluOp[3] (net)                    6                 0.0000     0.2844 f
  IdEx/io_out_aluOp[3] (ysyx_210669_IDEX_0)                       0.0000     0.2844 f
  IdEx_io_out_aluOp[3] (net)                                      0.0000     0.2844 f
  ExStage/io_in_aluOp[3] (ysyx_210669_EX_0)                       0.0000     0.2844 f
  ExStage/io_in_aluOp[3] (net)                                    0.0000     0.2844 f
  ExStage/U101/I (LVT_INHDV2)                           0.1356    0.0000     0.2844 f
  ExStage/U101/ZN (LVT_INHDV2)                          0.0924    0.0765     0.3609 r
  ExStage/n1994 (net)                           3                 0.0000     0.3609 r
  ExStage/U96/A2 (LVT_NAND3HDV2)                        0.0924    0.0000     0.3609 r
  ExStage/U96/ZN (LVT_NAND3HDV2)                        0.1545    0.1150     0.4759 f
  ExStage/n1763 (net)                           4                 0.0000     0.4759 f
  ExStage/U23/A1 (LVT_OR2HDV2)                          0.1545    0.0000     0.4759 f
  ExStage/U23/Z (LVT_OR2HDV2)                           0.0851    0.1893     0.6653 f
  ExStage/n354 (net)                            3                 0.0000     0.6653 f
  ExStage/U82/I (LVT_INHDV2)                            0.0851    0.0000     0.6653 f
  ExStage/U82/ZN (LVT_INHDV2)                           0.4678    0.2739     0.9392 r
  ExStage/n18 (net)                            24                 0.0000     0.9392 r
  ExStage/U502/A2 (LVT_XOR2HDV1)                        0.4678    0.0000     0.9392 r
  ExStage/U502/Z (LVT_XOR2HDV1)                         0.1004    0.2591     1.1983 r
  ExStage/n478 (net)                            2                 0.0000     1.1983 r
  ExStage/U148/A1 (LVT_NAND2HDV1)                       0.1004    0.0000     1.1983 r
  ExStage/U148/ZN (LVT_NAND2HDV1)                       0.1455    0.0931     1.2914 f
  ExStage/n3531 (net)                           3                 0.0000     1.2914 f
  ExStage/U2223/A2 (LVT_OAI21HDV2)                      0.1455    0.0000     1.2914 f
  ExStage/U2223/ZN (LVT_OAI21HDV2)                      0.1628    0.1280     1.4194 r
  ExStage/n3564 (net)                           2                 0.0000     1.4194 r
  ExStage/U51/A2 (LVT_AOI21HDV1)                        0.1628    0.0000     1.4194 r
  ExStage/U51/ZN (LVT_AOI21HDV1)                        0.1216    0.1030     1.5224 f
  ExStage/n3654 (net)                           2                 0.0000     1.5224 f
  ExStage/U135/A1 (LVT_OAI21HDV2)                       0.1216    0.0000     1.5224 f
  ExStage/U135/ZN (LVT_OAI21HDV2)                       0.1594    0.1210     1.6433 r
  ExStage/n3833 (net)                           2                 0.0000     1.6433 r
  ExStage/U43/A1 (LVT_AOI21HDV1)                        0.1594    0.0000     1.6433 r
  ExStage/U43/ZN (LVT_AOI21HDV1)                        0.1155    0.1006     1.7439 f
  ExStage/n4053 (net)                           2                 0.0000     1.7439 f
  ExStage/U41/A1 (LVT_OAI21HDV1)                        0.1155    0.0000     1.7439 f
  ExStage/U41/ZN (LVT_OAI21HDV1)                        0.1491    0.1143     1.8582 r
  ExStage/n502 (net)                            1                 0.0000     1.8582 r
  ExStage/U40/B (LVT_AOI21HDV1)                         0.1491    0.0000     1.8582 r
  ExStage/U40/ZN (LVT_AOI21HDV1)                        0.1303    0.0719     1.9301 f
  ExStage/n4096 (net)                           2                 0.0000     1.9301 f
  ExStage/U674/A1 (LVT_OAI21HDV2)                       0.1303    0.0000     1.9301 f
  ExStage/U674/ZN (LVT_OAI21HDV2)                       0.1855    0.1377     2.0677 r
  ExStage/n4142 (net)                           2                 0.0000     2.0677 r
  ExStage/U678/A1 (LVT_AOI21HDV2)                       0.1855    0.0000     2.0677 r
  ExStage/U678/ZN (LVT_AOI21HDV2)                       0.1130    0.1010     2.1687 f
  ExStage/n4183 (net)                           2                 0.0000     2.1687 f
  ExStage/U682/A1 (LVT_OAI21HDV2)                       0.1130    0.0000     2.1687 f
  ExStage/U682/ZN (LVT_OAI21HDV2)                       0.1844    0.1332     2.3019 r
  ExStage/n1293 (net)                           2                 0.0000     2.3019 r
  ExStage/U123/A1 (LVT_AOI21HDV2)                       0.1844    0.0000     2.3019 r
  ExStage/U123/ZN (LVT_AOI21HDV2)                       0.1128    0.1008     2.4027 f
  ExStage/n1240 (net)                           2                 0.0000     2.4027 f
  ExStage/U684/A1 (LVT_OAI21HDV2)                       0.1128    0.0000     2.4027 f
  ExStage/U684/ZN (LVT_OAI21HDV2)                       0.1849    0.1331     2.5358 r
  ExStage/n1181 (net)                           2                 0.0000     2.5358 r
  ExStage/U617/A1 (LVT_AOI21HDV2)                       0.1849    0.0000     2.5358 r
  ExStage/U617/ZN (LVT_AOI21HDV2)                       0.1129    0.1009     2.6367 f
  ExStage/n1124 (net)                           2                 0.0000     2.6367 f
  ExStage/U689/A1 (LVT_OAI21HDV2)                       0.1129    0.0000     2.6367 f
  ExStage/U689/ZN (LVT_OAI21HDV2)                       0.1848    0.1331     2.7699 r
  ExStage/n1083 (net)                           2                 0.0000     2.7699 r
  ExStage/U743/A1 (LVT_AOI21HDV2)                       0.1848    0.0000     2.7699 r
  ExStage/U743/ZN (LVT_AOI21HDV2)                       0.1129    0.1009     2.8708 f
  ExStage/n1040 (net)                           2                 0.0000     2.8708 f
  ExStage/U752/A1 (LVT_OAI21HDV2)                       0.1129    0.0000     2.8708 f
  ExStage/U752/ZN (LVT_OAI21HDV2)                       0.1841    0.1331     3.0039 r
  ExStage/n998 (net)                            2                 0.0000     3.0039 r
  ExStage/U585/A1 (LVT_AOI21HDV2)                       0.1841    0.0000     3.0039 r
  ExStage/U585/ZN (LVT_AOI21HDV2)                       0.1127    0.1008     3.1047 f
  ExStage/n949 (net)                            2                 0.0000     3.1047 f
  ExStage/U758/A1 (LVT_OAI21HDV2)                       0.1127    0.0000     3.1047 f
  ExStage/U758/ZN (LVT_OAI21HDV2)                       0.1841    0.1331     3.2378 r
  ExStage/n910 (net)                            2                 0.0000     3.2378 r
  ExStage/U35/A1 (LVT_AOI21HDV2)                        0.1841    0.0000     3.2378 r
  ExStage/U35/ZN (LVT_AOI21HDV2)                        0.1127    0.1008     3.3386 f
  ExStage/n867 (net)                            2                 0.0000     3.3386 f
  ExStage/U34/A1 (LVT_OAI21HDV2)                        0.1127    0.0000     3.3386 f
  ExStage/U34/ZN (LVT_OAI21HDV2)                        0.1841    0.1331     3.4716 r
  ExStage/n819 (net)                            2                 0.0000     3.4716 r
  ExStage/U32/A1 (LVT_AOI21HDV2)                        0.1841    0.0000     3.4716 r
  ExStage/U32/ZN (LVT_AOI21HDV2)                        0.1127    0.1008     3.5724 f
  ExStage/n777 (net)                            2                 0.0000     3.5724 f
  ExStage/U31/A1 (LVT_OAI21HDV2)                        0.1127    0.0000     3.5724 f
  ExStage/U31/ZN (LVT_OAI21HDV2)                        0.1693    0.1247     3.6972 r
  ExStage/n718 (net)                            2                 0.0000     3.6972 r
  ExStage/U763/A1 (LVT_AO21HDV2)                        0.1693    0.0000     3.6972 r
  ExStage/U763/Z (LVT_AO21HDV2)                         0.0670    0.1611     3.8583 r
  ExStage/n663 (net)                            1                 0.0000     3.8583 r
  ExStage/U761/CI (LVT_AD1HDV1)                         0.0670    0.0000     3.8583 r
  ExStage/U761/CO (LVT_AD1HDV1)                         0.1820    0.2227     4.0810 r
  ExStage/n616 (net)                            1                 0.0000     4.0810 r
  ExStage/U2325/CI (LVT_AD1HDV4)                        0.1820    0.0000     4.0810 r
  ExStage/U2325/CO (LVT_AD1HDV4)                        0.0878    0.1350     4.2160 r
  ExStage/n571 (net)                            1                 0.0000     4.2160 r
  ExStage/U108/A1 (LVT_XOR2HDV2)                        0.0878    0.0000     4.2160 r
  ExStage/U108/Z (LVT_XOR2HDV2)                         0.0825    0.1511     4.3671 f
  ExStage/n603 (net)                            1                 0.0000     4.3671 f
  ExStage/U2315/A1 (LVT_AOI21HDV4)                      0.0825    0.0000     4.3671 f
  ExStage/U2315/ZN (LVT_AOI21HDV4)                      0.1196    0.0821     4.4492 r
  ExStage/n4351 (net)                           2                 0.0000     4.4492 r
  ExStage/U1240/A2 (LVT_NAND4HDV1)                      0.1196    0.0000     4.4492 r
  ExStage/U1240/ZN (LVT_NAND4HDV1)                      0.1619    0.1145     4.5636 f
  ExStage/n4363 (net)                           1                 0.0000     4.5636 f
  ExStage/U106/A2 (LVT_OR4HDV4)                         0.1619    0.0000     4.5636 f
  ExStage/U106/Z (LVT_OR4HDV4)                          0.0763    0.2601     4.8237 f
  ExStage/n4365 (net)                           1                 0.0000     4.8237 f
  ExStage/U104/A3 (LVT_OA31HDV4)                        0.0763    0.0000     4.8237 f
  ExStage/U104/Z (LVT_OA31HDV4)                         0.0889    0.2672     5.0909 f
  ExStage/io_pcSrc (net)                        3                 0.0000     5.0909 f
  ExStage/io_pcSrc (ysyx_210669_EX_0)                             0.0000     5.0909 f
  ExStage_io_pcSrc (net)                                          0.0000     5.0909 f
  U250/A1 (LVT_AND2HDV8)                                0.0889    0.0000     5.0909 f
  U250/Z (LVT_AND2HDV8)                                 0.0661    0.1192     5.2101 f
  IfId_io_reset (net)                           8                 0.0000     5.2101 f
  U251/B (LVT_AO31HDV4)                                 0.0661    0.0000     5.2101 f
  U251/Z (LVT_AO31HDV4)                                 0.0837    0.1810     5.3911 f
  IdEx_io_reset (net)                           4                 0.0000     5.3911 f
  IdEx/io_reset (ysyx_210669_IDEX_0)                              0.0000     5.3911 f
  IdEx/io_reset (net)                                             0.0000     5.3911 f
  IdEx/U317/A1 (LVT_OR2HDV8)                            0.0837    0.0000     5.3911 f
  IdEx/U317/Z (LVT_OR2HDV8)                             0.0521    0.1260     5.5171 f
  IdEx/n359 (net)                               2                 0.0000     5.5171 f
  IdEx/U7/I (LVT_INHDV6)                                0.0521    0.0000     5.5171 f
  IdEx/U7/ZN (LVT_INHDV6)                               0.2219    0.1355     5.6526 r
  IdEx/n310 (net)                              51                 0.0000     5.6526 r
  IdEx/U21/I (LVT_INHDV6)                               0.2219    0.0000     5.6526 r
  IdEx/U21/ZN (LVT_INHDV6)                              0.2014    0.1711     5.8237 f
  IdEx/n355 (net)                              38                 0.0000     5.8237 f
  IdEx/U5/I (LVT_INHDV12)                               0.2014    0.0000     5.8237 f
  IdEx/U5/ZN (LVT_INHDV12)                              0.1148    0.0983     5.9219 r
  IdEx/n356 (net)                              36                 0.0000     5.9219 r
  IdEx/U3/I (LVT_INHDV4)                                0.1148    0.0000     5.9219 r
  IdEx/U3/ZN (LVT_INHDV4)                               0.0641    0.0564     5.9783 f
  IdEx/n311 (net)                               1                 0.0000     5.9783 f
  IdEx/U16/I (LVT_INHDV12)                              0.0641    0.0000     5.9783 f
  IdEx/U16/ZN (LVT_INHDV12)                             0.1594    0.1075     6.0858 r
  IdEx/n305 (net)                              72                 0.0000     6.0858 r
  IdEx/U79/A1 (LVT_AO22HDV1)                            0.1594    0.0000     6.0858 r
  IdEx/U79/Z (LVT_AO22HDV1)                             0.0704    0.1816     6.2674 r
  IdEx/n16 (net)                                1                 0.0000     6.2674 r
  IdEx/io_out_memWrite_r_reg/D (LVT_DQHDV1)             0.0704    0.0000     6.2674 r
  data arrival time                                                          6.2674
  clock CLK_clock (rise edge)                                     6.5000     6.5000
  clock network delay (ideal)                                     0.0000     6.5000
  clock uncertainty                                              -0.1500     6.3500
  IdEx/io_out_memWrite_r_reg/CK (LVT_DQHDV1)                      0.0000     6.3500 r
  library setup time                                             -0.0818     6.2682
  data required time                                                         6.2682
  ------------------------------------------------------------------------------------
  data required time                                                         6.2682
  data arrival time                                                         -6.2674
  ------------------------------------------------------------------------------------
  slack (MET)                                                                0.0008
=====================CHECK DESIGN REPORT====================
 
****************************************
****************************************
                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   2048
    Unconnected ports (LINT-28)                                   211
    Feedthrough (LINT-29)                                        1139
    Shorted outputs (LINT-31)                                     529
    Constant outputs (LINT-52)                                    169
--------------------------------------------------------------------------------
Warning: In design 'ysyx_210669', port 'io_interrupt' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_master_rresp[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_master_rresp[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awaddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_awburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wdata[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wstrb[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wstrb[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wstrb[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wstrb[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wstrb[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wstrb[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wstrb[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wstrb[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_wlast' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_bready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arvalid' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[31]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[30]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[29]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[28]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[27]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[26]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[25]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[24]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[23]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[22]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[21]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[20]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[19]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[18]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[17]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[16]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[15]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[14]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[13]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[12]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[11]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[10]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[9]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[8]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_araddr[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arid[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arid[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arid[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arid[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arlen[7]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arlen[6]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arlen[5]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arlen[4]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arlen[3]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arlen[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arlen[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arlen[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arsize[2]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arsize[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arsize[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arburst[1]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_arburst[0]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669', port 'io_slave_rready' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[63]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[62]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[61]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[60]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[59]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[58]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[57]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[56]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[55]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[54]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[53]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[52]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[51]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[50]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[49]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[48]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[47]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[46]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[45]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[44]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[43]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[42]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[41]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[40]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[39]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[38]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[37]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[36]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[35]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[34]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[33]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', port 'io_rw_rdata[32]' is not connected to any nets. (LINT-28)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[31]' is connected directly to output port 'io_out_inst[31]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[30]' is connected directly to output port 'io_out_inst[30]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[29]' is connected directly to output port 'io_out_inst[29]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[28]' is connected directly to output port 'io_out_inst[28]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[27]' is connected directly to output port 'io_out_inst[27]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[26]' is connected directly to output port 'io_out_inst[26]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[25]' is connected directly to output port 'io_out_inst[25]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[24]' is connected directly to output port 'io_out_inst[24]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[23]' is connected directly to output port 'io_out_inst[23]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[22]' is connected directly to output port 'io_out_inst[22]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[21]' is connected directly to output port 'io_out_inst[21]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[20]' is connected directly to output port 'io_out_inst[20]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[19]' is connected directly to output port 'io_out_inst[19]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[18]' is connected directly to output port 'io_out_inst[18]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[17]' is connected directly to output port 'io_out_inst[17]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[16]' is connected directly to output port 'io_out_inst[16]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[15]' is connected directly to output port 'io_out_inst[15]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[14]' is connected directly to output port 'io_out_inst[14]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[13]' is connected directly to output port 'io_out_inst[13]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[12]' is connected directly to output port 'io_out_inst[12]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[11]' is connected directly to output port 'io_out_inst[11]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[10]' is connected directly to output port 'io_out_inst[10]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[9]' is connected directly to output port 'io_out_inst[9]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[8]' is connected directly to output port 'io_out_inst[8]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[7]' is connected directly to output port 'io_out_inst[7]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[6]' is connected directly to output port 'io_out_inst[6]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[5]' is connected directly to output port 'io_out_inst[5]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[4]' is connected directly to output port 'io_out_inst[4]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[3]' is connected directly to output port 'io_out_inst[3]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[2]' is connected directly to output port 'io_out_inst[2]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[1]' is connected directly to output port 'io_out_inst[1]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rw_rdata[0]' is connected directly to output port 'io_out_inst[0]'. (LINT-29)
Warning: In design 'ysyx_210669_IF', input port 'io_rwValid' is connected directly to output port 'io_rw_valid'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[31]' is connected directly to output port 'io_out_csrAddr[11]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[30]' is connected directly to output port 'io_out_csrAddr[10]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[29]' is connected directly to output port 'io_out_csrAddr[9]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[28]' is connected directly to output port 'io_out_csrAddr[8]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[27]' is connected directly to output port 'io_out_csrAddr[7]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[26]' is connected directly to output port 'io_out_csrAddr[6]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[25]' is connected directly to output port 'io_out_csrAddr[5]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[24]' is connected directly to output port 'io_out_csrAddr[4]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[23]' is connected directly to output port 'io_out_csrAddr[3]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[22]' is connected directly to output port 'io_out_csrAddr[2]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[21]' is connected directly to output port 'io_out_csrAddr[1]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[20]' is connected directly to output port 'io_out_csrAddr[0]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[11]' is connected directly to output port 'io_out_writeReg[4]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[10]' is connected directly to output port 'io_out_writeReg[3]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[9]' is connected directly to output port 'io_out_writeReg[2]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[8]' is connected directly to output port 'io_out_writeReg[1]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_inst[7]' is connected directly to output port 'io_out_writeReg[0]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[63]' is connected directly to output port 'io_out_pc[63]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[62]' is connected directly to output port 'io_out_pc[62]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[61]' is connected directly to output port 'io_out_pc[61]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[60]' is connected directly to output port 'io_out_pc[60]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[59]' is connected directly to output port 'io_out_pc[59]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[58]' is connected directly to output port 'io_out_pc[58]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[57]' is connected directly to output port 'io_out_pc[57]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[56]' is connected directly to output port 'io_out_pc[56]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[55]' is connected directly to output port 'io_out_pc[55]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[54]' is connected directly to output port 'io_out_pc[54]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[53]' is connected directly to output port 'io_out_pc[53]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[52]' is connected directly to output port 'io_out_pc[52]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[51]' is connected directly to output port 'io_out_pc[51]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[50]' is connected directly to output port 'io_out_pc[50]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[49]' is connected directly to output port 'io_out_pc[49]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[48]' is connected directly to output port 'io_out_pc[48]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[47]' is connected directly to output port 'io_out_pc[47]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[46]' is connected directly to output port 'io_out_pc[46]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[45]' is connected directly to output port 'io_out_pc[45]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[44]' is connected directly to output port 'io_out_pc[44]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[43]' is connected directly to output port 'io_out_pc[43]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[42]' is connected directly to output port 'io_out_pc[42]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[41]' is connected directly to output port 'io_out_pc[41]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[40]' is connected directly to output port 'io_out_pc[40]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[39]' is connected directly to output port 'io_out_pc[39]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[38]' is connected directly to output port 'io_out_pc[38]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[37]' is connected directly to output port 'io_out_pc[37]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[36]' is connected directly to output port 'io_out_pc[36]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[35]' is connected directly to output port 'io_out_pc[35]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[34]' is connected directly to output port 'io_out_pc[34]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[33]' is connected directly to output port 'io_out_pc[33]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[32]' is connected directly to output port 'io_out_pc[32]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[31]' is connected directly to output port 'io_out_pc[31]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[30]' is connected directly to output port 'io_out_pc[30]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[29]' is connected directly to output port 'io_out_pc[29]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[28]' is connected directly to output port 'io_out_pc[28]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[27]' is connected directly to output port 'io_out_pc[27]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[26]' is connected directly to output port 'io_out_pc[26]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[25]' is connected directly to output port 'io_out_pc[25]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[24]' is connected directly to output port 'io_out_pc[24]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[23]' is connected directly to output port 'io_out_pc[23]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[22]' is connected directly to output port 'io_out_pc[22]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[21]' is connected directly to output port 'io_out_pc[21]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[20]' is connected directly to output port 'io_out_pc[20]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[19]' is connected directly to output port 'io_out_pc[19]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[18]' is connected directly to output port 'io_out_pc[18]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[17]' is connected directly to output port 'io_out_pc[17]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[16]' is connected directly to output port 'io_out_pc[16]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[15]' is connected directly to output port 'io_out_pc[15]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[14]' is connected directly to output port 'io_out_pc[14]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[13]' is connected directly to output port 'io_out_pc[13]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[12]' is connected directly to output port 'io_out_pc[12]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[11]' is connected directly to output port 'io_out_pc[11]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[10]' is connected directly to output port 'io_out_pc[10]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[9]' is connected directly to output port 'io_out_pc[9]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[8]' is connected directly to output port 'io_out_pc[8]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[7]' is connected directly to output port 'io_out_pc[7]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[6]' is connected directly to output port 'io_out_pc[6]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[5]' is connected directly to output port 'io_out_pc[5]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[4]' is connected directly to output port 'io_out_pc[4]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[3]' is connected directly to output port 'io_out_pc[3]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[2]' is connected directly to output port 'io_out_pc[2]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[1]' is connected directly to output port 'io_out_pc[1]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_pc[0]' is connected directly to output port 'io_out_pc[0]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_branch' is connected directly to output port 'io_out_branch'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_aluSrc' is connected directly to output port 'io_out_aluSrc'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_aluOp[4]' is connected directly to output port 'io_out_aluOp[4]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_aluOp[3]' is connected directly to output port 'io_out_aluOp[3]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_aluOp[2]' is connected directly to output port 'io_out_aluOp[2]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_aluOp[1]' is connected directly to output port 'io_out_aluOp[1]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_aluOp[0]' is connected directly to output port 'io_out_aluOp[0]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_memWrite' is connected directly to output port 'io_out_memWrite'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_memRead' is connected directly to output port 'io_out_memRead'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_sExtend' is connected directly to output port 'io_out_sExtend'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_lsByte[2]' is connected directly to output port 'io_out_lsByte[2]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_lsByte[1]' is connected directly to output port 'io_out_lsByte[1]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_lsByte[0]' is connected directly to output port 'io_out_lsByte[0]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_memtoReg' is connected directly to output port 'io_out_memtoReg'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_shiftByte[1]' is connected directly to output port 'io_out_shiftByte[1]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_shiftByte[0]' is connected directly to output port 'io_out_shiftByte[0]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_resultSrc[2]' is connected directly to output port 'io_out_resultSrc[2]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_resultSrc[1]' is connected directly to output port 'io_out_resultSrc[1]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_resultSrc[0]' is connected directly to output port 'io_out_resultSrc[0]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_addSrc' is connected directly to output port 'io_out_addSrc'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_csrOp[3]' is connected directly to output port 'io_out_csrOp[3]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_csrOp[2]' is connected directly to output port 'io_out_csrOp[2]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_csrOp[1]' is connected directly to output port 'io_out_csrOp[1]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_csrOp[0]' is connected directly to output port 'io_out_csrOp[0]'. (LINT-29)
Warning: In design 'ysyx_210669_ID', input port 'io_in_regWrite' is connected directly to output port 'io_out_regWrite'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[63]' is connected directly to output port 'io_out_dataOutput[63]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[62]' is connected directly to output port 'io_out_dataOutput[62]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[61]' is connected directly to output port 'io_out_dataOutput[61]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[60]' is connected directly to output port 'io_out_dataOutput[60]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[59]' is connected directly to output port 'io_out_dataOutput[59]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[58]' is connected directly to output port 'io_out_dataOutput[58]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[57]' is connected directly to output port 'io_out_dataOutput[57]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[56]' is connected directly to output port 'io_out_dataOutput[56]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[55]' is connected directly to output port 'io_out_dataOutput[55]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[54]' is connected directly to output port 'io_out_dataOutput[54]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[53]' is connected directly to output port 'io_out_dataOutput[53]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[52]' is connected directly to output port 'io_out_dataOutput[52]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[51]' is connected directly to output port 'io_out_dataOutput[51]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[50]' is connected directly to output port 'io_out_dataOutput[50]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[49]' is connected directly to output port 'io_out_dataOutput[49]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[48]' is connected directly to output port 'io_out_dataOutput[48]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[47]' is connected directly to output port 'io_out_dataOutput[47]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[46]' is connected directly to output port 'io_out_dataOutput[46]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[45]' is connected directly to output port 'io_out_dataOutput[45]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[44]' is connected directly to output port 'io_out_dataOutput[44]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[43]' is connected directly to output port 'io_out_dataOutput[43]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[42]' is connected directly to output port 'io_out_dataOutput[42]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[41]' is connected directly to output port 'io_out_dataOutput[41]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[40]' is connected directly to output port 'io_out_dataOutput[40]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[39]' is connected directly to output port 'io_out_dataOutput[39]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[38]' is connected directly to output port 'io_out_dataOutput[38]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[37]' is connected directly to output port 'io_out_dataOutput[37]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[36]' is connected directly to output port 'io_out_dataOutput[36]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[35]' is connected directly to output port 'io_out_dataOutput[35]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[34]' is connected directly to output port 'io_out_dataOutput[34]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[33]' is connected directly to output port 'io_out_dataOutput[33]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[32]' is connected directly to output port 'io_out_dataOutput[32]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[31]' is connected directly to output port 'io_out_dataOutput[31]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[30]' is connected directly to output port 'io_out_dataOutput[30]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[29]' is connected directly to output port 'io_out_dataOutput[29]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[28]' is connected directly to output port 'io_out_dataOutput[28]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[27]' is connected directly to output port 'io_out_dataOutput[27]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[26]' is connected directly to output port 'io_out_dataOutput[26]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[25]' is connected directly to output port 'io_out_dataOutput[25]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[24]' is connected directly to output port 'io_out_dataOutput[24]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[23]' is connected directly to output port 'io_out_dataOutput[23]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[22]' is connected directly to output port 'io_out_dataOutput[22]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[21]' is connected directly to output port 'io_out_dataOutput[21]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[20]' is connected directly to output port 'io_out_dataOutput[20]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[19]' is connected directly to output port 'io_out_dataOutput[19]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[18]' is connected directly to output port 'io_out_dataOutput[18]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[17]' is connected directly to output port 'io_out_dataOutput[17]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[16]' is connected directly to output port 'io_out_dataOutput[16]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[15]' is connected directly to output port 'io_out_dataOutput[15]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[14]' is connected directly to output port 'io_out_dataOutput[14]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[13]' is connected directly to output port 'io_out_dataOutput[13]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[12]' is connected directly to output port 'io_out_dataOutput[12]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[11]' is connected directly to output port 'io_out_dataOutput[11]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[10]' is connected directly to output port 'io_out_dataOutput[10]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[9]' is connected directly to output port 'io_out_dataOutput[9]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[8]' is connected directly to output port 'io_out_dataOutput[8]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[7]' is connected directly to output port 'io_out_dataOutput[7]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[6]' is connected directly to output port 'io_out_dataOutput[6]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[5]' is connected directly to output port 'io_out_dataOutput[5]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[4]' is connected directly to output port 'io_out_dataOutput[4]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[3]' is connected directly to output port 'io_out_dataOutput[3]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[2]' is connected directly to output port 'io_out_dataOutput[2]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[1]' is connected directly to output port 'io_out_dataOutput[1]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_readData2[0]' is connected directly to output port 'io_out_dataOutput[0]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[63]' is connected directly to output port 'io_exH2Id_writeReg[63]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[63]' is connected directly to output port 'io_out_writeReg[63]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[62]' is connected directly to output port 'io_exH2Id_writeReg[62]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[62]' is connected directly to output port 'io_out_writeReg[62]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[61]' is connected directly to output port 'io_exH2Id_writeReg[61]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[61]' is connected directly to output port 'io_out_writeReg[61]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[60]' is connected directly to output port 'io_exH2Id_writeReg[60]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[60]' is connected directly to output port 'io_out_writeReg[60]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[59]' is connected directly to output port 'io_exH2Id_writeReg[59]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[59]' is connected directly to output port 'io_out_writeReg[59]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[58]' is connected directly to output port 'io_exH2Id_writeReg[58]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[58]' is connected directly to output port 'io_out_writeReg[58]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[57]' is connected directly to output port 'io_exH2Id_writeReg[57]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[57]' is connected directly to output port 'io_out_writeReg[57]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[56]' is connected directly to output port 'io_exH2Id_writeReg[56]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[56]' is connected directly to output port 'io_out_writeReg[56]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[55]' is connected directly to output port 'io_exH2Id_writeReg[55]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[55]' is connected directly to output port 'io_out_writeReg[55]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[54]' is connected directly to output port 'io_exH2Id_writeReg[54]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[54]' is connected directly to output port 'io_out_writeReg[54]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[53]' is connected directly to output port 'io_exH2Id_writeReg[53]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[53]' is connected directly to output port 'io_out_writeReg[53]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[52]' is connected directly to output port 'io_exH2Id_writeReg[52]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[52]' is connected directly to output port 'io_out_writeReg[52]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[51]' is connected directly to output port 'io_exH2Id_writeReg[51]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[51]' is connected directly to output port 'io_out_writeReg[51]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[50]' is connected directly to output port 'io_exH2Id_writeReg[50]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[50]' is connected directly to output port 'io_out_writeReg[50]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[49]' is connected directly to output port 'io_exH2Id_writeReg[49]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[49]' is connected directly to output port 'io_out_writeReg[49]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[48]' is connected directly to output port 'io_exH2Id_writeReg[48]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[48]' is connected directly to output port 'io_out_writeReg[48]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[47]' is connected directly to output port 'io_exH2Id_writeReg[47]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[47]' is connected directly to output port 'io_out_writeReg[47]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[46]' is connected directly to output port 'io_exH2Id_writeReg[46]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[46]' is connected directly to output port 'io_out_writeReg[46]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[45]' is connected directly to output port 'io_exH2Id_writeReg[45]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[45]' is connected directly to output port 'io_out_writeReg[45]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[44]' is connected directly to output port 'io_exH2Id_writeReg[44]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[44]' is connected directly to output port 'io_out_writeReg[44]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[43]' is connected directly to output port 'io_exH2Id_writeReg[43]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[43]' is connected directly to output port 'io_out_writeReg[43]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[42]' is connected directly to output port 'io_exH2Id_writeReg[42]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[42]' is connected directly to output port 'io_out_writeReg[42]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[41]' is connected directly to output port 'io_exH2Id_writeReg[41]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[41]' is connected directly to output port 'io_out_writeReg[41]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[40]' is connected directly to output port 'io_exH2Id_writeReg[40]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[40]' is connected directly to output port 'io_out_writeReg[40]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[39]' is connected directly to output port 'io_exH2Id_writeReg[39]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[39]' is connected directly to output port 'io_out_writeReg[39]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[38]' is connected directly to output port 'io_exH2Id_writeReg[38]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[38]' is connected directly to output port 'io_out_writeReg[38]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[37]' is connected directly to output port 'io_exH2Id_writeReg[37]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[37]' is connected directly to output port 'io_out_writeReg[37]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[36]' is connected directly to output port 'io_exH2Id_writeReg[36]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[36]' is connected directly to output port 'io_out_writeReg[36]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[35]' is connected directly to output port 'io_exH2Id_writeReg[35]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[35]' is connected directly to output port 'io_out_writeReg[35]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[34]' is connected directly to output port 'io_exH2Id_writeReg[34]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[34]' is connected directly to output port 'io_out_writeReg[34]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[33]' is connected directly to output port 'io_exH2Id_writeReg[33]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[33]' is connected directly to output port 'io_out_writeReg[33]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[32]' is connected directly to output port 'io_exH2Id_writeReg[32]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[32]' is connected directly to output port 'io_out_writeReg[32]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[31]' is connected directly to output port 'io_exH2Id_writeReg[31]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[31]' is connected directly to output port 'io_out_writeReg[31]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[30]' is connected directly to output port 'io_exH2Id_writeReg[30]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[30]' is connected directly to output port 'io_out_writeReg[30]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[29]' is connected directly to output port 'io_exH2Id_writeReg[29]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[29]' is connected directly to output port 'io_out_writeReg[29]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[28]' is connected directly to output port 'io_exH2Id_writeReg[28]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[28]' is connected directly to output port 'io_out_writeReg[28]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[27]' is connected directly to output port 'io_exH2Id_writeReg[27]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[27]' is connected directly to output port 'io_out_writeReg[27]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[26]' is connected directly to output port 'io_exH2Id_writeReg[26]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[26]' is connected directly to output port 'io_out_writeReg[26]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[25]' is connected directly to output port 'io_exH2Id_writeReg[25]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[25]' is connected directly to output port 'io_out_writeReg[25]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[24]' is connected directly to output port 'io_exH2Id_writeReg[24]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[24]' is connected directly to output port 'io_out_writeReg[24]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[23]' is connected directly to output port 'io_exH2Id_writeReg[23]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[23]' is connected directly to output port 'io_out_writeReg[23]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[22]' is connected directly to output port 'io_exH2Id_writeReg[22]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[22]' is connected directly to output port 'io_out_writeReg[22]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[21]' is connected directly to output port 'io_exH2Id_writeReg[21]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[21]' is connected directly to output port 'io_out_writeReg[21]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[20]' is connected directly to output port 'io_exH2Id_writeReg[20]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[20]' is connected directly to output port 'io_out_writeReg[20]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[19]' is connected directly to output port 'io_exH2Id_writeReg[19]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[19]' is connected directly to output port 'io_out_writeReg[19]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[18]' is connected directly to output port 'io_exH2Id_writeReg[18]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[18]' is connected directly to output port 'io_out_writeReg[18]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[17]' is connected directly to output port 'io_exH2Id_writeReg[17]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[17]' is connected directly to output port 'io_out_writeReg[17]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[16]' is connected directly to output port 'io_exH2Id_writeReg[16]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[16]' is connected directly to output port 'io_out_writeReg[16]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[15]' is connected directly to output port 'io_exH2Id_writeReg[15]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[15]' is connected directly to output port 'io_out_writeReg[15]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[14]' is connected directly to output port 'io_exH2Id_writeReg[14]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[14]' is connected directly to output port 'io_out_writeReg[14]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[13]' is connected directly to output port 'io_exH2Id_writeReg[13]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[13]' is connected directly to output port 'io_out_writeReg[13]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[12]' is connected directly to output port 'io_exH2Id_writeReg[12]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[12]' is connected directly to output port 'io_out_writeReg[12]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[11]' is connected directly to output port 'io_exH2Id_writeReg[11]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[11]' is connected directly to output port 'io_out_writeReg[11]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[10]' is connected directly to output port 'io_exH2Id_writeReg[10]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[10]' is connected directly to output port 'io_out_writeReg[10]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[9]' is connected directly to output port 'io_exH2Id_writeReg[9]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[9]' is connected directly to output port 'io_out_writeReg[9]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[8]' is connected directly to output port 'io_exH2Id_writeReg[8]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[8]' is connected directly to output port 'io_out_writeReg[8]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[7]' is connected directly to output port 'io_exH2Id_writeReg[7]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[7]' is connected directly to output port 'io_out_writeReg[7]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[6]' is connected directly to output port 'io_exH2Id_writeReg[6]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[6]' is connected directly to output port 'io_out_writeReg[6]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[5]' is connected directly to output port 'io_exH2Id_writeReg[5]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[5]' is connected directly to output port 'io_out_writeReg[5]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[4]' is connected directly to output port 'io_exH2Id_writeReg[4]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[4]' is connected directly to output port 'io_out_writeReg[4]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[3]' is connected directly to output port 'io_exH2Id_writeReg[3]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[3]' is connected directly to output port 'io_out_writeReg[3]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[2]' is connected directly to output port 'io_exH2Id_writeReg[2]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[2]' is connected directly to output port 'io_out_writeReg[2]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[1]' is connected directly to output port 'io_exH2Id_writeReg[1]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[1]' is connected directly to output port 'io_out_writeReg[1]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[0]' is connected directly to output port 'io_exH2Id_writeReg[0]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_writeReg[0]' is connected directly to output port 'io_out_writeReg[0]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_memWrite' is connected directly to output port 'io_out_memWrite'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_memRead' is connected directly to output port 'io_load'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_memRead' is connected directly to output port 'io_exH2Id_exLoad'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_memRead' is connected directly to output port 'io_out_memRead'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_sExtend' is connected directly to output port 'io_out_sExtend'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_lsByte[2]' is connected directly to output port 'io_out_lsByte[2]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_lsByte[1]' is connected directly to output port 'io_out_lsByte[1]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_lsByte[0]' is connected directly to output port 'io_out_lsByte[0]'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_memtoReg' is connected directly to output port 'io_out_memtoReg'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_regWrite' is connected directly to output port 'io_exH2Id_regWrite'. (LINT-29)
Warning: In design 'ysyx_210669_EX', input port 'io_in_regWrite' is connected directly to output port 'io_out_regWrite'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[63]' is connected directly to output port 'io_out_extendResult[63]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[62]' is connected directly to output port 'io_out_extendResult[62]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[61]' is connected directly to output port 'io_out_extendResult[61]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[60]' is connected directly to output port 'io_out_extendResult[60]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[59]' is connected directly to output port 'io_out_extendResult[59]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[58]' is connected directly to output port 'io_out_extendResult[58]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[57]' is connected directly to output port 'io_out_extendResult[57]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[56]' is connected directly to output port 'io_out_extendResult[56]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[55]' is connected directly to output port 'io_out_extendResult[55]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[54]' is connected directly to output port 'io_out_extendResult[54]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[53]' is connected directly to output port 'io_out_extendResult[53]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[52]' is connected directly to output port 'io_out_extendResult[52]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[51]' is connected directly to output port 'io_out_extendResult[51]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[50]' is connected directly to output port 'io_out_extendResult[50]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[49]' is connected directly to output port 'io_out_extendResult[49]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[48]' is connected directly to output port 'io_out_extendResult[48]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[47]' is connected directly to output port 'io_out_extendResult[47]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[46]' is connected directly to output port 'io_out_extendResult[46]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[45]' is connected directly to output port 'io_out_extendResult[45]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[44]' is connected directly to output port 'io_out_extendResult[44]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[43]' is connected directly to output port 'io_out_extendResult[43]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[42]' is connected directly to output port 'io_out_extendResult[42]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[41]' is connected directly to output port 'io_out_extendResult[41]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[40]' is connected directly to output port 'io_out_extendResult[40]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[39]' is connected directly to output port 'io_out_extendResult[39]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[38]' is connected directly to output port 'io_out_extendResult[38]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[37]' is connected directly to output port 'io_out_extendResult[37]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[36]' is connected directly to output port 'io_out_extendResult[36]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[35]' is connected directly to output port 'io_out_extendResult[35]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[34]' is connected directly to output port 'io_out_extendResult[34]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[33]' is connected directly to output port 'io_out_extendResult[33]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[32]' is connected directly to output port 'io_out_extendResult[32]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[31]' is connected directly to output port 'io_rw_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[31]' is connected directly to output port 'io_out_extendResult[31]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[30]' is connected directly to output port 'io_rw_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[30]' is connected directly to output port 'io_out_extendResult[30]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[29]' is connected directly to output port 'io_rw_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[29]' is connected directly to output port 'io_out_extendResult[29]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[28]' is connected directly to output port 'io_rw_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[28]' is connected directly to output port 'io_out_extendResult[28]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[27]' is connected directly to output port 'io_rw_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[27]' is connected directly to output port 'io_out_extendResult[27]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[26]' is connected directly to output port 'io_rw_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[26]' is connected directly to output port 'io_out_extendResult[26]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[25]' is connected directly to output port 'io_rw_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[25]' is connected directly to output port 'io_out_extendResult[25]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[24]' is connected directly to output port 'io_rw_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[24]' is connected directly to output port 'io_out_extendResult[24]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[23]' is connected directly to output port 'io_rw_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[23]' is connected directly to output port 'io_out_extendResult[23]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[22]' is connected directly to output port 'io_rw_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[22]' is connected directly to output port 'io_out_extendResult[22]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[21]' is connected directly to output port 'io_rw_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[21]' is connected directly to output port 'io_out_extendResult[21]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[20]' is connected directly to output port 'io_rw_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[20]' is connected directly to output port 'io_out_extendResult[20]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[19]' is connected directly to output port 'io_rw_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[19]' is connected directly to output port 'io_out_extendResult[19]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[18]' is connected directly to output port 'io_rw_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[18]' is connected directly to output port 'io_out_extendResult[18]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[17]' is connected directly to output port 'io_rw_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[17]' is connected directly to output port 'io_out_extendResult[17]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[16]' is connected directly to output port 'io_rw_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[16]' is connected directly to output port 'io_out_extendResult[16]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[15]' is connected directly to output port 'io_rw_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[15]' is connected directly to output port 'io_out_extendResult[15]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[14]' is connected directly to output port 'io_rw_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[14]' is connected directly to output port 'io_out_extendResult[14]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[13]' is connected directly to output port 'io_rw_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[13]' is connected directly to output port 'io_out_extendResult[13]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[12]' is connected directly to output port 'io_rw_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[12]' is connected directly to output port 'io_out_extendResult[12]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[11]' is connected directly to output port 'io_rw_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[11]' is connected directly to output port 'io_out_extendResult[11]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[10]' is connected directly to output port 'io_rw_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[10]' is connected directly to output port 'io_out_extendResult[10]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[9]' is connected directly to output port 'io_rw_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[9]' is connected directly to output port 'io_out_extendResult[9]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[8]' is connected directly to output port 'io_rw_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[8]' is connected directly to output port 'io_out_extendResult[8]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[7]' is connected directly to output port 'io_rw_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[7]' is connected directly to output port 'io_out_extendResult[7]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[6]' is connected directly to output port 'io_rw_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[6]' is connected directly to output port 'io_out_extendResult[6]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[5]' is connected directly to output port 'io_rw_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[5]' is connected directly to output port 'io_out_extendResult[5]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[4]' is connected directly to output port 'io_rw_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[4]' is connected directly to output port 'io_out_extendResult[4]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[3]' is connected directly to output port 'io_rw_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[3]' is connected directly to output port 'io_out_extendResult[3]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[2]' is connected directly to output port 'io_rw_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[2]' is connected directly to output port 'io_out_extendResult[2]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[1]' is connected directly to output port 'io_rw_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[1]' is connected directly to output port 'io_out_extendResult[1]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[0]' is connected directly to output port 'io_rw_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_address[0]' is connected directly to output port 'io_out_extendResult[0]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[63]' is connected directly to output port 'io_memH2Id_writeReg[63]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[63]' is connected directly to output port 'io_out_writeReg[63]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[62]' is connected directly to output port 'io_memH2Id_writeReg[62]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[62]' is connected directly to output port 'io_out_writeReg[62]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[61]' is connected directly to output port 'io_memH2Id_writeReg[61]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[61]' is connected directly to output port 'io_out_writeReg[61]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[60]' is connected directly to output port 'io_memH2Id_writeReg[60]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[60]' is connected directly to output port 'io_out_writeReg[60]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[59]' is connected directly to output port 'io_memH2Id_writeReg[59]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[59]' is connected directly to output port 'io_out_writeReg[59]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[58]' is connected directly to output port 'io_memH2Id_writeReg[58]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[58]' is connected directly to output port 'io_out_writeReg[58]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[57]' is connected directly to output port 'io_memH2Id_writeReg[57]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[57]' is connected directly to output port 'io_out_writeReg[57]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[56]' is connected directly to output port 'io_memH2Id_writeReg[56]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[56]' is connected directly to output port 'io_out_writeReg[56]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[55]' is connected directly to output port 'io_memH2Id_writeReg[55]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[55]' is connected directly to output port 'io_out_writeReg[55]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[54]' is connected directly to output port 'io_memH2Id_writeReg[54]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[54]' is connected directly to output port 'io_out_writeReg[54]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[53]' is connected directly to output port 'io_memH2Id_writeReg[53]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[53]' is connected directly to output port 'io_out_writeReg[53]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[52]' is connected directly to output port 'io_memH2Id_writeReg[52]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[52]' is connected directly to output port 'io_out_writeReg[52]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[51]' is connected directly to output port 'io_memH2Id_writeReg[51]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[51]' is connected directly to output port 'io_out_writeReg[51]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[50]' is connected directly to output port 'io_memH2Id_writeReg[50]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[50]' is connected directly to output port 'io_out_writeReg[50]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[49]' is connected directly to output port 'io_memH2Id_writeReg[49]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[49]' is connected directly to output port 'io_out_writeReg[49]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[48]' is connected directly to output port 'io_memH2Id_writeReg[48]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[48]' is connected directly to output port 'io_out_writeReg[48]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[47]' is connected directly to output port 'io_memH2Id_writeReg[47]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[47]' is connected directly to output port 'io_out_writeReg[47]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[46]' is connected directly to output port 'io_memH2Id_writeReg[46]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[46]' is connected directly to output port 'io_out_writeReg[46]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[45]' is connected directly to output port 'io_memH2Id_writeReg[45]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[45]' is connected directly to output port 'io_out_writeReg[45]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[44]' is connected directly to output port 'io_memH2Id_writeReg[44]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[44]' is connected directly to output port 'io_out_writeReg[44]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[43]' is connected directly to output port 'io_memH2Id_writeReg[43]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[43]' is connected directly to output port 'io_out_writeReg[43]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[42]' is connected directly to output port 'io_memH2Id_writeReg[42]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[42]' is connected directly to output port 'io_out_writeReg[42]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[41]' is connected directly to output port 'io_memH2Id_writeReg[41]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[41]' is connected directly to output port 'io_out_writeReg[41]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[40]' is connected directly to output port 'io_memH2Id_writeReg[40]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[40]' is connected directly to output port 'io_out_writeReg[40]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[39]' is connected directly to output port 'io_memH2Id_writeReg[39]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[39]' is connected directly to output port 'io_out_writeReg[39]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[38]' is connected directly to output port 'io_memH2Id_writeReg[38]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[38]' is connected directly to output port 'io_out_writeReg[38]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[37]' is connected directly to output port 'io_memH2Id_writeReg[37]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[37]' is connected directly to output port 'io_out_writeReg[37]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[36]' is connected directly to output port 'io_memH2Id_writeReg[36]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[36]' is connected directly to output port 'io_out_writeReg[36]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[35]' is connected directly to output port 'io_memH2Id_writeReg[35]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[35]' is connected directly to output port 'io_out_writeReg[35]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[34]' is connected directly to output port 'io_memH2Id_writeReg[34]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[34]' is connected directly to output port 'io_out_writeReg[34]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[33]' is connected directly to output port 'io_memH2Id_writeReg[33]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[33]' is connected directly to output port 'io_out_writeReg[33]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[32]' is connected directly to output port 'io_memH2Id_writeReg[32]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[32]' is connected directly to output port 'io_out_writeReg[32]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[31]' is connected directly to output port 'io_memH2Id_writeReg[31]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[31]' is connected directly to output port 'io_out_writeReg[31]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[30]' is connected directly to output port 'io_memH2Id_writeReg[30]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[30]' is connected directly to output port 'io_out_writeReg[30]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[29]' is connected directly to output port 'io_memH2Id_writeReg[29]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[29]' is connected directly to output port 'io_out_writeReg[29]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[28]' is connected directly to output port 'io_memH2Id_writeReg[28]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[28]' is connected directly to output port 'io_out_writeReg[28]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[27]' is connected directly to output port 'io_memH2Id_writeReg[27]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[27]' is connected directly to output port 'io_out_writeReg[27]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[26]' is connected directly to output port 'io_memH2Id_writeReg[26]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[26]' is connected directly to output port 'io_out_writeReg[26]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[25]' is connected directly to output port 'io_memH2Id_writeReg[25]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[25]' is connected directly to output port 'io_out_writeReg[25]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[24]' is connected directly to output port 'io_memH2Id_writeReg[24]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[24]' is connected directly to output port 'io_out_writeReg[24]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[23]' is connected directly to output port 'io_memH2Id_writeReg[23]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[23]' is connected directly to output port 'io_out_writeReg[23]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[22]' is connected directly to output port 'io_memH2Id_writeReg[22]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[22]' is connected directly to output port 'io_out_writeReg[22]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[21]' is connected directly to output port 'io_memH2Id_writeReg[21]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[21]' is connected directly to output port 'io_out_writeReg[21]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[20]' is connected directly to output port 'io_memH2Id_writeReg[20]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[20]' is connected directly to output port 'io_out_writeReg[20]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[19]' is connected directly to output port 'io_memH2Id_writeReg[19]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[19]' is connected directly to output port 'io_out_writeReg[19]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[18]' is connected directly to output port 'io_memH2Id_writeReg[18]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[18]' is connected directly to output port 'io_out_writeReg[18]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[17]' is connected directly to output port 'io_memH2Id_writeReg[17]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[17]' is connected directly to output port 'io_out_writeReg[17]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[16]' is connected directly to output port 'io_memH2Id_writeReg[16]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[16]' is connected directly to output port 'io_out_writeReg[16]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[15]' is connected directly to output port 'io_memH2Id_writeReg[15]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[15]' is connected directly to output port 'io_out_writeReg[15]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[14]' is connected directly to output port 'io_memH2Id_writeReg[14]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[14]' is connected directly to output port 'io_out_writeReg[14]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[13]' is connected directly to output port 'io_memH2Id_writeReg[13]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[13]' is connected directly to output port 'io_out_writeReg[13]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[12]' is connected directly to output port 'io_memH2Id_writeReg[12]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[12]' is connected directly to output port 'io_out_writeReg[12]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[11]' is connected directly to output port 'io_memH2Id_writeReg[11]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[11]' is connected directly to output port 'io_out_writeReg[11]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[10]' is connected directly to output port 'io_memH2Id_writeReg[10]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[10]' is connected directly to output port 'io_out_writeReg[10]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[9]' is connected directly to output port 'io_memH2Id_writeReg[9]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[9]' is connected directly to output port 'io_out_writeReg[9]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[8]' is connected directly to output port 'io_memH2Id_writeReg[8]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[8]' is connected directly to output port 'io_out_writeReg[8]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[7]' is connected directly to output port 'io_memH2Id_writeReg[7]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[7]' is connected directly to output port 'io_out_writeReg[7]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[6]' is connected directly to output port 'io_memH2Id_writeReg[6]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[6]' is connected directly to output port 'io_out_writeReg[6]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[5]' is connected directly to output port 'io_memH2Id_writeReg[5]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[5]' is connected directly to output port 'io_out_writeReg[5]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[4]' is connected directly to output port 'io_memH2Id_writeReg[4]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[4]' is connected directly to output port 'io_out_writeReg[4]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[3]' is connected directly to output port 'io_memH2Id_writeReg[3]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[3]' is connected directly to output port 'io_out_writeReg[3]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[2]' is connected directly to output port 'io_memH2Id_writeReg[2]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[2]' is connected directly to output port 'io_out_writeReg[2]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[1]' is connected directly to output port 'io_memH2Id_writeReg[1]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[1]' is connected directly to output port 'io_out_writeReg[1]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[0]' is connected directly to output port 'io_memH2Id_writeReg[0]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_writeReg[0]' is connected directly to output port 'io_out_writeReg[0]'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_memtoReg' is connected directly to output port 'io_out_memtoReg'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_regWrite' is connected directly to output port 'io_memH2Id_regWrite'. (LINT-29)
Warning: In design 'ysyx_210669_MEM', input port 'io_in_regWrite' is connected directly to output port 'io_out_regWrite'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[63]' is connected directly to output port 'io_wbH2Id_writeReg[63]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[63]' is connected directly to output port 'io_writeReg[63]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[62]' is connected directly to output port 'io_wbH2Id_writeReg[62]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[62]' is connected directly to output port 'io_writeReg[62]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[61]' is connected directly to output port 'io_wbH2Id_writeReg[61]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[61]' is connected directly to output port 'io_writeReg[61]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[60]' is connected directly to output port 'io_wbH2Id_writeReg[60]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[60]' is connected directly to output port 'io_writeReg[60]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[59]' is connected directly to output port 'io_wbH2Id_writeReg[59]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[59]' is connected directly to output port 'io_writeReg[59]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[58]' is connected directly to output port 'io_wbH2Id_writeReg[58]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[58]' is connected directly to output port 'io_writeReg[58]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[57]' is connected directly to output port 'io_wbH2Id_writeReg[57]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[57]' is connected directly to output port 'io_writeReg[57]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[56]' is connected directly to output port 'io_wbH2Id_writeReg[56]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[56]' is connected directly to output port 'io_writeReg[56]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[55]' is connected directly to output port 'io_wbH2Id_writeReg[55]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[55]' is connected directly to output port 'io_writeReg[55]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[54]' is connected directly to output port 'io_wbH2Id_writeReg[54]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[54]' is connected directly to output port 'io_writeReg[54]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[53]' is connected directly to output port 'io_wbH2Id_writeReg[53]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[53]' is connected directly to output port 'io_writeReg[53]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[52]' is connected directly to output port 'io_wbH2Id_writeReg[52]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[52]' is connected directly to output port 'io_writeReg[52]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[51]' is connected directly to output port 'io_wbH2Id_writeReg[51]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[51]' is connected directly to output port 'io_writeReg[51]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[50]' is connected directly to output port 'io_wbH2Id_writeReg[50]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[50]' is connected directly to output port 'io_writeReg[50]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[49]' is connected directly to output port 'io_wbH2Id_writeReg[49]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[49]' is connected directly to output port 'io_writeReg[49]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[48]' is connected directly to output port 'io_wbH2Id_writeReg[48]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[48]' is connected directly to output port 'io_writeReg[48]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[47]' is connected directly to output port 'io_wbH2Id_writeReg[47]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[47]' is connected directly to output port 'io_writeReg[47]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[46]' is connected directly to output port 'io_wbH2Id_writeReg[46]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[46]' is connected directly to output port 'io_writeReg[46]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[45]' is connected directly to output port 'io_wbH2Id_writeReg[45]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[45]' is connected directly to output port 'io_writeReg[45]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[44]' is connected directly to output port 'io_wbH2Id_writeReg[44]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[44]' is connected directly to output port 'io_writeReg[44]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[43]' is connected directly to output port 'io_wbH2Id_writeReg[43]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[43]' is connected directly to output port 'io_writeReg[43]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[42]' is connected directly to output port 'io_wbH2Id_writeReg[42]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[42]' is connected directly to output port 'io_writeReg[42]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[41]' is connected directly to output port 'io_wbH2Id_writeReg[41]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[41]' is connected directly to output port 'io_writeReg[41]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[40]' is connected directly to output port 'io_wbH2Id_writeReg[40]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[40]' is connected directly to output port 'io_writeReg[40]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[39]' is connected directly to output port 'io_wbH2Id_writeReg[39]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[39]' is connected directly to output port 'io_writeReg[39]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[38]' is connected directly to output port 'io_wbH2Id_writeReg[38]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[38]' is connected directly to output port 'io_writeReg[38]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[37]' is connected directly to output port 'io_wbH2Id_writeReg[37]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[37]' is connected directly to output port 'io_writeReg[37]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[36]' is connected directly to output port 'io_wbH2Id_writeReg[36]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[36]' is connected directly to output port 'io_writeReg[36]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[35]' is connected directly to output port 'io_wbH2Id_writeReg[35]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[35]' is connected directly to output port 'io_writeReg[35]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[34]' is connected directly to output port 'io_wbH2Id_writeReg[34]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[34]' is connected directly to output port 'io_writeReg[34]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[33]' is connected directly to output port 'io_wbH2Id_writeReg[33]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[33]' is connected directly to output port 'io_writeReg[33]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[32]' is connected directly to output port 'io_wbH2Id_writeReg[32]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[32]' is connected directly to output port 'io_writeReg[32]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[31]' is connected directly to output port 'io_wbH2Id_writeReg[31]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[31]' is connected directly to output port 'io_writeReg[31]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[30]' is connected directly to output port 'io_wbH2Id_writeReg[30]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[30]' is connected directly to output port 'io_writeReg[30]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[29]' is connected directly to output port 'io_wbH2Id_writeReg[29]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[29]' is connected directly to output port 'io_writeReg[29]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[28]' is connected directly to output port 'io_wbH2Id_writeReg[28]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[28]' is connected directly to output port 'io_writeReg[28]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[27]' is connected directly to output port 'io_wbH2Id_writeReg[27]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[27]' is connected directly to output port 'io_writeReg[27]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[26]' is connected directly to output port 'io_wbH2Id_writeReg[26]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[26]' is connected directly to output port 'io_writeReg[26]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[25]' is connected directly to output port 'io_wbH2Id_writeReg[25]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[25]' is connected directly to output port 'io_writeReg[25]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[24]' is connected directly to output port 'io_wbH2Id_writeReg[24]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[24]' is connected directly to output port 'io_writeReg[24]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[23]' is connected directly to output port 'io_wbH2Id_writeReg[23]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[23]' is connected directly to output port 'io_writeReg[23]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[22]' is connected directly to output port 'io_wbH2Id_writeReg[22]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[22]' is connected directly to output port 'io_writeReg[22]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[21]' is connected directly to output port 'io_wbH2Id_writeReg[21]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[21]' is connected directly to output port 'io_writeReg[21]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[20]' is connected directly to output port 'io_wbH2Id_writeReg[20]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[20]' is connected directly to output port 'io_writeReg[20]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[19]' is connected directly to output port 'io_wbH2Id_writeReg[19]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[19]' is connected directly to output port 'io_writeReg[19]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[18]' is connected directly to output port 'io_wbH2Id_writeReg[18]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[18]' is connected directly to output port 'io_writeReg[18]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[17]' is connected directly to output port 'io_wbH2Id_writeReg[17]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[17]' is connected directly to output port 'io_writeReg[17]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[16]' is connected directly to output port 'io_wbH2Id_writeReg[16]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[16]' is connected directly to output port 'io_writeReg[16]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[15]' is connected directly to output port 'io_wbH2Id_writeReg[15]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[15]' is connected directly to output port 'io_writeReg[15]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[14]' is connected directly to output port 'io_wbH2Id_writeReg[14]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[14]' is connected directly to output port 'io_writeReg[14]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[13]' is connected directly to output port 'io_wbH2Id_writeReg[13]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[13]' is connected directly to output port 'io_writeReg[13]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[12]' is connected directly to output port 'io_wbH2Id_writeReg[12]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[12]' is connected directly to output port 'io_writeReg[12]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[11]' is connected directly to output port 'io_wbH2Id_writeReg[11]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[11]' is connected directly to output port 'io_writeReg[11]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[10]' is connected directly to output port 'io_wbH2Id_writeReg[10]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[10]' is connected directly to output port 'io_writeReg[10]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[9]' is connected directly to output port 'io_wbH2Id_writeReg[9]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[9]' is connected directly to output port 'io_writeReg[9]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[8]' is connected directly to output port 'io_wbH2Id_writeReg[8]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[8]' is connected directly to output port 'io_writeReg[8]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[7]' is connected directly to output port 'io_wbH2Id_writeReg[7]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[7]' is connected directly to output port 'io_writeReg[7]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[6]' is connected directly to output port 'io_wbH2Id_writeReg[6]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[6]' is connected directly to output port 'io_writeReg[6]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[5]' is connected directly to output port 'io_wbH2Id_writeReg[5]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[5]' is connected directly to output port 'io_writeReg[5]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[4]' is connected directly to output port 'io_wbH2Id_writeReg[4]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[4]' is connected directly to output port 'io_writeReg[4]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[3]' is connected directly to output port 'io_wbH2Id_writeReg[3]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[3]' is connected directly to output port 'io_writeReg[3]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[2]' is connected directly to output port 'io_wbH2Id_writeReg[2]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[2]' is connected directly to output port 'io_writeReg[2]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[1]' is connected directly to output port 'io_wbH2Id_writeReg[1]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[1]' is connected directly to output port 'io_writeReg[1]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[0]' is connected directly to output port 'io_wbH2Id_writeReg[0]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_writeReg[0]' is connected directly to output port 'io_writeReg[0]'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_regWrite' is connected directly to output port 'io_wbH2Id_regWrite'. (LINT-29)
Warning: In design 'ysyx_210669_WB', input port 'io_in_regWrite' is connected directly to output port 'io_regWrite'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_valid' is connected directly to output port 'io_out_aw_valid'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[31]' is connected directly to output port 'io_out_aw_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[30]' is connected directly to output port 'io_out_aw_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[29]' is connected directly to output port 'io_out_aw_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[28]' is connected directly to output port 'io_out_aw_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[27]' is connected directly to output port 'io_out_aw_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[26]' is connected directly to output port 'io_out_aw_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[25]' is connected directly to output port 'io_out_aw_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[24]' is connected directly to output port 'io_out_aw_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[23]' is connected directly to output port 'io_out_aw_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[22]' is connected directly to output port 'io_out_aw_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[21]' is connected directly to output port 'io_out_aw_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[20]' is connected directly to output port 'io_out_aw_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[19]' is connected directly to output port 'io_out_aw_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[18]' is connected directly to output port 'io_out_aw_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[17]' is connected directly to output port 'io_out_aw_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[16]' is connected directly to output port 'io_out_aw_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[15]' is connected directly to output port 'io_out_aw_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[14]' is connected directly to output port 'io_out_aw_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[13]' is connected directly to output port 'io_out_aw_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[12]' is connected directly to output port 'io_out_aw_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[11]' is connected directly to output port 'io_out_aw_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[10]' is connected directly to output port 'io_out_aw_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[9]' is connected directly to output port 'io_out_aw_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[8]' is connected directly to output port 'io_out_aw_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[7]' is connected directly to output port 'io_out_aw_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[6]' is connected directly to output port 'io_out_aw_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[5]' is connected directly to output port 'io_out_aw_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[4]' is connected directly to output port 'io_out_aw_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[3]' is connected directly to output port 'io_out_aw_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[2]' is connected directly to output port 'io_out_aw_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[1]' is connected directly to output port 'io_out_aw_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_addr[0]' is connected directly to output port 'io_out_aw_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_size[2]' is connected directly to output port 'io_out_aw_bits_size[2]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_size[1]' is connected directly to output port 'io_out_aw_bits_size[1]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_aw_bits_size[0]' is connected directly to output port 'io_out_aw_bits_size[0]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_valid' is connected directly to output port 'io_out_w_valid'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[63]' is connected directly to output port 'io_out_w_bits_data[63]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[62]' is connected directly to output port 'io_out_w_bits_data[62]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[61]' is connected directly to output port 'io_out_w_bits_data[61]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[60]' is connected directly to output port 'io_out_w_bits_data[60]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[59]' is connected directly to output port 'io_out_w_bits_data[59]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[58]' is connected directly to output port 'io_out_w_bits_data[58]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[57]' is connected directly to output port 'io_out_w_bits_data[57]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[56]' is connected directly to output port 'io_out_w_bits_data[56]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[55]' is connected directly to output port 'io_out_w_bits_data[55]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[54]' is connected directly to output port 'io_out_w_bits_data[54]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[53]' is connected directly to output port 'io_out_w_bits_data[53]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[52]' is connected directly to output port 'io_out_w_bits_data[52]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[51]' is connected directly to output port 'io_out_w_bits_data[51]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[50]' is connected directly to output port 'io_out_w_bits_data[50]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[49]' is connected directly to output port 'io_out_w_bits_data[49]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[48]' is connected directly to output port 'io_out_w_bits_data[48]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[47]' is connected directly to output port 'io_out_w_bits_data[47]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[46]' is connected directly to output port 'io_out_w_bits_data[46]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[45]' is connected directly to output port 'io_out_w_bits_data[45]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[44]' is connected directly to output port 'io_out_w_bits_data[44]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[43]' is connected directly to output port 'io_out_w_bits_data[43]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[42]' is connected directly to output port 'io_out_w_bits_data[42]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[41]' is connected directly to output port 'io_out_w_bits_data[41]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[40]' is connected directly to output port 'io_out_w_bits_data[40]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[39]' is connected directly to output port 'io_out_w_bits_data[39]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[38]' is connected directly to output port 'io_out_w_bits_data[38]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[37]' is connected directly to output port 'io_out_w_bits_data[37]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[36]' is connected directly to output port 'io_out_w_bits_data[36]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[35]' is connected directly to output port 'io_out_w_bits_data[35]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[34]' is connected directly to output port 'io_out_w_bits_data[34]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[33]' is connected directly to output port 'io_out_w_bits_data[33]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[32]' is connected directly to output port 'io_out_w_bits_data[32]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[31]' is connected directly to output port 'io_out_w_bits_data[31]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[30]' is connected directly to output port 'io_out_w_bits_data[30]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[29]' is connected directly to output port 'io_out_w_bits_data[29]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[28]' is connected directly to output port 'io_out_w_bits_data[28]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[27]' is connected directly to output port 'io_out_w_bits_data[27]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[26]' is connected directly to output port 'io_out_w_bits_data[26]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[25]' is connected directly to output port 'io_out_w_bits_data[25]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[24]' is connected directly to output port 'io_out_w_bits_data[24]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[23]' is connected directly to output port 'io_out_w_bits_data[23]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[22]' is connected directly to output port 'io_out_w_bits_data[22]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[21]' is connected directly to output port 'io_out_w_bits_data[21]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[20]' is connected directly to output port 'io_out_w_bits_data[20]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[19]' is connected directly to output port 'io_out_w_bits_data[19]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[18]' is connected directly to output port 'io_out_w_bits_data[18]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[17]' is connected directly to output port 'io_out_w_bits_data[17]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[16]' is connected directly to output port 'io_out_w_bits_data[16]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[15]' is connected directly to output port 'io_out_w_bits_data[15]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[14]' is connected directly to output port 'io_out_w_bits_data[14]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[13]' is connected directly to output port 'io_out_w_bits_data[13]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[12]' is connected directly to output port 'io_out_w_bits_data[12]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[11]' is connected directly to output port 'io_out_w_bits_data[11]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[10]' is connected directly to output port 'io_out_w_bits_data[10]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[9]' is connected directly to output port 'io_out_w_bits_data[9]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[8]' is connected directly to output port 'io_out_w_bits_data[8]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[7]' is connected directly to output port 'io_out_w_bits_data[7]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[6]' is connected directly to output port 'io_out_w_bits_data[6]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[5]' is connected directly to output port 'io_out_w_bits_data[5]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[4]' is connected directly to output port 'io_out_w_bits_data[4]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[3]' is connected directly to output port 'io_out_w_bits_data[3]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[2]' is connected directly to output port 'io_out_w_bits_data[2]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[1]' is connected directly to output port 'io_out_w_bits_data[1]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_data[0]' is connected directly to output port 'io_out_w_bits_data[0]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_strb[7]' is connected directly to output port 'io_out_w_bits_strb[7]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_strb[6]' is connected directly to output port 'io_out_w_bits_strb[6]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_strb[5]' is connected directly to output port 'io_out_w_bits_strb[5]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_strb[4]' is connected directly to output port 'io_out_w_bits_strb[4]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_strb[3]' is connected directly to output port 'io_out_w_bits_strb[3]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_strb[2]' is connected directly to output port 'io_out_w_bits_strb[2]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_strb[1]' is connected directly to output port 'io_out_w_bits_strb[1]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_w_bits_strb[0]' is connected directly to output port 'io_out_w_bits_strb[0]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_in_1_b_ready' is connected directly to output port 'io_out_b_ready'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_aw_ready' is connected directly to output port 'io_in_1_aw_ready'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_w_ready' is connected directly to output port 'io_in_1_w_ready'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_b_valid' is connected directly to output port 'io_in_1_b_valid'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_b_bits_id[3]' is connected directly to output port 'io_in_1_b_bits_id[3]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_b_bits_id[2]' is connected directly to output port 'io_in_1_b_bits_id[2]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_b_bits_id[1]' is connected directly to output port 'io_in_1_b_bits_id[1]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_b_bits_id[0]' is connected directly to output port 'io_in_1_b_bits_id[0]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_b_bits_resp[1]' is connected directly to output port 'io_in_1_b_bits_resp[1]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_b_bits_resp[0]' is connected directly to output port 'io_in_1_b_bits_resp[0]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[63]' is connected directly to output port 'io_in_1_r_bits_data[63]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[63]' is connected directly to output port 'io_in_0_r_bits_data[63]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[62]' is connected directly to output port 'io_in_1_r_bits_data[62]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[62]' is connected directly to output port 'io_in_0_r_bits_data[62]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[61]' is connected directly to output port 'io_in_1_r_bits_data[61]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[61]' is connected directly to output port 'io_in_0_r_bits_data[61]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[60]' is connected directly to output port 'io_in_1_r_bits_data[60]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[60]' is connected directly to output port 'io_in_0_r_bits_data[60]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[59]' is connected directly to output port 'io_in_1_r_bits_data[59]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[59]' is connected directly to output port 'io_in_0_r_bits_data[59]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[58]' is connected directly to output port 'io_in_1_r_bits_data[58]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[58]' is connected directly to output port 'io_in_0_r_bits_data[58]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[57]' is connected directly to output port 'io_in_1_r_bits_data[57]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[57]' is connected directly to output port 'io_in_0_r_bits_data[57]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[56]' is connected directly to output port 'io_in_1_r_bits_data[56]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[56]' is connected directly to output port 'io_in_0_r_bits_data[56]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[55]' is connected directly to output port 'io_in_1_r_bits_data[55]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[55]' is connected directly to output port 'io_in_0_r_bits_data[55]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[54]' is connected directly to output port 'io_in_1_r_bits_data[54]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[54]' is connected directly to output port 'io_in_0_r_bits_data[54]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[53]' is connected directly to output port 'io_in_1_r_bits_data[53]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[53]' is connected directly to output port 'io_in_0_r_bits_data[53]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[52]' is connected directly to output port 'io_in_1_r_bits_data[52]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[52]' is connected directly to output port 'io_in_0_r_bits_data[52]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[51]' is connected directly to output port 'io_in_1_r_bits_data[51]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[51]' is connected directly to output port 'io_in_0_r_bits_data[51]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[50]' is connected directly to output port 'io_in_1_r_bits_data[50]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[50]' is connected directly to output port 'io_in_0_r_bits_data[50]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[49]' is connected directly to output port 'io_in_1_r_bits_data[49]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[49]' is connected directly to output port 'io_in_0_r_bits_data[49]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[48]' is connected directly to output port 'io_in_1_r_bits_data[48]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[48]' is connected directly to output port 'io_in_0_r_bits_data[48]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[47]' is connected directly to output port 'io_in_1_r_bits_data[47]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[47]' is connected directly to output port 'io_in_0_r_bits_data[47]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[46]' is connected directly to output port 'io_in_1_r_bits_data[46]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[46]' is connected directly to output port 'io_in_0_r_bits_data[46]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[45]' is connected directly to output port 'io_in_1_r_bits_data[45]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[45]' is connected directly to output port 'io_in_0_r_bits_data[45]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[44]' is connected directly to output port 'io_in_1_r_bits_data[44]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[44]' is connected directly to output port 'io_in_0_r_bits_data[44]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[43]' is connected directly to output port 'io_in_1_r_bits_data[43]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[43]' is connected directly to output port 'io_in_0_r_bits_data[43]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[42]' is connected directly to output port 'io_in_1_r_bits_data[42]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[42]' is connected directly to output port 'io_in_0_r_bits_data[42]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[41]' is connected directly to output port 'io_in_1_r_bits_data[41]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[41]' is connected directly to output port 'io_in_0_r_bits_data[41]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[40]' is connected directly to output port 'io_in_1_r_bits_data[40]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[40]' is connected directly to output port 'io_in_0_r_bits_data[40]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[39]' is connected directly to output port 'io_in_1_r_bits_data[39]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[39]' is connected directly to output port 'io_in_0_r_bits_data[39]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[38]' is connected directly to output port 'io_in_1_r_bits_data[38]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[38]' is connected directly to output port 'io_in_0_r_bits_data[38]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[37]' is connected directly to output port 'io_in_1_r_bits_data[37]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[37]' is connected directly to output port 'io_in_0_r_bits_data[37]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[36]' is connected directly to output port 'io_in_1_r_bits_data[36]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[36]' is connected directly to output port 'io_in_0_r_bits_data[36]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[35]' is connected directly to output port 'io_in_1_r_bits_data[35]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[35]' is connected directly to output port 'io_in_0_r_bits_data[35]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[34]' is connected directly to output port 'io_in_1_r_bits_data[34]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[34]' is connected directly to output port 'io_in_0_r_bits_data[34]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[33]' is connected directly to output port 'io_in_1_r_bits_data[33]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[33]' is connected directly to output port 'io_in_0_r_bits_data[33]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[32]' is connected directly to output port 'io_in_1_r_bits_data[32]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[32]' is connected directly to output port 'io_in_0_r_bits_data[32]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[31]' is connected directly to output port 'io_in_1_r_bits_data[31]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[31]' is connected directly to output port 'io_in_0_r_bits_data[31]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[30]' is connected directly to output port 'io_in_1_r_bits_data[30]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[30]' is connected directly to output port 'io_in_0_r_bits_data[30]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[29]' is connected directly to output port 'io_in_1_r_bits_data[29]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[29]' is connected directly to output port 'io_in_0_r_bits_data[29]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[28]' is connected directly to output port 'io_in_1_r_bits_data[28]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[28]' is connected directly to output port 'io_in_0_r_bits_data[28]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[27]' is connected directly to output port 'io_in_1_r_bits_data[27]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[27]' is connected directly to output port 'io_in_0_r_bits_data[27]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[26]' is connected directly to output port 'io_in_1_r_bits_data[26]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[26]' is connected directly to output port 'io_in_0_r_bits_data[26]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[25]' is connected directly to output port 'io_in_1_r_bits_data[25]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[25]' is connected directly to output port 'io_in_0_r_bits_data[25]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[24]' is connected directly to output port 'io_in_1_r_bits_data[24]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[24]' is connected directly to output port 'io_in_0_r_bits_data[24]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[23]' is connected directly to output port 'io_in_1_r_bits_data[23]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[23]' is connected directly to output port 'io_in_0_r_bits_data[23]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[22]' is connected directly to output port 'io_in_1_r_bits_data[22]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[22]' is connected directly to output port 'io_in_0_r_bits_data[22]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[21]' is connected directly to output port 'io_in_1_r_bits_data[21]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[21]' is connected directly to output port 'io_in_0_r_bits_data[21]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[20]' is connected directly to output port 'io_in_1_r_bits_data[20]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[20]' is connected directly to output port 'io_in_0_r_bits_data[20]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[19]' is connected directly to output port 'io_in_1_r_bits_data[19]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[19]' is connected directly to output port 'io_in_0_r_bits_data[19]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[18]' is connected directly to output port 'io_in_1_r_bits_data[18]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[18]' is connected directly to output port 'io_in_0_r_bits_data[18]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[17]' is connected directly to output port 'io_in_1_r_bits_data[17]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[17]' is connected directly to output port 'io_in_0_r_bits_data[17]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[16]' is connected directly to output port 'io_in_1_r_bits_data[16]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[16]' is connected directly to output port 'io_in_0_r_bits_data[16]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[15]' is connected directly to output port 'io_in_1_r_bits_data[15]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[15]' is connected directly to output port 'io_in_0_r_bits_data[15]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[14]' is connected directly to output port 'io_in_1_r_bits_data[14]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[14]' is connected directly to output port 'io_in_0_r_bits_data[14]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[13]' is connected directly to output port 'io_in_1_r_bits_data[13]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[13]' is connected directly to output port 'io_in_0_r_bits_data[13]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[12]' is connected directly to output port 'io_in_1_r_bits_data[12]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[12]' is connected directly to output port 'io_in_0_r_bits_data[12]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[11]' is connected directly to output port 'io_in_1_r_bits_data[11]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[11]' is connected directly to output port 'io_in_0_r_bits_data[11]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[10]' is connected directly to output port 'io_in_1_r_bits_data[10]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[10]' is connected directly to output port 'io_in_0_r_bits_data[10]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[9]' is connected directly to output port 'io_in_1_r_bits_data[9]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[9]' is connected directly to output port 'io_in_0_r_bits_data[9]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[8]' is connected directly to output port 'io_in_1_r_bits_data[8]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[8]' is connected directly to output port 'io_in_0_r_bits_data[8]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[7]' is connected directly to output port 'io_in_1_r_bits_data[7]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[7]' is connected directly to output port 'io_in_0_r_bits_data[7]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[6]' is connected directly to output port 'io_in_1_r_bits_data[6]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[6]' is connected directly to output port 'io_in_0_r_bits_data[6]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[5]' is connected directly to output port 'io_in_1_r_bits_data[5]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[5]' is connected directly to output port 'io_in_0_r_bits_data[5]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[4]' is connected directly to output port 'io_in_1_r_bits_data[4]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[4]' is connected directly to output port 'io_in_0_r_bits_data[4]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[3]' is connected directly to output port 'io_in_1_r_bits_data[3]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[3]' is connected directly to output port 'io_in_0_r_bits_data[3]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[2]' is connected directly to output port 'io_in_1_r_bits_data[2]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[2]' is connected directly to output port 'io_in_0_r_bits_data[2]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[1]' is connected directly to output port 'io_in_1_r_bits_data[1]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[1]' is connected directly to output port 'io_in_0_r_bits_data[1]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[0]' is connected directly to output port 'io_in_1_r_bits_data[0]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_data[0]' is connected directly to output port 'io_in_0_r_bits_data[0]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_id[3]' is connected directly to output port 'io_in_1_r_bits_id[3]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_id[3]' is connected directly to output port 'io_in_0_r_bits_id[3]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_id[2]' is connected directly to output port 'io_in_1_r_bits_id[2]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_id[2]' is connected directly to output port 'io_in_0_r_bits_id[2]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_id[1]' is connected directly to output port 'io_in_1_r_bits_id[1]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_id[1]' is connected directly to output port 'io_in_0_r_bits_id[1]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_id[0]' is connected directly to output port 'io_in_1_r_bits_id[0]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_id[0]' is connected directly to output port 'io_in_0_r_bits_id[0]'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_last' is connected directly to output port 'io_in_1_r_bits_last'. (LINT-29)
Warning: In design 'ysyx_210669_CrossBar', input port 'io_out_r_bits_last' is connected directly to output port 'io_in_0_r_bits_last'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[31]' is connected directly to output port 'io_out_ar_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[30]' is connected directly to output port 'io_out_ar_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[29]' is connected directly to output port 'io_out_ar_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[28]' is connected directly to output port 'io_out_ar_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[27]' is connected directly to output port 'io_out_ar_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[26]' is connected directly to output port 'io_out_ar_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[25]' is connected directly to output port 'io_out_ar_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[24]' is connected directly to output port 'io_out_ar_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[23]' is connected directly to output port 'io_out_ar_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[22]' is connected directly to output port 'io_out_ar_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[21]' is connected directly to output port 'io_out_ar_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[20]' is connected directly to output port 'io_out_ar_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[19]' is connected directly to output port 'io_out_ar_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[18]' is connected directly to output port 'io_out_ar_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[17]' is connected directly to output port 'io_out_ar_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[16]' is connected directly to output port 'io_out_ar_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[15]' is connected directly to output port 'io_out_ar_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[14]' is connected directly to output port 'io_out_ar_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[13]' is connected directly to output port 'io_out_ar_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[12]' is connected directly to output port 'io_out_ar_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[11]' is connected directly to output port 'io_out_ar_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[10]' is connected directly to output port 'io_out_ar_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[9]' is connected directly to output port 'io_out_ar_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[8]' is connected directly to output port 'io_out_ar_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[7]' is connected directly to output port 'io_out_ar_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[6]' is connected directly to output port 'io_out_ar_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[5]' is connected directly to output port 'io_out_ar_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[4]' is connected directly to output port 'io_out_ar_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[3]' is connected directly to output port 'io_out_ar_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[2]' is connected directly to output port 'io_out_ar_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[1]' is connected directly to output port 'io_out_ar_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw', input port 'io_in_addr[0]' is connected directly to output port 'io_out_ar_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[31]' is connected directly to output port 'io_out_ar_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[31]' is connected directly to output port 'io_out_aw_bits_addr[31]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[30]' is connected directly to output port 'io_out_ar_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[30]' is connected directly to output port 'io_out_aw_bits_addr[30]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[29]' is connected directly to output port 'io_out_ar_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[29]' is connected directly to output port 'io_out_aw_bits_addr[29]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[28]' is connected directly to output port 'io_out_ar_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[28]' is connected directly to output port 'io_out_aw_bits_addr[28]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[27]' is connected directly to output port 'io_out_ar_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[27]' is connected directly to output port 'io_out_aw_bits_addr[27]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[26]' is connected directly to output port 'io_out_ar_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[26]' is connected directly to output port 'io_out_aw_bits_addr[26]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[25]' is connected directly to output port 'io_out_ar_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[25]' is connected directly to output port 'io_out_aw_bits_addr[25]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[24]' is connected directly to output port 'io_out_ar_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[24]' is connected directly to output port 'io_out_aw_bits_addr[24]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[23]' is connected directly to output port 'io_out_ar_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[23]' is connected directly to output port 'io_out_aw_bits_addr[23]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[22]' is connected directly to output port 'io_out_ar_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[22]' is connected directly to output port 'io_out_aw_bits_addr[22]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[21]' is connected directly to output port 'io_out_ar_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[21]' is connected directly to output port 'io_out_aw_bits_addr[21]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[20]' is connected directly to output port 'io_out_ar_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[20]' is connected directly to output port 'io_out_aw_bits_addr[20]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[19]' is connected directly to output port 'io_out_ar_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[19]' is connected directly to output port 'io_out_aw_bits_addr[19]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[18]' is connected directly to output port 'io_out_ar_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[18]' is connected directly to output port 'io_out_aw_bits_addr[18]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[17]' is connected directly to output port 'io_out_ar_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[17]' is connected directly to output port 'io_out_aw_bits_addr[17]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[16]' is connected directly to output port 'io_out_ar_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[16]' is connected directly to output port 'io_out_aw_bits_addr[16]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[15]' is connected directly to output port 'io_out_ar_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[15]' is connected directly to output port 'io_out_aw_bits_addr[15]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[14]' is connected directly to output port 'io_out_ar_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[14]' is connected directly to output port 'io_out_aw_bits_addr[14]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[13]' is connected directly to output port 'io_out_ar_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[13]' is connected directly to output port 'io_out_aw_bits_addr[13]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[12]' is connected directly to output port 'io_out_ar_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[12]' is connected directly to output port 'io_out_aw_bits_addr[12]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[11]' is connected directly to output port 'io_out_ar_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[11]' is connected directly to output port 'io_out_aw_bits_addr[11]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[10]' is connected directly to output port 'io_out_ar_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[10]' is connected directly to output port 'io_out_aw_bits_addr[10]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[9]' is connected directly to output port 'io_out_ar_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[9]' is connected directly to output port 'io_out_aw_bits_addr[9]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[8]' is connected directly to output port 'io_out_ar_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[8]' is connected directly to output port 'io_out_aw_bits_addr[8]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[7]' is connected directly to output port 'io_out_ar_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[7]' is connected directly to output port 'io_out_aw_bits_addr[7]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[6]' is connected directly to output port 'io_out_ar_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[6]' is connected directly to output port 'io_out_aw_bits_addr[6]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[5]' is connected directly to output port 'io_out_ar_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[5]' is connected directly to output port 'io_out_aw_bits_addr[5]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[4]' is connected directly to output port 'io_out_ar_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[4]' is connected directly to output port 'io_out_aw_bits_addr[4]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[3]' is connected directly to output port 'io_out_ar_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[3]' is connected directly to output port 'io_out_aw_bits_addr[3]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[2]' is connected directly to output port 'io_out_ar_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[2]' is connected directly to output port 'io_out_aw_bits_addr[2]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[1]' is connected directly to output port 'io_out_ar_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[1]' is connected directly to output port 'io_out_aw_bits_addr[1]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[0]' is connected directly to output port 'io_out_ar_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_addr[0]' is connected directly to output port 'io_out_aw_bits_addr[0]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_size[2]' is connected directly to output port 'io_out_ar_bits_size[2]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_size[2]' is connected directly to output port 'io_out_aw_bits_size[2]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_size[1]' is connected directly to output port 'io_out_ar_bits_size[1]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_size[1]' is connected directly to output port 'io_out_aw_bits_size[1]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_size[0]' is connected directly to output port 'io_out_ar_bits_size[0]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_size[0]' is connected directly to output port 'io_out_aw_bits_size[0]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[63]' is connected directly to output port 'io_out_w_bits_data[63]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[62]' is connected directly to output port 'io_out_w_bits_data[62]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[61]' is connected directly to output port 'io_out_w_bits_data[61]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[60]' is connected directly to output port 'io_out_w_bits_data[60]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[59]' is connected directly to output port 'io_out_w_bits_data[59]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[58]' is connected directly to output port 'io_out_w_bits_data[58]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[57]' is connected directly to output port 'io_out_w_bits_data[57]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[56]' is connected directly to output port 'io_out_w_bits_data[56]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[55]' is connected directly to output port 'io_out_w_bits_data[55]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[54]' is connected directly to output port 'io_out_w_bits_data[54]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[53]' is connected directly to output port 'io_out_w_bits_data[53]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[52]' is connected directly to output port 'io_out_w_bits_data[52]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[51]' is connected directly to output port 'io_out_w_bits_data[51]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[50]' is connected directly to output port 'io_out_w_bits_data[50]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[49]' is connected directly to output port 'io_out_w_bits_data[49]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[48]' is connected directly to output port 'io_out_w_bits_data[48]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[47]' is connected directly to output port 'io_out_w_bits_data[47]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[46]' is connected directly to output port 'io_out_w_bits_data[46]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[45]' is connected directly to output port 'io_out_w_bits_data[45]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[44]' is connected directly to output port 'io_out_w_bits_data[44]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[43]' is connected directly to output port 'io_out_w_bits_data[43]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[42]' is connected directly to output port 'io_out_w_bits_data[42]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[41]' is connected directly to output port 'io_out_w_bits_data[41]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[40]' is connected directly to output port 'io_out_w_bits_data[40]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[39]' is connected directly to output port 'io_out_w_bits_data[39]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[38]' is connected directly to output port 'io_out_w_bits_data[38]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[37]' is connected directly to output port 'io_out_w_bits_data[37]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[36]' is connected directly to output port 'io_out_w_bits_data[36]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[35]' is connected directly to output port 'io_out_w_bits_data[35]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[34]' is connected directly to output port 'io_out_w_bits_data[34]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[33]' is connected directly to output port 'io_out_w_bits_data[33]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[32]' is connected directly to output port 'io_out_w_bits_data[32]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[31]' is connected directly to output port 'io_out_w_bits_data[31]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[30]' is connected directly to output port 'io_out_w_bits_data[30]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[29]' is connected directly to output port 'io_out_w_bits_data[29]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[28]' is connected directly to output port 'io_out_w_bits_data[28]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[27]' is connected directly to output port 'io_out_w_bits_data[27]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[26]' is connected directly to output port 'io_out_w_bits_data[26]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[25]' is connected directly to output port 'io_out_w_bits_data[25]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[24]' is connected directly to output port 'io_out_w_bits_data[24]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[23]' is connected directly to output port 'io_out_w_bits_data[23]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[22]' is connected directly to output port 'io_out_w_bits_data[22]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[21]' is connected directly to output port 'io_out_w_bits_data[21]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[20]' is connected directly to output port 'io_out_w_bits_data[20]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[19]' is connected directly to output port 'io_out_w_bits_data[19]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[18]' is connected directly to output port 'io_out_w_bits_data[18]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[17]' is connected directly to output port 'io_out_w_bits_data[17]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[16]' is connected directly to output port 'io_out_w_bits_data[16]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[15]' is connected directly to output port 'io_out_w_bits_data[15]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[14]' is connected directly to output port 'io_out_w_bits_data[14]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[13]' is connected directly to output port 'io_out_w_bits_data[13]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[12]' is connected directly to output port 'io_out_w_bits_data[12]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[11]' is connected directly to output port 'io_out_w_bits_data[11]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[10]' is connected directly to output port 'io_out_w_bits_data[10]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[9]' is connected directly to output port 'io_out_w_bits_data[9]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[8]' is connected directly to output port 'io_out_w_bits_data[8]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[7]' is connected directly to output port 'io_out_w_bits_data[7]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[6]' is connected directly to output port 'io_out_w_bits_data[6]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[5]' is connected directly to output port 'io_out_w_bits_data[5]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[4]' is connected directly to output port 'io_out_w_bits_data[4]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[3]' is connected directly to output port 'io_out_w_bits_data[3]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[2]' is connected directly to output port 'io_out_w_bits_data[2]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[1]' is connected directly to output port 'io_out_w_bits_data[1]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wdata[0]' is connected directly to output port 'io_out_w_bits_data[0]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wmask[7]' is connected directly to output port 'io_out_w_bits_strb[7]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wmask[6]' is connected directly to output port 'io_out_w_bits_strb[6]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wmask[5]' is connected directly to output port 'io_out_w_bits_strb[5]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wmask[4]' is connected directly to output port 'io_out_w_bits_strb[4]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wmask[3]' is connected directly to output port 'io_out_w_bits_strb[3]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wmask[2]' is connected directly to output port 'io_out_w_bits_strb[2]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wmask[1]' is connected directly to output port 'io_out_w_bits_strb[1]'. (LINT-29)
Warning: In design 'ysyx_210669_AXIrw_1', input port 'io_in_wmask[0]' is connected directly to output port 'io_out_w_bits_strb[0]'. (LINT-29)
Warning: In design 'ysyx_210669_SignExtend', input port 'io_inputData[7]' is connected directly to output port 'io_outputData[7]'. (LINT-29)
Warning: In design 'ysyx_210669_SignExtend', input port 'io_inputData[6]' is connected directly to output port 'io_outputData[6]'. (LINT-29)
Warning: In design 'ysyx_210669_SignExtend', input port 'io_inputData[5]' is connected directly to output port 'io_outputData[5]'. (LINT-29)
Warning: In design 'ysyx_210669_SignExtend', input port 'io_inputData[4]' is connected directly to output port 'io_outputData[4]'. (LINT-29)
Warning: In design 'ysyx_210669_SignExtend', input port 'io_inputData[3]' is connected directly to output port 'io_outputData[3]'. (LINT-29)
Warning: In design 'ysyx_210669_SignExtend', input port 'io_inputData[2]' is connected directly to output port 'io_outputData[2]'. (LINT-29)
Warning: In design 'ysyx_210669_SignExtend', input port 'io_inputData[1]' is connected directly to output port 'io_outputData[1]'. (LINT-29)
Warning: In design 'ysyx_210669_SignExtend', input port 'io_inputData[0]' is connected directly to output port 'io_outputData[0]'. (LINT-29)
Warning: In design 'ysyx_210669_Arbiter', input port 'io_out_ready' is connected directly to output port 'io_in_0_ready'. (LINT-29)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[0]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[1]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[2]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rid[3]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rlast'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[0]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[1]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[2]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[3]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[4]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[5]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[6]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[7]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[8]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[9]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[10]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[11]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[12]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[13]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[14]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[15]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[16]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[17]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[18]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[19]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[20]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[21]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[22]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[23]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[24]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[25]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[26]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[27]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[28]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[29]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[30]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[31]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[32]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[33]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[34]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[35]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[36]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[37]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[38]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[39]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[40]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[41]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[42]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[43]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[44]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[45]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[46]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[47]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[48]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[49]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[50]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[51]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[52]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[53]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[54]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[55]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[56]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[57]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[58]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[59]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[60]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[61]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[62]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rdata[63]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rresp[0]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rresp[1]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_rvalid'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_arready'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[0]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[1]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[2]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bid[3]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bresp[0]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bresp[1]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_bvalid'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_wready'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_slave_awready'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arburst[1]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[0]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[1]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[2]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[3]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[4]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[5]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[6]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_arlen[7]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awburst[1]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[0]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[1]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[2]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[3]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[4]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[5]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[6]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awlen[7]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awid[0]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to output port 'io_master_awid[2]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[1]' is connected directly to output port 'io_master_arburst[0]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[1]' is connected directly to output port 'io_master_wlast'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[1]' is connected directly to output port 'io_master_awburst[0]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[31]' is connected directly to output port 'io_out_pc[31]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[30]' is connected directly to output port 'io_out_pc[30]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[29]' is connected directly to output port 'io_out_pc[29]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[28]' is connected directly to output port 'io_out_pc[28]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[27]' is connected directly to output port 'io_out_pc[27]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[26]' is connected directly to output port 'io_out_pc[26]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[25]' is connected directly to output port 'io_out_pc[25]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[24]' is connected directly to output port 'io_out_pc[24]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[23]' is connected directly to output port 'io_out_pc[23]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[22]' is connected directly to output port 'io_out_pc[22]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[21]' is connected directly to output port 'io_out_pc[21]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[20]' is connected directly to output port 'io_out_pc[20]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[19]' is connected directly to output port 'io_out_pc[19]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[18]' is connected directly to output port 'io_out_pc[18]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[17]' is connected directly to output port 'io_out_pc[17]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[16]' is connected directly to output port 'io_out_pc[16]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[15]' is connected directly to output port 'io_out_pc[15]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[14]' is connected directly to output port 'io_out_pc[14]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[13]' is connected directly to output port 'io_out_pc[13]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[12]' is connected directly to output port 'io_out_pc[12]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[11]' is connected directly to output port 'io_out_pc[11]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[10]' is connected directly to output port 'io_out_pc[10]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[9]' is connected directly to output port 'io_out_pc[9]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[8]' is connected directly to output port 'io_out_pc[8]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[7]' is connected directly to output port 'io_out_pc[7]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[6]' is connected directly to output port 'io_out_pc[6]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[5]' is connected directly to output port 'io_out_pc[5]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[4]' is connected directly to output port 'io_out_pc[4]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[3]' is connected directly to output port 'io_out_pc[3]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[2]' is connected directly to output port 'io_out_pc[2]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[1]' is connected directly to output port 'io_out_pc[1]'. (LINT-31)
Warning: In design 'ysyx_210669_IF', output port 'io_rw_addr[0]' is connected directly to output port 'io_out_pc[0]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[5]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[6]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[7]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[8]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[9]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[10]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[11]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[12]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[13]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[14]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[15]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[16]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[17]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[18]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[19]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[20]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[21]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[22]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[23]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[24]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[25]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[26]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[27]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[28]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[29]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[30]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[31]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[32]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[33]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[34]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[35]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[36]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[37]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[38]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[39]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[40]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[41]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[42]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[43]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[44]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[45]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[46]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[47]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[48]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[49]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[50]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[51]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[52]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[53]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[54]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[55]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[56]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[57]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[58]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[59]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[60]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[61]'. (LINT-31)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to output port 'io_out_writeReg[62]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[63]' is connected directly to output port 'io_exH2Id_writeReg[63]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[62]' is connected directly to output port 'io_exH2Id_writeReg[62]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[61]' is connected directly to output port 'io_exH2Id_writeReg[61]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[60]' is connected directly to output port 'io_exH2Id_writeReg[60]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[59]' is connected directly to output port 'io_exH2Id_writeReg[59]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[58]' is connected directly to output port 'io_exH2Id_writeReg[58]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[57]' is connected directly to output port 'io_exH2Id_writeReg[57]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[56]' is connected directly to output port 'io_exH2Id_writeReg[56]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[55]' is connected directly to output port 'io_exH2Id_writeReg[55]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[54]' is connected directly to output port 'io_exH2Id_writeReg[54]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[53]' is connected directly to output port 'io_exH2Id_writeReg[53]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[52]' is connected directly to output port 'io_exH2Id_writeReg[52]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[51]' is connected directly to output port 'io_exH2Id_writeReg[51]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[50]' is connected directly to output port 'io_exH2Id_writeReg[50]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[49]' is connected directly to output port 'io_exH2Id_writeReg[49]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[48]' is connected directly to output port 'io_exH2Id_writeReg[48]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[47]' is connected directly to output port 'io_exH2Id_writeReg[47]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[46]' is connected directly to output port 'io_exH2Id_writeReg[46]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[45]' is connected directly to output port 'io_exH2Id_writeReg[45]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[44]' is connected directly to output port 'io_exH2Id_writeReg[44]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[43]' is connected directly to output port 'io_exH2Id_writeReg[43]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[42]' is connected directly to output port 'io_exH2Id_writeReg[42]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[41]' is connected directly to output port 'io_exH2Id_writeReg[41]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[40]' is connected directly to output port 'io_exH2Id_writeReg[40]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[39]' is connected directly to output port 'io_exH2Id_writeReg[39]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[38]' is connected directly to output port 'io_exH2Id_writeReg[38]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[37]' is connected directly to output port 'io_exH2Id_writeReg[37]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[36]' is connected directly to output port 'io_exH2Id_writeReg[36]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[35]' is connected directly to output port 'io_exH2Id_writeReg[35]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[34]' is connected directly to output port 'io_exH2Id_writeReg[34]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[33]' is connected directly to output port 'io_exH2Id_writeReg[33]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[32]' is connected directly to output port 'io_exH2Id_writeReg[32]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[31]' is connected directly to output port 'io_exH2Id_writeReg[31]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[30]' is connected directly to output port 'io_exH2Id_writeReg[30]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[29]' is connected directly to output port 'io_exH2Id_writeReg[29]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[28]' is connected directly to output port 'io_exH2Id_writeReg[28]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[27]' is connected directly to output port 'io_exH2Id_writeReg[27]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[26]' is connected directly to output port 'io_exH2Id_writeReg[26]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[25]' is connected directly to output port 'io_exH2Id_writeReg[25]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[24]' is connected directly to output port 'io_exH2Id_writeReg[24]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[23]' is connected directly to output port 'io_exH2Id_writeReg[23]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[22]' is connected directly to output port 'io_exH2Id_writeReg[22]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[21]' is connected directly to output port 'io_exH2Id_writeReg[21]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[20]' is connected directly to output port 'io_exH2Id_writeReg[20]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[19]' is connected directly to output port 'io_exH2Id_writeReg[19]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[18]' is connected directly to output port 'io_exH2Id_writeReg[18]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[17]' is connected directly to output port 'io_exH2Id_writeReg[17]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[16]' is connected directly to output port 'io_exH2Id_writeReg[16]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[15]' is connected directly to output port 'io_exH2Id_writeReg[15]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[14]' is connected directly to output port 'io_exH2Id_writeReg[14]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[13]' is connected directly to output port 'io_exH2Id_writeReg[13]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[12]' is connected directly to output port 'io_exH2Id_writeReg[12]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[11]' is connected directly to output port 'io_exH2Id_writeReg[11]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[10]' is connected directly to output port 'io_exH2Id_writeReg[10]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[9]' is connected directly to output port 'io_exH2Id_writeReg[9]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[8]' is connected directly to output port 'io_exH2Id_writeReg[8]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[7]' is connected directly to output port 'io_exH2Id_writeReg[7]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[6]' is connected directly to output port 'io_exH2Id_writeReg[6]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[5]' is connected directly to output port 'io_exH2Id_writeReg[5]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[4]' is connected directly to output port 'io_exH2Id_writeReg[4]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[3]' is connected directly to output port 'io_exH2Id_writeReg[3]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[2]' is connected directly to output port 'io_exH2Id_writeReg[2]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[1]' is connected directly to output port 'io_exH2Id_writeReg[1]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_writeReg[0]' is connected directly to output port 'io_exH2Id_writeReg[0]'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_memRead' is connected directly to output port 'io_load'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_memRead' is connected directly to output port 'io_exH2Id_exLoad'. (LINT-31)
Warning: In design 'ysyx_210669_EX', output port 'io_out_regWrite' is connected directly to output port 'io_exH2Id_regWrite'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[31]' is connected directly to output port 'io_rw_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[30]' is connected directly to output port 'io_rw_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[29]' is connected directly to output port 'io_rw_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[28]' is connected directly to output port 'io_rw_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[27]' is connected directly to output port 'io_rw_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[26]' is connected directly to output port 'io_rw_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[25]' is connected directly to output port 'io_rw_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[24]' is connected directly to output port 'io_rw_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[23]' is connected directly to output port 'io_rw_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[22]' is connected directly to output port 'io_rw_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[21]' is connected directly to output port 'io_rw_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[20]' is connected directly to output port 'io_rw_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[19]' is connected directly to output port 'io_rw_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[18]' is connected directly to output port 'io_rw_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[17]' is connected directly to output port 'io_rw_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[16]' is connected directly to output port 'io_rw_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[15]' is connected directly to output port 'io_rw_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[14]' is connected directly to output port 'io_rw_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[13]' is connected directly to output port 'io_rw_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[12]' is connected directly to output port 'io_rw_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[11]' is connected directly to output port 'io_rw_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[10]' is connected directly to output port 'io_rw_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[9]' is connected directly to output port 'io_rw_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[8]' is connected directly to output port 'io_rw_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[7]' is connected directly to output port 'io_rw_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[6]' is connected directly to output port 'io_rw_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[5]' is connected directly to output port 'io_rw_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[4]' is connected directly to output port 'io_rw_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[3]' is connected directly to output port 'io_rw_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[2]' is connected directly to output port 'io_rw_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[1]' is connected directly to output port 'io_rw_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_extendResult[0]' is connected directly to output port 'io_rw_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[63]' is connected directly to output port 'io_memH2Id_writeReg[63]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[62]' is connected directly to output port 'io_memH2Id_writeReg[62]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[61]' is connected directly to output port 'io_memH2Id_writeReg[61]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[60]' is connected directly to output port 'io_memH2Id_writeReg[60]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[59]' is connected directly to output port 'io_memH2Id_writeReg[59]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[58]' is connected directly to output port 'io_memH2Id_writeReg[58]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[57]' is connected directly to output port 'io_memH2Id_writeReg[57]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[56]' is connected directly to output port 'io_memH2Id_writeReg[56]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[55]' is connected directly to output port 'io_memH2Id_writeReg[55]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[54]' is connected directly to output port 'io_memH2Id_writeReg[54]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[53]' is connected directly to output port 'io_memH2Id_writeReg[53]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[52]' is connected directly to output port 'io_memH2Id_writeReg[52]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[51]' is connected directly to output port 'io_memH2Id_writeReg[51]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[50]' is connected directly to output port 'io_memH2Id_writeReg[50]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[49]' is connected directly to output port 'io_memH2Id_writeReg[49]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[48]' is connected directly to output port 'io_memH2Id_writeReg[48]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[47]' is connected directly to output port 'io_memH2Id_writeReg[47]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[46]' is connected directly to output port 'io_memH2Id_writeReg[46]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[45]' is connected directly to output port 'io_memH2Id_writeReg[45]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[44]' is connected directly to output port 'io_memH2Id_writeReg[44]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[43]' is connected directly to output port 'io_memH2Id_writeReg[43]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[42]' is connected directly to output port 'io_memH2Id_writeReg[42]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[41]' is connected directly to output port 'io_memH2Id_writeReg[41]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[40]' is connected directly to output port 'io_memH2Id_writeReg[40]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[39]' is connected directly to output port 'io_memH2Id_writeReg[39]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[38]' is connected directly to output port 'io_memH2Id_writeReg[38]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[37]' is connected directly to output port 'io_memH2Id_writeReg[37]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[36]' is connected directly to output port 'io_memH2Id_writeReg[36]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[35]' is connected directly to output port 'io_memH2Id_writeReg[35]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[34]' is connected directly to output port 'io_memH2Id_writeReg[34]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[33]' is connected directly to output port 'io_memH2Id_writeReg[33]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[32]' is connected directly to output port 'io_memH2Id_writeReg[32]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[31]' is connected directly to output port 'io_memH2Id_writeReg[31]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[30]' is connected directly to output port 'io_memH2Id_writeReg[30]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[29]' is connected directly to output port 'io_memH2Id_writeReg[29]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[28]' is connected directly to output port 'io_memH2Id_writeReg[28]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[27]' is connected directly to output port 'io_memH2Id_writeReg[27]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[26]' is connected directly to output port 'io_memH2Id_writeReg[26]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[25]' is connected directly to output port 'io_memH2Id_writeReg[25]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[24]' is connected directly to output port 'io_memH2Id_writeReg[24]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[23]' is connected directly to output port 'io_memH2Id_writeReg[23]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[22]' is connected directly to output port 'io_memH2Id_writeReg[22]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[21]' is connected directly to output port 'io_memH2Id_writeReg[21]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[20]' is connected directly to output port 'io_memH2Id_writeReg[20]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[19]' is connected directly to output port 'io_memH2Id_writeReg[19]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[18]' is connected directly to output port 'io_memH2Id_writeReg[18]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[17]' is connected directly to output port 'io_memH2Id_writeReg[17]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[16]' is connected directly to output port 'io_memH2Id_writeReg[16]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[15]' is connected directly to output port 'io_memH2Id_writeReg[15]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[14]' is connected directly to output port 'io_memH2Id_writeReg[14]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[13]' is connected directly to output port 'io_memH2Id_writeReg[13]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[12]' is connected directly to output port 'io_memH2Id_writeReg[12]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[11]' is connected directly to output port 'io_memH2Id_writeReg[11]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[10]' is connected directly to output port 'io_memH2Id_writeReg[10]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[9]' is connected directly to output port 'io_memH2Id_writeReg[9]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[8]' is connected directly to output port 'io_memH2Id_writeReg[8]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[7]' is connected directly to output port 'io_memH2Id_writeReg[7]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[6]' is connected directly to output port 'io_memH2Id_writeReg[6]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[5]' is connected directly to output port 'io_memH2Id_writeReg[5]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[4]' is connected directly to output port 'io_memH2Id_writeReg[4]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[3]' is connected directly to output port 'io_memH2Id_writeReg[3]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[2]' is connected directly to output port 'io_memH2Id_writeReg[2]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[1]' is connected directly to output port 'io_memH2Id_writeReg[1]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_writeReg[0]' is connected directly to output port 'io_memH2Id_writeReg[0]'. (LINT-31)
Warning: In design 'ysyx_210669_MEM', output port 'io_out_regWrite' is connected directly to output port 'io_memH2Id_regWrite'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[63]' is connected directly to output port 'io_wbH2Id_writeReg[63]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[62]' is connected directly to output port 'io_wbH2Id_writeReg[62]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[61]' is connected directly to output port 'io_wbH2Id_writeReg[61]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[60]' is connected directly to output port 'io_wbH2Id_writeReg[60]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[59]' is connected directly to output port 'io_wbH2Id_writeReg[59]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[58]' is connected directly to output port 'io_wbH2Id_writeReg[58]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[57]' is connected directly to output port 'io_wbH2Id_writeReg[57]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[56]' is connected directly to output port 'io_wbH2Id_writeReg[56]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[55]' is connected directly to output port 'io_wbH2Id_writeReg[55]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[54]' is connected directly to output port 'io_wbH2Id_writeReg[54]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[53]' is connected directly to output port 'io_wbH2Id_writeReg[53]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[52]' is connected directly to output port 'io_wbH2Id_writeReg[52]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[51]' is connected directly to output port 'io_wbH2Id_writeReg[51]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[50]' is connected directly to output port 'io_wbH2Id_writeReg[50]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[49]' is connected directly to output port 'io_wbH2Id_writeReg[49]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[48]' is connected directly to output port 'io_wbH2Id_writeReg[48]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[47]' is connected directly to output port 'io_wbH2Id_writeReg[47]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[46]' is connected directly to output port 'io_wbH2Id_writeReg[46]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[45]' is connected directly to output port 'io_wbH2Id_writeReg[45]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[44]' is connected directly to output port 'io_wbH2Id_writeReg[44]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[43]' is connected directly to output port 'io_wbH2Id_writeReg[43]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[42]' is connected directly to output port 'io_wbH2Id_writeReg[42]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[41]' is connected directly to output port 'io_wbH2Id_writeReg[41]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[40]' is connected directly to output port 'io_wbH2Id_writeReg[40]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[39]' is connected directly to output port 'io_wbH2Id_writeReg[39]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[38]' is connected directly to output port 'io_wbH2Id_writeReg[38]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[37]' is connected directly to output port 'io_wbH2Id_writeReg[37]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[36]' is connected directly to output port 'io_wbH2Id_writeReg[36]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[35]' is connected directly to output port 'io_wbH2Id_writeReg[35]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[34]' is connected directly to output port 'io_wbH2Id_writeReg[34]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[33]' is connected directly to output port 'io_wbH2Id_writeReg[33]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[32]' is connected directly to output port 'io_wbH2Id_writeReg[32]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[31]' is connected directly to output port 'io_wbH2Id_writeReg[31]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[30]' is connected directly to output port 'io_wbH2Id_writeReg[30]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[29]' is connected directly to output port 'io_wbH2Id_writeReg[29]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[28]' is connected directly to output port 'io_wbH2Id_writeReg[28]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[27]' is connected directly to output port 'io_wbH2Id_writeReg[27]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[26]' is connected directly to output port 'io_wbH2Id_writeReg[26]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[25]' is connected directly to output port 'io_wbH2Id_writeReg[25]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[24]' is connected directly to output port 'io_wbH2Id_writeReg[24]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[23]' is connected directly to output port 'io_wbH2Id_writeReg[23]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[22]' is connected directly to output port 'io_wbH2Id_writeReg[22]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[21]' is connected directly to output port 'io_wbH2Id_writeReg[21]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[20]' is connected directly to output port 'io_wbH2Id_writeReg[20]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[19]' is connected directly to output port 'io_wbH2Id_writeReg[19]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[18]' is connected directly to output port 'io_wbH2Id_writeReg[18]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[17]' is connected directly to output port 'io_wbH2Id_writeReg[17]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[16]' is connected directly to output port 'io_wbH2Id_writeReg[16]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[15]' is connected directly to output port 'io_wbH2Id_writeReg[15]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[14]' is connected directly to output port 'io_wbH2Id_writeReg[14]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[13]' is connected directly to output port 'io_wbH2Id_writeReg[13]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[12]' is connected directly to output port 'io_wbH2Id_writeReg[12]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[11]' is connected directly to output port 'io_wbH2Id_writeReg[11]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[10]' is connected directly to output port 'io_wbH2Id_writeReg[10]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[9]' is connected directly to output port 'io_wbH2Id_writeReg[9]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[8]' is connected directly to output port 'io_wbH2Id_writeReg[8]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[7]' is connected directly to output port 'io_wbH2Id_writeReg[7]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[6]' is connected directly to output port 'io_wbH2Id_writeReg[6]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[5]' is connected directly to output port 'io_wbH2Id_writeReg[5]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[4]' is connected directly to output port 'io_wbH2Id_writeReg[4]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[3]' is connected directly to output port 'io_wbH2Id_writeReg[3]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[2]' is connected directly to output port 'io_wbH2Id_writeReg[2]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[1]' is connected directly to output port 'io_wbH2Id_writeReg[1]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_writeReg[0]' is connected directly to output port 'io_wbH2Id_writeReg[0]'. (LINT-31)
Warning: In design 'ysyx_210669_WB', output port 'io_regWrite' is connected directly to output port 'io_wbH2Id_regWrite'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[63]' is connected directly to output port 'io_in_1_r_bits_data[63]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[62]' is connected directly to output port 'io_in_1_r_bits_data[62]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[61]' is connected directly to output port 'io_in_1_r_bits_data[61]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[60]' is connected directly to output port 'io_in_1_r_bits_data[60]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[59]' is connected directly to output port 'io_in_1_r_bits_data[59]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[58]' is connected directly to output port 'io_in_1_r_bits_data[58]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[57]' is connected directly to output port 'io_in_1_r_bits_data[57]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[56]' is connected directly to output port 'io_in_1_r_bits_data[56]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[55]' is connected directly to output port 'io_in_1_r_bits_data[55]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[54]' is connected directly to output port 'io_in_1_r_bits_data[54]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[53]' is connected directly to output port 'io_in_1_r_bits_data[53]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[52]' is connected directly to output port 'io_in_1_r_bits_data[52]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[51]' is connected directly to output port 'io_in_1_r_bits_data[51]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[50]' is connected directly to output port 'io_in_1_r_bits_data[50]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[49]' is connected directly to output port 'io_in_1_r_bits_data[49]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[48]' is connected directly to output port 'io_in_1_r_bits_data[48]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[47]' is connected directly to output port 'io_in_1_r_bits_data[47]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[46]' is connected directly to output port 'io_in_1_r_bits_data[46]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[45]' is connected directly to output port 'io_in_1_r_bits_data[45]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[44]' is connected directly to output port 'io_in_1_r_bits_data[44]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[43]' is connected directly to output port 'io_in_1_r_bits_data[43]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[42]' is connected directly to output port 'io_in_1_r_bits_data[42]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[41]' is connected directly to output port 'io_in_1_r_bits_data[41]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[40]' is connected directly to output port 'io_in_1_r_bits_data[40]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[39]' is connected directly to output port 'io_in_1_r_bits_data[39]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[38]' is connected directly to output port 'io_in_1_r_bits_data[38]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[37]' is connected directly to output port 'io_in_1_r_bits_data[37]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[36]' is connected directly to output port 'io_in_1_r_bits_data[36]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[35]' is connected directly to output port 'io_in_1_r_bits_data[35]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[34]' is connected directly to output port 'io_in_1_r_bits_data[34]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[33]' is connected directly to output port 'io_in_1_r_bits_data[33]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[32]' is connected directly to output port 'io_in_1_r_bits_data[32]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[31]' is connected directly to output port 'io_in_1_r_bits_data[31]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[30]' is connected directly to output port 'io_in_1_r_bits_data[30]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[29]' is connected directly to output port 'io_in_1_r_bits_data[29]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[28]' is connected directly to output port 'io_in_1_r_bits_data[28]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[27]' is connected directly to output port 'io_in_1_r_bits_data[27]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[26]' is connected directly to output port 'io_in_1_r_bits_data[26]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[25]' is connected directly to output port 'io_in_1_r_bits_data[25]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[24]' is connected directly to output port 'io_in_1_r_bits_data[24]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[23]' is connected directly to output port 'io_in_1_r_bits_data[23]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[22]' is connected directly to output port 'io_in_1_r_bits_data[22]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[21]' is connected directly to output port 'io_in_1_r_bits_data[21]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[20]' is connected directly to output port 'io_in_1_r_bits_data[20]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[19]' is connected directly to output port 'io_in_1_r_bits_data[19]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[18]' is connected directly to output port 'io_in_1_r_bits_data[18]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[17]' is connected directly to output port 'io_in_1_r_bits_data[17]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[16]' is connected directly to output port 'io_in_1_r_bits_data[16]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[15]' is connected directly to output port 'io_in_1_r_bits_data[15]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[14]' is connected directly to output port 'io_in_1_r_bits_data[14]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[13]' is connected directly to output port 'io_in_1_r_bits_data[13]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[12]' is connected directly to output port 'io_in_1_r_bits_data[12]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[11]' is connected directly to output port 'io_in_1_r_bits_data[11]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[10]' is connected directly to output port 'io_in_1_r_bits_data[10]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[9]' is connected directly to output port 'io_in_1_r_bits_data[9]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[8]' is connected directly to output port 'io_in_1_r_bits_data[8]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[7]' is connected directly to output port 'io_in_1_r_bits_data[7]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[6]' is connected directly to output port 'io_in_1_r_bits_data[6]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[5]' is connected directly to output port 'io_in_1_r_bits_data[5]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[4]' is connected directly to output port 'io_in_1_r_bits_data[4]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[3]' is connected directly to output port 'io_in_1_r_bits_data[3]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[2]' is connected directly to output port 'io_in_1_r_bits_data[2]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[1]' is connected directly to output port 'io_in_1_r_bits_data[1]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_data[0]' is connected directly to output port 'io_in_1_r_bits_data[0]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_id[3]' is connected directly to output port 'io_in_1_r_bits_id[3]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_id[2]' is connected directly to output port 'io_in_1_r_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_id[1]' is connected directly to output port 'io_in_1_r_bits_id[1]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_id[0]' is connected directly to output port 'io_in_1_r_bits_id[0]'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_in_0_r_bits_last' is connected directly to output port 'io_in_1_r_bits_last'. (LINT-31)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_out_ar_bits_id[3]' is connected directly to output port 'io_out_ar_bits_id[2]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[31]' is connected directly to output port 'io_out_ar_bits_addr[31]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[30]' is connected directly to output port 'io_out_ar_bits_addr[30]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[29]' is connected directly to output port 'io_out_ar_bits_addr[29]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[28]' is connected directly to output port 'io_out_ar_bits_addr[28]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[27]' is connected directly to output port 'io_out_ar_bits_addr[27]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[26]' is connected directly to output port 'io_out_ar_bits_addr[26]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[25]' is connected directly to output port 'io_out_ar_bits_addr[25]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[24]' is connected directly to output port 'io_out_ar_bits_addr[24]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[23]' is connected directly to output port 'io_out_ar_bits_addr[23]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[22]' is connected directly to output port 'io_out_ar_bits_addr[22]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[21]' is connected directly to output port 'io_out_ar_bits_addr[21]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[20]' is connected directly to output port 'io_out_ar_bits_addr[20]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[19]' is connected directly to output port 'io_out_ar_bits_addr[19]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[18]' is connected directly to output port 'io_out_ar_bits_addr[18]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[17]' is connected directly to output port 'io_out_ar_bits_addr[17]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[16]' is connected directly to output port 'io_out_ar_bits_addr[16]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[15]' is connected directly to output port 'io_out_ar_bits_addr[15]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[14]' is connected directly to output port 'io_out_ar_bits_addr[14]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[13]' is connected directly to output port 'io_out_ar_bits_addr[13]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[12]' is connected directly to output port 'io_out_ar_bits_addr[12]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[11]' is connected directly to output port 'io_out_ar_bits_addr[11]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[10]' is connected directly to output port 'io_out_ar_bits_addr[10]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[9]' is connected directly to output port 'io_out_ar_bits_addr[9]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[8]' is connected directly to output port 'io_out_ar_bits_addr[8]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[7]' is connected directly to output port 'io_out_ar_bits_addr[7]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[6]' is connected directly to output port 'io_out_ar_bits_addr[6]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[5]' is connected directly to output port 'io_out_ar_bits_addr[5]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[4]' is connected directly to output port 'io_out_ar_bits_addr[4]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[3]' is connected directly to output port 'io_out_ar_bits_addr[3]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[2]' is connected directly to output port 'io_out_ar_bits_addr[2]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[1]' is connected directly to output port 'io_out_ar_bits_addr[1]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_addr[0]' is connected directly to output port 'io_out_ar_bits_addr[0]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_size[2]' is connected directly to output port 'io_out_ar_bits_size[2]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_size[1]' is connected directly to output port 'io_out_ar_bits_size[1]'. (LINT-31)
Warning: In design 'ysyx_210669_AXIrw_1', output port 'io_out_aw_bits_size[0]' is connected directly to output port 'io_out_ar_bits_size[0]'. (LINT-31)
Warning: In design 'ysyx_210669', output port 'io_master_awid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_awid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_awid[1]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_awid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_awlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_awlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_awlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_awlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_awlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_awlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_awlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_awlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_awburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_awburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_wlast' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_arlen[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_arlen[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_arlen[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_arlen[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_arlen[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_arlen[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_arlen[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_arlen[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_arburst[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_master_arburst[0]' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_awready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_wready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_bvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_bresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_bresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_bid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_bid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_bid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_bid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_arready' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rvalid' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rresp[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rresp[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rdata[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rlast' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rid[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rid[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rid[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669', output port 'io_slave_rid[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_ID', output port 'io_out_writeReg[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_MEM', output port 'io_rw_size[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_out_ar_bits_id[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'ysyx_210669_CrossBar', output port 'io_out_ar_bits_id[2]' is connected directly to 'logic 0'. (LINT-52)
1
