
Boat_TX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058c8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000049c  08005a98  08005a98  00015a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f34  08005f34  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005f34  08005f34  00015f34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f3c  08005f3c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f3c  08005f3c  00015f3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f40  08005f40  00015f40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005f44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000070  08005fb4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ac  08005fb4  000202ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e166  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000024ba  00000000  00000000  0002e206  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b78  00000000  00000000  000306c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a30  00000000  00000000  00031238  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022a42  00000000  00000000  00031c68  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000b685  00000000  00000000  000546aa  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cf29a  00000000  00000000  0005fd2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012efc9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003028  00000000  00000000  0012f044  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005a80 	.word	0x08005a80

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08005a80 	.word	0x08005a80

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b972 	b.w	80005bc <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	4688      	mov	r8, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14b      	bne.n	8000396 <__udivmoddi4+0xa6>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4615      	mov	r5, r2
 8000302:	d967      	bls.n	80003d4 <__udivmoddi4+0xe4>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0720 	rsb	r7, r2, #32
 800030e:	fa01 f302 	lsl.w	r3, r1, r2
 8000312:	fa20 f707 	lsr.w	r7, r0, r7
 8000316:	4095      	lsls	r5, r2
 8000318:	ea47 0803 	orr.w	r8, r7, r3
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbb8 f7fe 	udiv	r7, r8, lr
 8000328:	fa1f fc85 	uxth.w	ip, r5
 800032c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000330:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000334:	fb07 f10c 	mul.w	r1, r7, ip
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18eb      	adds	r3, r5, r3
 800033e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000342:	f080 811b 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8118 	bls.w	800057c <__udivmoddi4+0x28c>
 800034c:	3f02      	subs	r7, #2
 800034e:	442b      	add	r3, r5
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0fe 	udiv	r0, r3, lr
 8000358:	fb0e 3310 	mls	r3, lr, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fc0c 	mul.w	ip, r0, ip
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	192c      	adds	r4, r5, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8107 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8104 	bls.w	8000580 <__udivmoddi4+0x290>
 8000378:	3802      	subs	r0, #2
 800037a:	442c      	add	r4, r5
 800037c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	2700      	movs	r7, #0
 8000386:	b11e      	cbz	r6, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c6 4300 	strd	r4, r3, [r6]
 8000390:	4639      	mov	r1, r7
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0xbe>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80eb 	beq.w	8000576 <__udivmoddi4+0x286>
 80003a0:	2700      	movs	r7, #0
 80003a2:	e9c6 0100 	strd	r0, r1, [r6]
 80003a6:	4638      	mov	r0, r7
 80003a8:	4639      	mov	r1, r7
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	fab3 f783 	clz	r7, r3
 80003b2:	2f00      	cmp	r7, #0
 80003b4:	d147      	bne.n	8000446 <__udivmoddi4+0x156>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d302      	bcc.n	80003c0 <__udivmoddi4+0xd0>
 80003ba:	4282      	cmp	r2, r0
 80003bc:	f200 80fa 	bhi.w	80005b4 <__udivmoddi4+0x2c4>
 80003c0:	1a84      	subs	r4, r0, r2
 80003c2:	eb61 0303 	sbc.w	r3, r1, r3
 80003c6:	2001      	movs	r0, #1
 80003c8:	4698      	mov	r8, r3
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d0e0      	beq.n	8000390 <__udivmoddi4+0xa0>
 80003ce:	e9c6 4800 	strd	r4, r8, [r6]
 80003d2:	e7dd      	b.n	8000390 <__udivmoddi4+0xa0>
 80003d4:	b902      	cbnz	r2, 80003d8 <__udivmoddi4+0xe8>
 80003d6:	deff      	udf	#255	; 0xff
 80003d8:	fab2 f282 	clz	r2, r2
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f040 808f 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e2:	1b49      	subs	r1, r1, r5
 80003e4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003e8:	fa1f f885 	uxth.w	r8, r5
 80003ec:	2701      	movs	r7, #1
 80003ee:	fbb1 fcfe 	udiv	ip, r1, lr
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003fc:	fb08 f10c 	mul.w	r1, r8, ip
 8000400:	4299      	cmp	r1, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x124>
 8000404:	18eb      	adds	r3, r5, r3
 8000406:	f10c 30ff 	add.w	r0, ip, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4299      	cmp	r1, r3
 800040e:	f200 80cd 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 8000412:	4684      	mov	ip, r0
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	b2a3      	uxth	r3, r4
 8000418:	fbb1 f0fe 	udiv	r0, r1, lr
 800041c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000420:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000424:	fb08 f800 	mul.w	r8, r8, r0
 8000428:	45a0      	cmp	r8, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x14c>
 800042c:	192c      	adds	r4, r5, r4
 800042e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x14a>
 8000434:	45a0      	cmp	r8, r4
 8000436:	f200 80b6 	bhi.w	80005a6 <__udivmoddi4+0x2b6>
 800043a:	4618      	mov	r0, r3
 800043c:	eba4 0408 	sub.w	r4, r4, r8
 8000440:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000444:	e79f      	b.n	8000386 <__udivmoddi4+0x96>
 8000446:	f1c7 0c20 	rsb	ip, r7, #32
 800044a:	40bb      	lsls	r3, r7
 800044c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000450:	ea4e 0e03 	orr.w	lr, lr, r3
 8000454:	fa01 f407 	lsl.w	r4, r1, r7
 8000458:	fa20 f50c 	lsr.w	r5, r0, ip
 800045c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000460:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000464:	4325      	orrs	r5, r4
 8000466:	fbb3 f9f8 	udiv	r9, r3, r8
 800046a:	0c2c      	lsrs	r4, r5, #16
 800046c:	fb08 3319 	mls	r3, r8, r9, r3
 8000470:	fa1f fa8e 	uxth.w	sl, lr
 8000474:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000478:	fb09 f40a 	mul.w	r4, r9, sl
 800047c:	429c      	cmp	r4, r3
 800047e:	fa02 f207 	lsl.w	r2, r2, r7
 8000482:	fa00 f107 	lsl.w	r1, r0, r7
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1e 0303 	adds.w	r3, lr, r3
 800048c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000490:	f080 8087 	bcs.w	80005a2 <__udivmoddi4+0x2b2>
 8000494:	429c      	cmp	r4, r3
 8000496:	f240 8084 	bls.w	80005a2 <__udivmoddi4+0x2b2>
 800049a:	f1a9 0902 	sub.w	r9, r9, #2
 800049e:	4473      	add	r3, lr
 80004a0:	1b1b      	subs	r3, r3, r4
 80004a2:	b2ad      	uxth	r5, r5
 80004a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004a8:	fb08 3310 	mls	r3, r8, r0, r3
 80004ac:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004b0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004b4:	45a2      	cmp	sl, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1e 0404 	adds.w	r4, lr, r4
 80004bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c0:	d26b      	bcs.n	800059a <__udivmoddi4+0x2aa>
 80004c2:	45a2      	cmp	sl, r4
 80004c4:	d969      	bls.n	800059a <__udivmoddi4+0x2aa>
 80004c6:	3802      	subs	r0, #2
 80004c8:	4474      	add	r4, lr
 80004ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ce:	fba0 8902 	umull	r8, r9, r0, r2
 80004d2:	eba4 040a 	sub.w	r4, r4, sl
 80004d6:	454c      	cmp	r4, r9
 80004d8:	46c2      	mov	sl, r8
 80004da:	464b      	mov	r3, r9
 80004dc:	d354      	bcc.n	8000588 <__udivmoddi4+0x298>
 80004de:	d051      	beq.n	8000584 <__udivmoddi4+0x294>
 80004e0:	2e00      	cmp	r6, #0
 80004e2:	d069      	beq.n	80005b8 <__udivmoddi4+0x2c8>
 80004e4:	ebb1 050a 	subs.w	r5, r1, sl
 80004e8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ec:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004f0:	40fd      	lsrs	r5, r7
 80004f2:	40fc      	lsrs	r4, r7
 80004f4:	ea4c 0505 	orr.w	r5, ip, r5
 80004f8:	e9c6 5400 	strd	r5, r4, [r6]
 80004fc:	2700      	movs	r7, #0
 80004fe:	e747      	b.n	8000390 <__udivmoddi4+0xa0>
 8000500:	f1c2 0320 	rsb	r3, r2, #32
 8000504:	fa20 f703 	lsr.w	r7, r0, r3
 8000508:	4095      	lsls	r5, r2
 800050a:	fa01 f002 	lsl.w	r0, r1, r2
 800050e:	fa21 f303 	lsr.w	r3, r1, r3
 8000512:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000516:	4338      	orrs	r0, r7
 8000518:	0c01      	lsrs	r1, r0, #16
 800051a:	fbb3 f7fe 	udiv	r7, r3, lr
 800051e:	fa1f f885 	uxth.w	r8, r5
 8000522:	fb0e 3317 	mls	r3, lr, r7, r3
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb07 f308 	mul.w	r3, r7, r8
 800052e:	428b      	cmp	r3, r1
 8000530:	fa04 f402 	lsl.w	r4, r4, r2
 8000534:	d907      	bls.n	8000546 <__udivmoddi4+0x256>
 8000536:	1869      	adds	r1, r5, r1
 8000538:	f107 3cff 	add.w	ip, r7, #4294967295
 800053c:	d22f      	bcs.n	800059e <__udivmoddi4+0x2ae>
 800053e:	428b      	cmp	r3, r1
 8000540:	d92d      	bls.n	800059e <__udivmoddi4+0x2ae>
 8000542:	3f02      	subs	r7, #2
 8000544:	4429      	add	r1, r5
 8000546:	1acb      	subs	r3, r1, r3
 8000548:	b281      	uxth	r1, r0
 800054a:	fbb3 f0fe 	udiv	r0, r3, lr
 800054e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000552:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000556:	fb00 f308 	mul.w	r3, r0, r8
 800055a:	428b      	cmp	r3, r1
 800055c:	d907      	bls.n	800056e <__udivmoddi4+0x27e>
 800055e:	1869      	adds	r1, r5, r1
 8000560:	f100 3cff 	add.w	ip, r0, #4294967295
 8000564:	d217      	bcs.n	8000596 <__udivmoddi4+0x2a6>
 8000566:	428b      	cmp	r3, r1
 8000568:	d915      	bls.n	8000596 <__udivmoddi4+0x2a6>
 800056a:	3802      	subs	r0, #2
 800056c:	4429      	add	r1, r5
 800056e:	1ac9      	subs	r1, r1, r3
 8000570:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000574:	e73b      	b.n	80003ee <__udivmoddi4+0xfe>
 8000576:	4637      	mov	r7, r6
 8000578:	4630      	mov	r0, r6
 800057a:	e709      	b.n	8000390 <__udivmoddi4+0xa0>
 800057c:	4607      	mov	r7, r0
 800057e:	e6e7      	b.n	8000350 <__udivmoddi4+0x60>
 8000580:	4618      	mov	r0, r3
 8000582:	e6fb      	b.n	800037c <__udivmoddi4+0x8c>
 8000584:	4541      	cmp	r1, r8
 8000586:	d2ab      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 8000588:	ebb8 0a02 	subs.w	sl, r8, r2
 800058c:	eb69 020e 	sbc.w	r2, r9, lr
 8000590:	3801      	subs	r0, #1
 8000592:	4613      	mov	r3, r2
 8000594:	e7a4      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000596:	4660      	mov	r0, ip
 8000598:	e7e9      	b.n	800056e <__udivmoddi4+0x27e>
 800059a:	4618      	mov	r0, r3
 800059c:	e795      	b.n	80004ca <__udivmoddi4+0x1da>
 800059e:	4667      	mov	r7, ip
 80005a0:	e7d1      	b.n	8000546 <__udivmoddi4+0x256>
 80005a2:	4681      	mov	r9, r0
 80005a4:	e77c      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a6:	3802      	subs	r0, #2
 80005a8:	442c      	add	r4, r5
 80005aa:	e747      	b.n	800043c <__udivmoddi4+0x14c>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	442b      	add	r3, r5
 80005b2:	e72f      	b.n	8000414 <__udivmoddi4+0x124>
 80005b4:	4638      	mov	r0, r7
 80005b6:	e708      	b.n	80003ca <__udivmoddi4+0xda>
 80005b8:	4637      	mov	r7, r6
 80005ba:	e6e9      	b.n	8000390 <__udivmoddi4+0xa0>

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005c4:	4b0e      	ldr	r3, [pc, #56]	; (8000600 <HAL_Init+0x40>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a0d      	ldr	r2, [pc, #52]	; (8000600 <HAL_Init+0x40>)
 80005ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005d0:	4b0b      	ldr	r3, [pc, #44]	; (8000600 <HAL_Init+0x40>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a0a      	ldr	r2, [pc, #40]	; (8000600 <HAL_Init+0x40>)
 80005d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005dc:	4b08      	ldr	r3, [pc, #32]	; (8000600 <HAL_Init+0x40>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a07      	ldr	r2, [pc, #28]	; (8000600 <HAL_Init+0x40>)
 80005e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e8:	2003      	movs	r0, #3
 80005ea:	f000 fd51 	bl	8001090 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ee:	2000      	movs	r0, #0
 80005f0:	f000 f808 	bl	8000604 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005f4:	f004 fccc 	bl	8004f90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005f8:	2300      	movs	r3, #0
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40023c00 	.word	0x40023c00

08000604 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800060c:	4b12      	ldr	r3, [pc, #72]	; (8000658 <HAL_InitTick+0x54>)
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	4b12      	ldr	r3, [pc, #72]	; (800065c <HAL_InitTick+0x58>)
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	4619      	mov	r1, r3
 8000616:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800061a:	fbb3 f3f1 	udiv	r3, r3, r1
 800061e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000622:	4618      	mov	r0, r3
 8000624:	f000 fd69 	bl	80010fa <HAL_SYSTICK_Config>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800062e:	2301      	movs	r3, #1
 8000630:	e00e      	b.n	8000650 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	2b0f      	cmp	r3, #15
 8000636:	d80a      	bhi.n	800064e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000638:	2200      	movs	r2, #0
 800063a:	6879      	ldr	r1, [r7, #4]
 800063c:	f04f 30ff 	mov.w	r0, #4294967295
 8000640:	f000 fd31 	bl	80010a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000644:	4a06      	ldr	r2, [pc, #24]	; (8000660 <HAL_InitTick+0x5c>)
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800064a:	2300      	movs	r3, #0
 800064c:	e000      	b.n	8000650 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800064e:	2301      	movs	r3, #1
}
 8000650:	4618      	mov	r0, r3
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000008 	.word	0x20000008
 800065c:	20000004 	.word	0x20000004
 8000660:	20000000 	.word	0x20000000

08000664 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000668:	4b06      	ldr	r3, [pc, #24]	; (8000684 <HAL_IncTick+0x20>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	461a      	mov	r2, r3
 800066e:	4b06      	ldr	r3, [pc, #24]	; (8000688 <HAL_IncTick+0x24>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4413      	add	r3, r2
 8000674:	4a04      	ldr	r2, [pc, #16]	; (8000688 <HAL_IncTick+0x24>)
 8000676:	6013      	str	r3, [r2, #0]
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	20000004 	.word	0x20000004
 8000688:	2000013c 	.word	0x2000013c

0800068c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  return uwTick;
 8000690:	4b03      	ldr	r3, [pc, #12]	; (80006a0 <HAL_GetTick+0x14>)
 8000692:	681b      	ldr	r3, [r3, #0]
}
 8000694:	4618      	mov	r0, r3
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	2000013c 	.word	0x2000013c

080006a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b084      	sub	sp, #16
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006ac:	f7ff ffee 	bl	800068c <HAL_GetTick>
 80006b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006bc:	d005      	beq.n	80006ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006be:	4b09      	ldr	r3, [pc, #36]	; (80006e4 <HAL_Delay+0x40>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	461a      	mov	r2, r3
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	4413      	add	r3, r2
 80006c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80006ca:	bf00      	nop
 80006cc:	f7ff ffde 	bl	800068c <HAL_GetTick>
 80006d0:	4602      	mov	r2, r0
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	1ad3      	subs	r3, r2, r3
 80006d6:	68fa      	ldr	r2, [r7, #12]
 80006d8:	429a      	cmp	r2, r3
 80006da:	d8f7      	bhi.n	80006cc <HAL_Delay+0x28>
  {
  }
}
 80006dc:	bf00      	nop
 80006de:	3710      	adds	r7, #16
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	20000004 	.word	0x20000004

080006e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b084      	sub	sp, #16
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80006f0:	2300      	movs	r3, #0
 80006f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d101      	bne.n	80006fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80006fa:	2301      	movs	r3, #1
 80006fc:	e033      	b.n	8000766 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000702:	2b00      	cmp	r3, #0
 8000704:	d109      	bne.n	800071a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000706:	6878      	ldr	r0, [r7, #4]
 8000708:	f004 f98a 	bl	8004a20 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	2200      	movs	r2, #0
 8000710:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	2200      	movs	r2, #0
 8000716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800071e:	f003 0310 	and.w	r3, r3, #16
 8000722:	2b00      	cmp	r3, #0
 8000724:	d118      	bne.n	8000758 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800072a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800072e:	f023 0302 	bic.w	r3, r3, #2
 8000732:	f043 0202 	orr.w	r2, r3, #2
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800073a:	6878      	ldr	r0, [r7, #4]
 800073c:	f000 fa5a 	bl	8000bf4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	2200      	movs	r2, #0
 8000744:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800074a:	f023 0303 	bic.w	r3, r3, #3
 800074e:	f043 0201 	orr.w	r2, r3, #1
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	641a      	str	r2, [r3, #64]	; 0x40
 8000756:	e001      	b.n	800075c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000758:	2301      	movs	r3, #1
 800075a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	2200      	movs	r2, #0
 8000760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000764:	7bfb      	ldrb	r3, [r7, #15]
}
 8000766:	4618      	mov	r0, r3
 8000768:	3710      	adds	r7, #16
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
	...

08000770 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b086      	sub	sp, #24
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800077c:	2300      	movs	r3, #0
 800077e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000780:	68fb      	ldr	r3, [r7, #12]
 8000782:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000786:	2b01      	cmp	r3, #1
 8000788:	d101      	bne.n	800078e <HAL_ADC_Start_DMA+0x1e>
 800078a:	2302      	movs	r3, #2
 800078c:	e0cc      	b.n	8000928 <HAL_ADC_Start_DMA+0x1b8>
 800078e:	68fb      	ldr	r3, [r7, #12]
 8000790:	2201      	movs	r2, #1
 8000792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	689b      	ldr	r3, [r3, #8]
 800079c:	f003 0301 	and.w	r3, r3, #1
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d018      	beq.n	80007d6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	689a      	ldr	r2, [r3, #8]
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	f042 0201 	orr.w	r2, r2, #1
 80007b2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80007b4:	4b5e      	ldr	r3, [pc, #376]	; (8000930 <HAL_ADC_Start_DMA+0x1c0>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4a5e      	ldr	r2, [pc, #376]	; (8000934 <HAL_ADC_Start_DMA+0x1c4>)
 80007ba:	fba2 2303 	umull	r2, r3, r2, r3
 80007be:	0c9a      	lsrs	r2, r3, #18
 80007c0:	4613      	mov	r3, r2
 80007c2:	005b      	lsls	r3, r3, #1
 80007c4:	4413      	add	r3, r2
 80007c6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80007c8:	e002      	b.n	80007d0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80007ca:	693b      	ldr	r3, [r7, #16]
 80007cc:	3b01      	subs	r3, #1
 80007ce:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80007d0:	693b      	ldr	r3, [r7, #16]
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d1f9      	bne.n	80007ca <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	689b      	ldr	r3, [r3, #8]
 80007dc:	f003 0301 	and.w	r3, r3, #1
 80007e0:	2b01      	cmp	r3, #1
 80007e2:	f040 80a0 	bne.w	8000926 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ea:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80007ee:	f023 0301 	bic.w	r3, r3, #1
 80007f2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	685b      	ldr	r3, [r3, #4]
 8000800:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000804:	2b00      	cmp	r3, #0
 8000806:	d007      	beq.n	8000818 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800080c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000810:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000814:	68fb      	ldr	r3, [r7, #12]
 8000816:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000818:	68fb      	ldr	r3, [r7, #12]
 800081a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800081c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000820:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000824:	d106      	bne.n	8000834 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800082a:	f023 0206 	bic.w	r2, r3, #6
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	645a      	str	r2, [r3, #68]	; 0x44
 8000832:	e002      	b.n	800083a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000834:	68fb      	ldr	r3, [r7, #12]
 8000836:	2200      	movs	r2, #0
 8000838:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800083a:	68fb      	ldr	r3, [r7, #12]
 800083c:	2200      	movs	r2, #0
 800083e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000842:	4b3d      	ldr	r3, [pc, #244]	; (8000938 <HAL_ADC_Start_DMA+0x1c8>)
 8000844:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800084a:	4a3c      	ldr	r2, [pc, #240]	; (800093c <HAL_ADC_Start_DMA+0x1cc>)
 800084c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000852:	4a3b      	ldr	r2, [pc, #236]	; (8000940 <HAL_ADC_Start_DMA+0x1d0>)
 8000854:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800085a:	4a3a      	ldr	r2, [pc, #232]	; (8000944 <HAL_ADC_Start_DMA+0x1d4>)
 800085c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800085e:	68fb      	ldr	r3, [r7, #12]
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8000866:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000868:	68fb      	ldr	r3, [r7, #12]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	685a      	ldr	r2, [r3, #4]
 800086e:	68fb      	ldr	r3, [r7, #12]
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000876:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8000878:	68fb      	ldr	r3, [r7, #12]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	689a      	ldr	r2, [r3, #8]
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000886:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	334c      	adds	r3, #76	; 0x4c
 8000892:	4619      	mov	r1, r3
 8000894:	68ba      	ldr	r2, [r7, #8]
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	f000 fcea 	bl	8001270 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800089c:	697b      	ldr	r3, [r7, #20]
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	f003 031f 	and.w	r3, r3, #31
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d12a      	bne.n	80008fe <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80008a8:	68fb      	ldr	r3, [r7, #12]
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	4a26      	ldr	r2, [pc, #152]	; (8000948 <HAL_ADC_Start_DMA+0x1d8>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d015      	beq.n	80008de <HAL_ADC_Start_DMA+0x16e>
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4a25      	ldr	r2, [pc, #148]	; (800094c <HAL_ADC_Start_DMA+0x1dc>)
 80008b8:	4293      	cmp	r3, r2
 80008ba:	d105      	bne.n	80008c8 <HAL_ADC_Start_DMA+0x158>
 80008bc:	4b1e      	ldr	r3, [pc, #120]	; (8000938 <HAL_ADC_Start_DMA+0x1c8>)
 80008be:	685b      	ldr	r3, [r3, #4]
 80008c0:	f003 031f 	and.w	r3, r3, #31
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d00a      	beq.n	80008de <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80008c8:	68fb      	ldr	r3, [r7, #12]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a20      	ldr	r2, [pc, #128]	; (8000950 <HAL_ADC_Start_DMA+0x1e0>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d129      	bne.n	8000926 <HAL_ADC_Start_DMA+0x1b6>
 80008d2:	4b19      	ldr	r3, [pc, #100]	; (8000938 <HAL_ADC_Start_DMA+0x1c8>)
 80008d4:	685b      	ldr	r3, [r3, #4]
 80008d6:	f003 031f 	and.w	r3, r3, #31
 80008da:	2b0f      	cmp	r3, #15
 80008dc:	d823      	bhi.n	8000926 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	689b      	ldr	r3, [r3, #8]
 80008e4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d11c      	bne.n	8000926 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	689a      	ldr	r2, [r3, #8]
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	e013      	b.n	8000926 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	4a11      	ldr	r2, [pc, #68]	; (8000948 <HAL_ADC_Start_DMA+0x1d8>)
 8000904:	4293      	cmp	r3, r2
 8000906:	d10e      	bne.n	8000926 <HAL_ADC_Start_DMA+0x1b6>
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	689b      	ldr	r3, [r3, #8]
 800090e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000912:	2b00      	cmp	r3, #0
 8000914:	d107      	bne.n	8000926 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	689a      	ldr	r2, [r3, #8]
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8000924:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8000926:	2300      	movs	r3, #0
}
 8000928:	4618      	mov	r0, r3
 800092a:	3718      	adds	r7, #24
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	20000008 	.word	0x20000008
 8000934:	431bde83 	.word	0x431bde83
 8000938:	40012300 	.word	0x40012300
 800093c:	08000ded 	.word	0x08000ded
 8000940:	08000ea7 	.word	0x08000ea7
 8000944:	08000ec3 	.word	0x08000ec3
 8000948:	40012000 	.word	0x40012000
 800094c:	40012100 	.word	0x40012100
 8000950:	40012200 	.word	0x40012200

08000954 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800095c:	bf00      	nop
 800095e:	370c      	adds	r7, #12
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8000970:	bf00      	nop
 8000972:	370c      	adds	r7, #12
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr

0800097c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800097c:	b480      	push	{r7}
 800097e:	b083      	sub	sp, #12
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8000984:	bf00      	nop
 8000986:	370c      	adds	r7, #12
 8000988:	46bd      	mov	sp, r7
 800098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098e:	4770      	bx	lr

08000990 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000990:	b480      	push	{r7}
 8000992:	b085      	sub	sp, #20
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
 8000998:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800099a:	2300      	movs	r3, #0
 800099c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d101      	bne.n	80009ac <HAL_ADC_ConfigChannel+0x1c>
 80009a8:	2302      	movs	r3, #2
 80009aa:	e113      	b.n	8000bd4 <HAL_ADC_ConfigChannel+0x244>
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	2201      	movs	r2, #1
 80009b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	2b09      	cmp	r3, #9
 80009ba:	d925      	bls.n	8000a08 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	68d9      	ldr	r1, [r3, #12]
 80009c2:	683b      	ldr	r3, [r7, #0]
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	b29b      	uxth	r3, r3
 80009c8:	461a      	mov	r2, r3
 80009ca:	4613      	mov	r3, r2
 80009cc:	005b      	lsls	r3, r3, #1
 80009ce:	4413      	add	r3, r2
 80009d0:	3b1e      	subs	r3, #30
 80009d2:	2207      	movs	r2, #7
 80009d4:	fa02 f303 	lsl.w	r3, r2, r3
 80009d8:	43da      	mvns	r2, r3
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	400a      	ands	r2, r1
 80009e0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	68d9      	ldr	r1, [r3, #12]
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	689a      	ldr	r2, [r3, #8]
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	b29b      	uxth	r3, r3
 80009f2:	4618      	mov	r0, r3
 80009f4:	4603      	mov	r3, r0
 80009f6:	005b      	lsls	r3, r3, #1
 80009f8:	4403      	add	r3, r0
 80009fa:	3b1e      	subs	r3, #30
 80009fc:	409a      	lsls	r2, r3
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	430a      	orrs	r2, r1
 8000a04:	60da      	str	r2, [r3, #12]
 8000a06:	e022      	b.n	8000a4e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	6919      	ldr	r1, [r3, #16]
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	461a      	mov	r2, r3
 8000a16:	4613      	mov	r3, r2
 8000a18:	005b      	lsls	r3, r3, #1
 8000a1a:	4413      	add	r3, r2
 8000a1c:	2207      	movs	r2, #7
 8000a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a22:	43da      	mvns	r2, r3
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	400a      	ands	r2, r1
 8000a2a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	6919      	ldr	r1, [r3, #16]
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	689a      	ldr	r2, [r3, #8]
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	b29b      	uxth	r3, r3
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	4603      	mov	r3, r0
 8000a40:	005b      	lsls	r3, r3, #1
 8000a42:	4403      	add	r3, r0
 8000a44:	409a      	lsls	r2, r3
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	430a      	orrs	r2, r1
 8000a4c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	2b06      	cmp	r3, #6
 8000a54:	d824      	bhi.n	8000aa0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	685a      	ldr	r2, [r3, #4]
 8000a60:	4613      	mov	r3, r2
 8000a62:	009b      	lsls	r3, r3, #2
 8000a64:	4413      	add	r3, r2
 8000a66:	3b05      	subs	r3, #5
 8000a68:	221f      	movs	r2, #31
 8000a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6e:	43da      	mvns	r2, r3
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	400a      	ands	r2, r1
 8000a76:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	b29b      	uxth	r3, r3
 8000a84:	4618      	mov	r0, r3
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	685a      	ldr	r2, [r3, #4]
 8000a8a:	4613      	mov	r3, r2
 8000a8c:	009b      	lsls	r3, r3, #2
 8000a8e:	4413      	add	r3, r2
 8000a90:	3b05      	subs	r3, #5
 8000a92:	fa00 f203 	lsl.w	r2, r0, r3
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	430a      	orrs	r2, r1
 8000a9c:	635a      	str	r2, [r3, #52]	; 0x34
 8000a9e:	e04c      	b.n	8000b3a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000aa0:	683b      	ldr	r3, [r7, #0]
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	2b0c      	cmp	r3, #12
 8000aa6:	d824      	bhi.n	8000af2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	685a      	ldr	r2, [r3, #4]
 8000ab2:	4613      	mov	r3, r2
 8000ab4:	009b      	lsls	r3, r3, #2
 8000ab6:	4413      	add	r3, r2
 8000ab8:	3b23      	subs	r3, #35	; 0x23
 8000aba:	221f      	movs	r2, #31
 8000abc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac0:	43da      	mvns	r2, r3
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	400a      	ands	r2, r1
 8000ac8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	b29b      	uxth	r3, r3
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	685a      	ldr	r2, [r3, #4]
 8000adc:	4613      	mov	r3, r2
 8000ade:	009b      	lsls	r3, r3, #2
 8000ae0:	4413      	add	r3, r2
 8000ae2:	3b23      	subs	r3, #35	; 0x23
 8000ae4:	fa00 f203 	lsl.w	r2, r0, r3
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	430a      	orrs	r2, r1
 8000aee:	631a      	str	r2, [r3, #48]	; 0x30
 8000af0:	e023      	b.n	8000b3a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000af8:	683b      	ldr	r3, [r7, #0]
 8000afa:	685a      	ldr	r2, [r3, #4]
 8000afc:	4613      	mov	r3, r2
 8000afe:	009b      	lsls	r3, r3, #2
 8000b00:	4413      	add	r3, r2
 8000b02:	3b41      	subs	r3, #65	; 0x41
 8000b04:	221f      	movs	r2, #31
 8000b06:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0a:	43da      	mvns	r2, r3
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	400a      	ands	r2, r1
 8000b12:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000b1a:	683b      	ldr	r3, [r7, #0]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	b29b      	uxth	r3, r3
 8000b20:	4618      	mov	r0, r3
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	685a      	ldr	r2, [r3, #4]
 8000b26:	4613      	mov	r3, r2
 8000b28:	009b      	lsls	r3, r3, #2
 8000b2a:	4413      	add	r3, r2
 8000b2c:	3b41      	subs	r3, #65	; 0x41
 8000b2e:	fa00 f203 	lsl.w	r2, r0, r3
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	430a      	orrs	r2, r1
 8000b38:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000b3a:	4b29      	ldr	r3, [pc, #164]	; (8000be0 <HAL_ADC_ConfigChannel+0x250>)
 8000b3c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a28      	ldr	r2, [pc, #160]	; (8000be4 <HAL_ADC_ConfigChannel+0x254>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d10f      	bne.n	8000b68 <HAL_ADC_ConfigChannel+0x1d8>
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2b12      	cmp	r3, #18
 8000b4e:	d10b      	bne.n	8000b68 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	4a1d      	ldr	r2, [pc, #116]	; (8000be4 <HAL_ADC_ConfigChannel+0x254>)
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d12b      	bne.n	8000bca <HAL_ADC_ConfigChannel+0x23a>
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4a1c      	ldr	r2, [pc, #112]	; (8000be8 <HAL_ADC_ConfigChannel+0x258>)
 8000b78:	4293      	cmp	r3, r2
 8000b7a:	d003      	beq.n	8000b84 <HAL_ADC_ConfigChannel+0x1f4>
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	2b11      	cmp	r3, #17
 8000b82:	d122      	bne.n	8000bca <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a11      	ldr	r2, [pc, #68]	; (8000be8 <HAL_ADC_ConfigChannel+0x258>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d111      	bne.n	8000bca <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000ba6:	4b11      	ldr	r3, [pc, #68]	; (8000bec <HAL_ADC_ConfigChannel+0x25c>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	4a11      	ldr	r2, [pc, #68]	; (8000bf0 <HAL_ADC_ConfigChannel+0x260>)
 8000bac:	fba2 2303 	umull	r2, r3, r2, r3
 8000bb0:	0c9a      	lsrs	r2, r3, #18
 8000bb2:	4613      	mov	r3, r2
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	4413      	add	r3, r2
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000bbc:	e002      	b.n	8000bc4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	3b01      	subs	r3, #1
 8000bc2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d1f9      	bne.n	8000bbe <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	2200      	movs	r2, #0
 8000bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8000bd2:	2300      	movs	r3, #0
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3714      	adds	r7, #20
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	40012300 	.word	0x40012300
 8000be4:	40012000 	.word	0x40012000
 8000be8:	10000012 	.word	0x10000012
 8000bec:	20000008 	.word	0x20000008
 8000bf0:	431bde83 	.word	0x431bde83

08000bf4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b085      	sub	sp, #20
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000bfc:	4b79      	ldr	r3, [pc, #484]	; (8000de4 <ADC_Init+0x1f0>)
 8000bfe:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	685b      	ldr	r3, [r3, #4]
 8000c04:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000c08:	68fb      	ldr	r3, [r7, #12]
 8000c0a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	685a      	ldr	r2, [r3, #4]
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	431a      	orrs	r2, r3
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	685a      	ldr	r2, [r3, #4]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000c28:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	6859      	ldr	r1, [r3, #4]
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	691b      	ldr	r3, [r3, #16]
 8000c34:	021a      	lsls	r2, r3, #8
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	430a      	orrs	r2, r1
 8000c3c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	685a      	ldr	r2, [r3, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8000c4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	6859      	ldr	r1, [r3, #4]
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	689a      	ldr	r2, [r3, #8]
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	430a      	orrs	r2, r1
 8000c5e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	689a      	ldr	r2, [r3, #8]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000c6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	6899      	ldr	r1, [r3, #8]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	68da      	ldr	r2, [r3, #12]
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	430a      	orrs	r2, r1
 8000c80:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c86:	4a58      	ldr	r2, [pc, #352]	; (8000de8 <ADC_Init+0x1f4>)
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d022      	beq.n	8000cd2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	689a      	ldr	r2, [r3, #8]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000c9a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	6899      	ldr	r1, [r3, #8]
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	430a      	orrs	r2, r1
 8000cac:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	689a      	ldr	r2, [r3, #8]
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000cbc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	6899      	ldr	r1, [r3, #8]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	430a      	orrs	r2, r1
 8000cce:	609a      	str	r2, [r3, #8]
 8000cd0:	e00f      	b.n	8000cf2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	689a      	ldr	r2, [r3, #8]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000ce0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	689a      	ldr	r2, [r3, #8]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000cf0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	689a      	ldr	r2, [r3, #8]
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f022 0202 	bic.w	r2, r2, #2
 8000d00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	6899      	ldr	r1, [r3, #8]
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	7e1b      	ldrb	r3, [r3, #24]
 8000d0c:	005a      	lsls	r2, r3, #1
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	430a      	orrs	r2, r1
 8000d14:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d01b      	beq.n	8000d58 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	685a      	ldr	r2, [r3, #4]
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000d2e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	685a      	ldr	r2, [r3, #4]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8000d3e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	6859      	ldr	r1, [r3, #4]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d4a:	3b01      	subs	r3, #1
 8000d4c:	035a      	lsls	r2, r3, #13
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	430a      	orrs	r2, r1
 8000d54:	605a      	str	r2, [r3, #4]
 8000d56:	e007      	b.n	8000d68 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	685a      	ldr	r2, [r3, #4]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000d66:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8000d76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	69db      	ldr	r3, [r3, #28]
 8000d82:	3b01      	subs	r3, #1
 8000d84:	051a      	lsls	r2, r3, #20
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	430a      	orrs	r2, r1
 8000d8c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	689a      	ldr	r2, [r3, #8]
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000d9c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	6899      	ldr	r1, [r3, #8]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000daa:	025a      	lsls	r2, r3, #9
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	430a      	orrs	r2, r1
 8000db2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	689a      	ldr	r2, [r3, #8]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000dc2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	6899      	ldr	r1, [r3, #8]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	695b      	ldr	r3, [r3, #20]
 8000dce:	029a      	lsls	r2, r3, #10
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	430a      	orrs	r2, r1
 8000dd6:	609a      	str	r2, [r3, #8]
}
 8000dd8:	bf00      	nop
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	40012300 	.word	0x40012300
 8000de8:	0f000001 	.word	0x0f000001

08000dec <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000df8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dfe:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d13c      	bne.n	8000e80 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e0a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	689b      	ldr	r3, [r3, #8]
 8000e18:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d12b      	bne.n	8000e78 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000e20:	68fb      	ldr	r3, [r7, #12]
 8000e22:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d127      	bne.n	8000e78 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e2e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d006      	beq.n	8000e44 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	689b      	ldr	r3, [r3, #8]
 8000e3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d119      	bne.n	8000e78 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	685a      	ldr	r2, [r3, #4]
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f022 0220 	bic.w	r2, r2, #32
 8000e52:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e58:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d105      	bne.n	8000e78 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e70:	f043 0201 	orr.w	r2, r3, #1
 8000e74:	68fb      	ldr	r3, [r7, #12]
 8000e76:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8000e78:	68f8      	ldr	r0, [r7, #12]
 8000e7a:	f7ff fd6b 	bl	8000954 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8000e7e:	e00e      	b.n	8000e9e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e84:	f003 0310 	and.w	r3, r3, #16
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d003      	beq.n	8000e94 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8000e8c:	68f8      	ldr	r0, [r7, #12]
 8000e8e:	f7ff fd75 	bl	800097c <HAL_ADC_ErrorCallback>
}
 8000e92:	e004      	b.n	8000e9e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e9a:	6878      	ldr	r0, [r7, #4]
 8000e9c:	4798      	blx	r3
}
 8000e9e:	bf00      	nop
 8000ea0:	3710      	adds	r7, #16
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b084      	sub	sp, #16
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eb2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8000eb4:	68f8      	ldr	r0, [r7, #12]
 8000eb6:	f7ff fd57 	bl	8000968 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000eba:	bf00      	nop
 8000ebc:	3710      	adds	r7, #16
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b084      	sub	sp, #16
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ece:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	2240      	movs	r2, #64	; 0x40
 8000ed4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eda:	f043 0204 	orr.w	r2, r3, #4
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8000ee2:	68f8      	ldr	r0, [r7, #12]
 8000ee4:	f7ff fd4a 	bl	800097c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8000ee8:	bf00      	nop
 8000eea:	3710      	adds	r7, #16
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}

08000ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	f003 0307 	and.w	r3, r3, #7
 8000efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f00:	4b0c      	ldr	r3, [pc, #48]	; (8000f34 <__NVIC_SetPriorityGrouping+0x44>)
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f06:	68ba      	ldr	r2, [r7, #8]
 8000f08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f22:	4a04      	ldr	r2, [pc, #16]	; (8000f34 <__NVIC_SetPriorityGrouping+0x44>)
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	60d3      	str	r3, [r2, #12]
}
 8000f28:	bf00      	nop
 8000f2a:	3714      	adds	r7, #20
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f3c:	4b04      	ldr	r3, [pc, #16]	; (8000f50 <__NVIC_GetPriorityGrouping+0x18>)
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	0a1b      	lsrs	r3, r3, #8
 8000f42:	f003 0307 	and.w	r3, r3, #7
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	db0b      	blt.n	8000f7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	f003 021f 	and.w	r2, r3, #31
 8000f6c:	4907      	ldr	r1, [pc, #28]	; (8000f8c <__NVIC_EnableIRQ+0x38>)
 8000f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f72:	095b      	lsrs	r3, r3, #5
 8000f74:	2001      	movs	r0, #1
 8000f76:	fa00 f202 	lsl.w	r2, r0, r2
 8000f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f7e:	bf00      	nop
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	e000e100 	.word	0xe000e100

08000f90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	6039      	str	r1, [r7, #0]
 8000f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	db0a      	blt.n	8000fba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	b2da      	uxtb	r2, r3
 8000fa8:	490c      	ldr	r1, [pc, #48]	; (8000fdc <__NVIC_SetPriority+0x4c>)
 8000faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fae:	0112      	lsls	r2, r2, #4
 8000fb0:	b2d2      	uxtb	r2, r2
 8000fb2:	440b      	add	r3, r1
 8000fb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fb8:	e00a      	b.n	8000fd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	b2da      	uxtb	r2, r3
 8000fbe:	4908      	ldr	r1, [pc, #32]	; (8000fe0 <__NVIC_SetPriority+0x50>)
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	f003 030f 	and.w	r3, r3, #15
 8000fc6:	3b04      	subs	r3, #4
 8000fc8:	0112      	lsls	r2, r2, #4
 8000fca:	b2d2      	uxtb	r2, r2
 8000fcc:	440b      	add	r3, r1
 8000fce:	761a      	strb	r2, [r3, #24]
}
 8000fd0:	bf00      	nop
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	e000e100 	.word	0xe000e100
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b089      	sub	sp, #36	; 0x24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	f003 0307 	and.w	r3, r3, #7
 8000ff6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	f1c3 0307 	rsb	r3, r3, #7
 8000ffe:	2b04      	cmp	r3, #4
 8001000:	bf28      	it	cs
 8001002:	2304      	movcs	r3, #4
 8001004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	3304      	adds	r3, #4
 800100a:	2b06      	cmp	r3, #6
 800100c:	d902      	bls.n	8001014 <NVIC_EncodePriority+0x30>
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	3b03      	subs	r3, #3
 8001012:	e000      	b.n	8001016 <NVIC_EncodePriority+0x32>
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001018:	f04f 32ff 	mov.w	r2, #4294967295
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	43da      	mvns	r2, r3
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	401a      	ands	r2, r3
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800102c:	f04f 31ff 	mov.w	r1, #4294967295
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	fa01 f303 	lsl.w	r3, r1, r3
 8001036:	43d9      	mvns	r1, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800103c:	4313      	orrs	r3, r2
         );
}
 800103e:	4618      	mov	r0, r3
 8001040:	3724      	adds	r7, #36	; 0x24
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
	...

0800104c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3b01      	subs	r3, #1
 8001058:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800105c:	d301      	bcc.n	8001062 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800105e:	2301      	movs	r3, #1
 8001060:	e00f      	b.n	8001082 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001062:	4a0a      	ldr	r2, [pc, #40]	; (800108c <SysTick_Config+0x40>)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3b01      	subs	r3, #1
 8001068:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800106a:	210f      	movs	r1, #15
 800106c:	f04f 30ff 	mov.w	r0, #4294967295
 8001070:	f7ff ff8e 	bl	8000f90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001074:	4b05      	ldr	r3, [pc, #20]	; (800108c <SysTick_Config+0x40>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107a:	4b04      	ldr	r3, [pc, #16]	; (800108c <SysTick_Config+0x40>)
 800107c:	2207      	movs	r2, #7
 800107e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	e000e010 	.word	0xe000e010

08001090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff ff29 	bl	8000ef0 <__NVIC_SetPriorityGrouping>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b086      	sub	sp, #24
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	4603      	mov	r3, r0
 80010ae:	60b9      	str	r1, [r7, #8]
 80010b0:	607a      	str	r2, [r7, #4]
 80010b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010b8:	f7ff ff3e 	bl	8000f38 <__NVIC_GetPriorityGrouping>
 80010bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	68b9      	ldr	r1, [r7, #8]
 80010c2:	6978      	ldr	r0, [r7, #20]
 80010c4:	f7ff ff8e 	bl	8000fe4 <NVIC_EncodePriority>
 80010c8:	4602      	mov	r2, r0
 80010ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ce:	4611      	mov	r1, r2
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff ff5d 	bl	8000f90 <__NVIC_SetPriority>
}
 80010d6:	bf00      	nop
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b082      	sub	sp, #8
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	4603      	mov	r3, r0
 80010e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ff31 	bl	8000f54 <__NVIC_EnableIRQ>
}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b082      	sub	sp, #8
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff ffa2 	bl	800104c <SysTick_Config>
 8001108:	4603      	mov	r3, r0
}
 800110a:	4618      	mov	r0, r3
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001120:	f7ff fab4 	bl	800068c <HAL_GetTick>
 8001124:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d101      	bne.n	8001130 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800112c:	2301      	movs	r3, #1
 800112e:	e099      	b.n	8001264 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2200      	movs	r2, #0
 8001134:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2202      	movs	r2, #2
 800113c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	f022 0201 	bic.w	r2, r2, #1
 800114e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001150:	e00f      	b.n	8001172 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001152:	f7ff fa9b 	bl	800068c <HAL_GetTick>
 8001156:	4602      	mov	r2, r0
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	2b05      	cmp	r3, #5
 800115e:	d908      	bls.n	8001172 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2220      	movs	r2, #32
 8001164:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2203      	movs	r2, #3
 800116a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800116e:	2303      	movs	r3, #3
 8001170:	e078      	b.n	8001264 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f003 0301 	and.w	r3, r3, #1
 800117c:	2b00      	cmp	r3, #0
 800117e:	d1e8      	bne.n	8001152 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001188:	697a      	ldr	r2, [r7, #20]
 800118a:	4b38      	ldr	r3, [pc, #224]	; (800126c <HAL_DMA_Init+0x158>)
 800118c:	4013      	ands	r3, r2
 800118e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	685a      	ldr	r2, [r3, #4]
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800119e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	691b      	ldr	r3, [r3, #16]
 80011a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80011aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	699b      	ldr	r3, [r3, #24]
 80011b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80011b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6a1b      	ldr	r3, [r3, #32]
 80011bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80011be:	697a      	ldr	r2, [r7, #20]
 80011c0:	4313      	orrs	r3, r2
 80011c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c8:	2b04      	cmp	r3, #4
 80011ca:	d107      	bne.n	80011dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d4:	4313      	orrs	r3, r2
 80011d6:	697a      	ldr	r2, [r7, #20]
 80011d8:	4313      	orrs	r3, r2
 80011da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	697a      	ldr	r2, [r7, #20]
 80011e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	695b      	ldr	r3, [r3, #20]
 80011ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80011ec:	697b      	ldr	r3, [r7, #20]
 80011ee:	f023 0307 	bic.w	r3, r3, #7
 80011f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f8:	697a      	ldr	r2, [r7, #20]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001202:	2b04      	cmp	r3, #4
 8001204:	d117      	bne.n	8001236 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800120a:	697a      	ldr	r2, [r7, #20]
 800120c:	4313      	orrs	r3, r2
 800120e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001214:	2b00      	cmp	r3, #0
 8001216:	d00e      	beq.n	8001236 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f000 fa6f 	bl	80016fc <DMA_CheckFifoParam>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d008      	beq.n	8001236 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2240      	movs	r2, #64	; 0x40
 8001228:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2201      	movs	r2, #1
 800122e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001232:	2301      	movs	r3, #1
 8001234:	e016      	b.n	8001264 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	697a      	ldr	r2, [r7, #20]
 800123c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800123e:	6878      	ldr	r0, [r7, #4]
 8001240:	f000 fa26 	bl	8001690 <DMA_CalcBaseAndBitshift>
 8001244:	4603      	mov	r3, r0
 8001246:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800124c:	223f      	movs	r2, #63	; 0x3f
 800124e:	409a      	lsls	r2, r3
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2200      	movs	r2, #0
 8001258:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2201      	movs	r2, #1
 800125e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001262:	2300      	movs	r3, #0
}
 8001264:	4618      	mov	r0, r3
 8001266:	3718      	adds	r7, #24
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	f010803f 	.word	0xf010803f

08001270 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
 800127c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800127e:	2300      	movs	r3, #0
 8001280:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001286:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800128e:	2b01      	cmp	r3, #1
 8001290:	d101      	bne.n	8001296 <HAL_DMA_Start_IT+0x26>
 8001292:	2302      	movs	r3, #2
 8001294:	e040      	b.n	8001318 <HAL_DMA_Start_IT+0xa8>
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	2201      	movs	r2, #1
 800129a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d12f      	bne.n	800130a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2202      	movs	r2, #2
 80012ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	2200      	movs	r2, #0
 80012b6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	68b9      	ldr	r1, [r7, #8]
 80012be:	68f8      	ldr	r0, [r7, #12]
 80012c0:	f000 f9b8 	bl	8001634 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80012c8:	223f      	movs	r2, #63	; 0x3f
 80012ca:	409a      	lsls	r2, r3
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	681a      	ldr	r2, [r3, #0]
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f042 0216 	orr.w	r2, r2, #22
 80012de:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d007      	beq.n	80012f8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f042 0208 	orr.w	r2, r2, #8
 80012f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f042 0201 	orr.w	r2, r2, #1
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	e005      	b.n	8001316 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	2200      	movs	r2, #0
 800130e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001312:	2302      	movs	r3, #2
 8001314:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001316:	7dfb      	ldrb	r3, [r7, #23]
}
 8001318:	4618      	mov	r0, r3
 800131a:	3718      	adds	r7, #24
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b086      	sub	sp, #24
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001328:	2300      	movs	r3, #0
 800132a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800132c:	4b92      	ldr	r3, [pc, #584]	; (8001578 <HAL_DMA_IRQHandler+0x258>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a92      	ldr	r2, [pc, #584]	; (800157c <HAL_DMA_IRQHandler+0x25c>)
 8001332:	fba2 2303 	umull	r2, r3, r2, r3
 8001336:	0a9b      	lsrs	r3, r3, #10
 8001338:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800133e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001340:	693b      	ldr	r3, [r7, #16]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800134a:	2208      	movs	r2, #8
 800134c:	409a      	lsls	r2, r3
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	4013      	ands	r3, r2
 8001352:	2b00      	cmp	r3, #0
 8001354:	d01a      	beq.n	800138c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	f003 0304 	and.w	r3, r3, #4
 8001360:	2b00      	cmp	r3, #0
 8001362:	d013      	beq.n	800138c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	681a      	ldr	r2, [r3, #0]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f022 0204 	bic.w	r2, r2, #4
 8001372:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001378:	2208      	movs	r2, #8
 800137a:	409a      	lsls	r2, r3
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001384:	f043 0201 	orr.w	r2, r3, #1
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001390:	2201      	movs	r2, #1
 8001392:	409a      	lsls	r2, r3
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	4013      	ands	r3, r2
 8001398:	2b00      	cmp	r3, #0
 800139a:	d012      	beq.n	80013c2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	695b      	ldr	r3, [r3, #20]
 80013a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d00b      	beq.n	80013c2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013ae:	2201      	movs	r2, #1
 80013b0:	409a      	lsls	r2, r3
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013ba:	f043 0202 	orr.w	r2, r3, #2
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013c6:	2204      	movs	r2, #4
 80013c8:	409a      	lsls	r2, r3
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	4013      	ands	r3, r2
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d012      	beq.n	80013f8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d00b      	beq.n	80013f8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013e4:	2204      	movs	r2, #4
 80013e6:	409a      	lsls	r2, r3
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013f0:	f043 0204 	orr.w	r2, r3, #4
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013fc:	2210      	movs	r2, #16
 80013fe:	409a      	lsls	r2, r3
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	4013      	ands	r3, r2
 8001404:	2b00      	cmp	r3, #0
 8001406:	d043      	beq.n	8001490 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 0308 	and.w	r3, r3, #8
 8001412:	2b00      	cmp	r3, #0
 8001414:	d03c      	beq.n	8001490 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800141a:	2210      	movs	r2, #16
 800141c:	409a      	lsls	r2, r3
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800142c:	2b00      	cmp	r3, #0
 800142e:	d018      	beq.n	8001462 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d108      	bne.n	8001450 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001442:	2b00      	cmp	r3, #0
 8001444:	d024      	beq.n	8001490 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	4798      	blx	r3
 800144e:	e01f      	b.n	8001490 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001454:	2b00      	cmp	r3, #0
 8001456:	d01b      	beq.n	8001490 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	4798      	blx	r3
 8001460:	e016      	b.n	8001490 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800146c:	2b00      	cmp	r3, #0
 800146e:	d107      	bne.n	8001480 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f022 0208 	bic.w	r2, r2, #8
 800147e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001484:	2b00      	cmp	r3, #0
 8001486:	d003      	beq.n	8001490 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001494:	2220      	movs	r2, #32
 8001496:	409a      	lsls	r2, r3
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	4013      	ands	r3, r2
 800149c:	2b00      	cmp	r3, #0
 800149e:	f000 808e 	beq.w	80015be <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f003 0310 	and.w	r3, r3, #16
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	f000 8086 	beq.w	80015be <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014b6:	2220      	movs	r2, #32
 80014b8:	409a      	lsls	r2, r3
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b05      	cmp	r3, #5
 80014c8:	d136      	bne.n	8001538 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f022 0216 	bic.w	r2, r2, #22
 80014d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	695a      	ldr	r2, [r3, #20]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80014e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d103      	bne.n	80014fa <HAL_DMA_IRQHandler+0x1da>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d007      	beq.n	800150a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f022 0208 	bic.w	r2, r2, #8
 8001508:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800150e:	223f      	movs	r2, #63	; 0x3f
 8001510:	409a      	lsls	r2, r3
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	2200      	movs	r2, #0
 800151a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2201      	movs	r2, #1
 8001522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800152a:	2b00      	cmp	r3, #0
 800152c:	d07d      	beq.n	800162a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	4798      	blx	r3
        }
        return;
 8001536:	e078      	b.n	800162a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d01c      	beq.n	8001580 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001550:	2b00      	cmp	r3, #0
 8001552:	d108      	bne.n	8001566 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001558:	2b00      	cmp	r3, #0
 800155a:	d030      	beq.n	80015be <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	4798      	blx	r3
 8001564:	e02b      	b.n	80015be <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800156a:	2b00      	cmp	r3, #0
 800156c:	d027      	beq.n	80015be <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	4798      	blx	r3
 8001576:	e022      	b.n	80015be <HAL_DMA_IRQHandler+0x29e>
 8001578:	20000008 	.word	0x20000008
 800157c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800158a:	2b00      	cmp	r3, #0
 800158c:	d10f      	bne.n	80015ae <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f022 0210 	bic.w	r2, r2, #16
 800159c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2200      	movs	r2, #0
 80015a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2201      	movs	r2, #1
 80015aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d003      	beq.n	80015be <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d032      	beq.n	800162c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d022      	beq.n	8001618 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2205      	movs	r2, #5
 80015d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f022 0201 	bic.w	r2, r2, #1
 80015e8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	3301      	adds	r3, #1
 80015ee:	60bb      	str	r3, [r7, #8]
 80015f0:	697a      	ldr	r2, [r7, #20]
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d307      	bcc.n	8001606 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 0301 	and.w	r3, r3, #1
 8001600:	2b00      	cmp	r3, #0
 8001602:	d1f2      	bne.n	80015ea <HAL_DMA_IRQHandler+0x2ca>
 8001604:	e000      	b.n	8001608 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8001606:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2201      	movs	r2, #1
 8001614:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800161c:	2b00      	cmp	r3, #0
 800161e:	d005      	beq.n	800162c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	4798      	blx	r3
 8001628:	e000      	b.n	800162c <HAL_DMA_IRQHandler+0x30c>
        return;
 800162a:	bf00      	nop
    }
  }
}
 800162c:	3718      	adds	r7, #24
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop

08001634 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001634:	b480      	push	{r7}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
 8001640:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001650:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	683a      	ldr	r2, [r7, #0]
 8001658:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	2b40      	cmp	r3, #64	; 0x40
 8001660:	d108      	bne.n	8001674 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	687a      	ldr	r2, [r7, #4]
 8001668:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	68ba      	ldr	r2, [r7, #8]
 8001670:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001672:	e007      	b.n	8001684 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	68ba      	ldr	r2, [r7, #8]
 800167a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	687a      	ldr	r2, [r7, #4]
 8001682:	60da      	str	r2, [r3, #12]
}
 8001684:	bf00      	nop
 8001686:	3714      	adds	r7, #20
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr

08001690 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001690:	b480      	push	{r7}
 8001692:	b085      	sub	sp, #20
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	b2db      	uxtb	r3, r3
 800169e:	3b10      	subs	r3, #16
 80016a0:	4a14      	ldr	r2, [pc, #80]	; (80016f4 <DMA_CalcBaseAndBitshift+0x64>)
 80016a2:	fba2 2303 	umull	r2, r3, r2, r3
 80016a6:	091b      	lsrs	r3, r3, #4
 80016a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80016aa:	4a13      	ldr	r2, [pc, #76]	; (80016f8 <DMA_CalcBaseAndBitshift+0x68>)
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	4413      	add	r3, r2
 80016b0:	781b      	ldrb	r3, [r3, #0]
 80016b2:	461a      	mov	r2, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	2b03      	cmp	r3, #3
 80016bc:	d909      	bls.n	80016d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80016c6:	f023 0303 	bic.w	r3, r3, #3
 80016ca:	1d1a      	adds	r2, r3, #4
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	659a      	str	r2, [r3, #88]	; 0x58
 80016d0:	e007      	b.n	80016e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80016da:	f023 0303 	bic.w	r3, r3, #3
 80016de:	687a      	ldr	r2, [r7, #4]
 80016e0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	aaaaaaab 	.word	0xaaaaaaab
 80016f8:	08005ee0 	.word	0x08005ee0

080016fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80016fc:	b480      	push	{r7}
 80016fe:	b085      	sub	sp, #20
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001704:	2300      	movs	r3, #0
 8001706:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800170c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	699b      	ldr	r3, [r3, #24]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d11f      	bne.n	8001756 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	2b03      	cmp	r3, #3
 800171a:	d855      	bhi.n	80017c8 <DMA_CheckFifoParam+0xcc>
 800171c:	a201      	add	r2, pc, #4	; (adr r2, 8001724 <DMA_CheckFifoParam+0x28>)
 800171e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001722:	bf00      	nop
 8001724:	08001735 	.word	0x08001735
 8001728:	08001747 	.word	0x08001747
 800172c:	08001735 	.word	0x08001735
 8001730:	080017c9 	.word	0x080017c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001738:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800173c:	2b00      	cmp	r3, #0
 800173e:	d045      	beq.n	80017cc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001744:	e042      	b.n	80017cc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800174a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800174e:	d13f      	bne.n	80017d0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001754:	e03c      	b.n	80017d0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	699b      	ldr	r3, [r3, #24]
 800175a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800175e:	d121      	bne.n	80017a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	2b03      	cmp	r3, #3
 8001764:	d836      	bhi.n	80017d4 <DMA_CheckFifoParam+0xd8>
 8001766:	a201      	add	r2, pc, #4	; (adr r2, 800176c <DMA_CheckFifoParam+0x70>)
 8001768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800176c:	0800177d 	.word	0x0800177d
 8001770:	08001783 	.word	0x08001783
 8001774:	0800177d 	.word	0x0800177d
 8001778:	08001795 	.word	0x08001795
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	73fb      	strb	r3, [r7, #15]
      break;
 8001780:	e02f      	b.n	80017e2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001786:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d024      	beq.n	80017d8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001792:	e021      	b.n	80017d8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001798:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800179c:	d11e      	bne.n	80017dc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80017a2:	e01b      	b.n	80017dc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d902      	bls.n	80017b0 <DMA_CheckFifoParam+0xb4>
 80017aa:	2b03      	cmp	r3, #3
 80017ac:	d003      	beq.n	80017b6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80017ae:	e018      	b.n	80017e2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	73fb      	strb	r3, [r7, #15]
      break;
 80017b4:	e015      	b.n	80017e2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d00e      	beq.n	80017e0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	73fb      	strb	r3, [r7, #15]
      break;
 80017c6:	e00b      	b.n	80017e0 <DMA_CheckFifoParam+0xe4>
      break;
 80017c8:	bf00      	nop
 80017ca:	e00a      	b.n	80017e2 <DMA_CheckFifoParam+0xe6>
      break;
 80017cc:	bf00      	nop
 80017ce:	e008      	b.n	80017e2 <DMA_CheckFifoParam+0xe6>
      break;
 80017d0:	bf00      	nop
 80017d2:	e006      	b.n	80017e2 <DMA_CheckFifoParam+0xe6>
      break;
 80017d4:	bf00      	nop
 80017d6:	e004      	b.n	80017e2 <DMA_CheckFifoParam+0xe6>
      break;
 80017d8:	bf00      	nop
 80017da:	e002      	b.n	80017e2 <DMA_CheckFifoParam+0xe6>
      break;   
 80017dc:	bf00      	nop
 80017de:	e000      	b.n	80017e2 <DMA_CheckFifoParam+0xe6>
      break;
 80017e0:	bf00      	nop
    }
  } 
  
  return status; 
 80017e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3714      	adds	r7, #20
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b089      	sub	sp, #36	; 0x24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80017fa:	2300      	movs	r3, #0
 80017fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017fe:	2300      	movs	r3, #0
 8001800:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001802:	2300      	movs	r3, #0
 8001804:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001806:	2300      	movs	r3, #0
 8001808:	61fb      	str	r3, [r7, #28]
 800180a:	e165      	b.n	8001ad8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800180c:	2201      	movs	r2, #1
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	fa02 f303 	lsl.w	r3, r2, r3
 8001814:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	697a      	ldr	r2, [r7, #20]
 800181c:	4013      	ands	r3, r2
 800181e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	429a      	cmp	r2, r3
 8001826:	f040 8154 	bne.w	8001ad2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	2b01      	cmp	r3, #1
 8001830:	d00b      	beq.n	800184a <HAL_GPIO_Init+0x5a>
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	2b02      	cmp	r3, #2
 8001838:	d007      	beq.n	800184a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800183e:	2b11      	cmp	r3, #17
 8001840:	d003      	beq.n	800184a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	2b12      	cmp	r3, #18
 8001848:	d130      	bne.n	80018ac <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	2203      	movs	r2, #3
 8001856:	fa02 f303 	lsl.w	r3, r2, r3
 800185a:	43db      	mvns	r3, r3
 800185c:	69ba      	ldr	r2, [r7, #24]
 800185e:	4013      	ands	r3, r2
 8001860:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	68da      	ldr	r2, [r3, #12]
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	fa02 f303 	lsl.w	r3, r2, r3
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	4313      	orrs	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	69ba      	ldr	r2, [r7, #24]
 8001878:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001880:	2201      	movs	r2, #1
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	fa02 f303 	lsl.w	r3, r2, r3
 8001888:	43db      	mvns	r3, r3
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	4013      	ands	r3, r2
 800188e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	091b      	lsrs	r3, r3, #4
 8001896:	f003 0201 	and.w	r2, r3, #1
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	69ba      	ldr	r2, [r7, #24]
 80018a2:	4313      	orrs	r3, r2
 80018a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	68db      	ldr	r3, [r3, #12]
 80018b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	005b      	lsls	r3, r3, #1
 80018b6:	2203      	movs	r2, #3
 80018b8:	fa02 f303 	lsl.w	r3, r2, r3
 80018bc:	43db      	mvns	r3, r3
 80018be:	69ba      	ldr	r2, [r7, #24]
 80018c0:	4013      	ands	r3, r2
 80018c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	689a      	ldr	r2, [r3, #8]
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	005b      	lsls	r3, r3, #1
 80018cc:	fa02 f303 	lsl.w	r3, r2, r3
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	2b02      	cmp	r3, #2
 80018e2:	d003      	beq.n	80018ec <HAL_GPIO_Init+0xfc>
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	2b12      	cmp	r3, #18
 80018ea:	d123      	bne.n	8001934 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	08da      	lsrs	r2, r3, #3
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	3208      	adds	r2, #8
 80018f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	f003 0307 	and.w	r3, r3, #7
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	220f      	movs	r2, #15
 8001904:	fa02 f303 	lsl.w	r3, r2, r3
 8001908:	43db      	mvns	r3, r3
 800190a:	69ba      	ldr	r2, [r7, #24]
 800190c:	4013      	ands	r3, r2
 800190e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	691a      	ldr	r2, [r3, #16]
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	f003 0307 	and.w	r3, r3, #7
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	4313      	orrs	r3, r2
 8001924:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	08da      	lsrs	r2, r3, #3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	3208      	adds	r2, #8
 800192e:	69b9      	ldr	r1, [r7, #24]
 8001930:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800193a:	69fb      	ldr	r3, [r7, #28]
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	2203      	movs	r2, #3
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	43db      	mvns	r3, r3
 8001946:	69ba      	ldr	r2, [r7, #24]
 8001948:	4013      	ands	r3, r2
 800194a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	f003 0203 	and.w	r2, r3, #3
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	4313      	orrs	r3, r2
 8001960:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	69ba      	ldr	r2, [r7, #24]
 8001966:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001970:	2b00      	cmp	r3, #0
 8001972:	f000 80ae 	beq.w	8001ad2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	4b5c      	ldr	r3, [pc, #368]	; (8001aec <HAL_GPIO_Init+0x2fc>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197e:	4a5b      	ldr	r2, [pc, #364]	; (8001aec <HAL_GPIO_Init+0x2fc>)
 8001980:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001984:	6453      	str	r3, [r2, #68]	; 0x44
 8001986:	4b59      	ldr	r3, [pc, #356]	; (8001aec <HAL_GPIO_Init+0x2fc>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001992:	4a57      	ldr	r2, [pc, #348]	; (8001af0 <HAL_GPIO_Init+0x300>)
 8001994:	69fb      	ldr	r3, [r7, #28]
 8001996:	089b      	lsrs	r3, r3, #2
 8001998:	3302      	adds	r3, #2
 800199a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800199e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	f003 0303 	and.w	r3, r3, #3
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	220f      	movs	r2, #15
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43db      	mvns	r3, r3
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	4013      	ands	r3, r2
 80019b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4a4e      	ldr	r2, [pc, #312]	; (8001af4 <HAL_GPIO_Init+0x304>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d025      	beq.n	8001a0a <HAL_GPIO_Init+0x21a>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4a4d      	ldr	r2, [pc, #308]	; (8001af8 <HAL_GPIO_Init+0x308>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d01f      	beq.n	8001a06 <HAL_GPIO_Init+0x216>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a4c      	ldr	r2, [pc, #304]	; (8001afc <HAL_GPIO_Init+0x30c>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d019      	beq.n	8001a02 <HAL_GPIO_Init+0x212>
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4a4b      	ldr	r2, [pc, #300]	; (8001b00 <HAL_GPIO_Init+0x310>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d013      	beq.n	80019fe <HAL_GPIO_Init+0x20e>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	4a4a      	ldr	r2, [pc, #296]	; (8001b04 <HAL_GPIO_Init+0x314>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d00d      	beq.n	80019fa <HAL_GPIO_Init+0x20a>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4a49      	ldr	r2, [pc, #292]	; (8001b08 <HAL_GPIO_Init+0x318>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d007      	beq.n	80019f6 <HAL_GPIO_Init+0x206>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	4a48      	ldr	r2, [pc, #288]	; (8001b0c <HAL_GPIO_Init+0x31c>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d101      	bne.n	80019f2 <HAL_GPIO_Init+0x202>
 80019ee:	2306      	movs	r3, #6
 80019f0:	e00c      	b.n	8001a0c <HAL_GPIO_Init+0x21c>
 80019f2:	2307      	movs	r3, #7
 80019f4:	e00a      	b.n	8001a0c <HAL_GPIO_Init+0x21c>
 80019f6:	2305      	movs	r3, #5
 80019f8:	e008      	b.n	8001a0c <HAL_GPIO_Init+0x21c>
 80019fa:	2304      	movs	r3, #4
 80019fc:	e006      	b.n	8001a0c <HAL_GPIO_Init+0x21c>
 80019fe:	2303      	movs	r3, #3
 8001a00:	e004      	b.n	8001a0c <HAL_GPIO_Init+0x21c>
 8001a02:	2302      	movs	r3, #2
 8001a04:	e002      	b.n	8001a0c <HAL_GPIO_Init+0x21c>
 8001a06:	2301      	movs	r3, #1
 8001a08:	e000      	b.n	8001a0c <HAL_GPIO_Init+0x21c>
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	69fa      	ldr	r2, [r7, #28]
 8001a0e:	f002 0203 	and.w	r2, r2, #3
 8001a12:	0092      	lsls	r2, r2, #2
 8001a14:	4093      	lsls	r3, r2
 8001a16:	69ba      	ldr	r2, [r7, #24]
 8001a18:	4313      	orrs	r3, r2
 8001a1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a1c:	4934      	ldr	r1, [pc, #208]	; (8001af0 <HAL_GPIO_Init+0x300>)
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	089b      	lsrs	r3, r3, #2
 8001a22:	3302      	adds	r3, #2
 8001a24:	69ba      	ldr	r2, [r7, #24]
 8001a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a2a:	4b39      	ldr	r3, [pc, #228]	; (8001b10 <HAL_GPIO_Init+0x320>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	43db      	mvns	r3, r3
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	4013      	ands	r3, r2
 8001a38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d003      	beq.n	8001a4e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001a46:	69ba      	ldr	r2, [r7, #24]
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a4e:	4a30      	ldr	r2, [pc, #192]	; (8001b10 <HAL_GPIO_Init+0x320>)
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001a54:	4b2e      	ldr	r3, [pc, #184]	; (8001b10 <HAL_GPIO_Init+0x320>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	43db      	mvns	r3, r3
 8001a5e:	69ba      	ldr	r2, [r7, #24]
 8001a60:	4013      	ands	r3, r2
 8001a62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d003      	beq.n	8001a78 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001a70:	69ba      	ldr	r2, [r7, #24]
 8001a72:	693b      	ldr	r3, [r7, #16]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a78:	4a25      	ldr	r2, [pc, #148]	; (8001b10 <HAL_GPIO_Init+0x320>)
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a7e:	4b24      	ldr	r3, [pc, #144]	; (8001b10 <HAL_GPIO_Init+0x320>)
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	43db      	mvns	r3, r3
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d003      	beq.n	8001aa2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001a9a:	69ba      	ldr	r2, [r7, #24]
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001aa2:	4a1b      	ldr	r2, [pc, #108]	; (8001b10 <HAL_GPIO_Init+0x320>)
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001aa8:	4b19      	ldr	r3, [pc, #100]	; (8001b10 <HAL_GPIO_Init+0x320>)
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	43db      	mvns	r3, r3
 8001ab2:	69ba      	ldr	r2, [r7, #24]
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d003      	beq.n	8001acc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001ac4:	69ba      	ldr	r2, [r7, #24]
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001acc:	4a10      	ldr	r2, [pc, #64]	; (8001b10 <HAL_GPIO_Init+0x320>)
 8001ace:	69bb      	ldr	r3, [r7, #24]
 8001ad0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	61fb      	str	r3, [r7, #28]
 8001ad8:	69fb      	ldr	r3, [r7, #28]
 8001ada:	2b0f      	cmp	r3, #15
 8001adc:	f67f ae96 	bls.w	800180c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001ae0:	bf00      	nop
 8001ae2:	3724      	adds	r7, #36	; 0x24
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40013800 	.word	0x40013800
 8001af4:	40020000 	.word	0x40020000
 8001af8:	40020400 	.word	0x40020400
 8001afc:	40020800 	.word	0x40020800
 8001b00:	40020c00 	.word	0x40020c00
 8001b04:	40021000 	.word	0x40021000
 8001b08:	40021400 	.word	0x40021400
 8001b0c:	40021800 	.word	0x40021800
 8001b10:	40013c00 	.word	0x40013c00

08001b14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	807b      	strh	r3, [r7, #2]
 8001b20:	4613      	mov	r3, r2
 8001b22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001b24:	787b      	ldrb	r3, [r7, #1]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d003      	beq.n	8001b32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b2a:	887a      	ldrh	r2, [r7, #2]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001b30:	e003      	b.n	8001b3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001b32:	887b      	ldrh	r3, [r7, #2]
 8001b34:	041a      	lsls	r2, r3, #16
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	619a      	str	r2, [r3, #24]
}
 8001b3a:	bf00      	nop
 8001b3c:	370c      	adds	r7, #12
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
	...

08001b48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b084      	sub	sp, #16
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d101      	bne.n	8001b5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e0cc      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b5c:	4b68      	ldr	r3, [pc, #416]	; (8001d00 <HAL_RCC_ClockConfig+0x1b8>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 030f 	and.w	r3, r3, #15
 8001b64:	683a      	ldr	r2, [r7, #0]
 8001b66:	429a      	cmp	r2, r3
 8001b68:	d90c      	bls.n	8001b84 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b6a:	4b65      	ldr	r3, [pc, #404]	; (8001d00 <HAL_RCC_ClockConfig+0x1b8>)
 8001b6c:	683a      	ldr	r2, [r7, #0]
 8001b6e:	b2d2      	uxtb	r2, r2
 8001b70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b72:	4b63      	ldr	r3, [pc, #396]	; (8001d00 <HAL_RCC_ClockConfig+0x1b8>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	683a      	ldr	r2, [r7, #0]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d001      	beq.n	8001b84 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	e0b8      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0302 	and.w	r3, r3, #2
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d020      	beq.n	8001bd2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 0304 	and.w	r3, r3, #4
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d005      	beq.n	8001ba8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b9c:	4b59      	ldr	r3, [pc, #356]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	4a58      	ldr	r2, [pc, #352]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001ba6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f003 0308 	and.w	r3, r3, #8
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d005      	beq.n	8001bc0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bb4:	4b53      	ldr	r3, [pc, #332]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	4a52      	ldr	r2, [pc, #328]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001bba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001bbe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc0:	4b50      	ldr	r3, [pc, #320]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	494d      	ldr	r1, [pc, #308]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0301 	and.w	r3, r3, #1
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d044      	beq.n	8001c68 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d107      	bne.n	8001bf6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be6:	4b47      	ldr	r3, [pc, #284]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d119      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e07f      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	2b02      	cmp	r3, #2
 8001bfc:	d003      	beq.n	8001c06 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c02:	2b03      	cmp	r3, #3
 8001c04:	d107      	bne.n	8001c16 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c06:	4b3f      	ldr	r3, [pc, #252]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d109      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e06f      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c16:	4b3b      	ldr	r3, [pc, #236]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e067      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c26:	4b37      	ldr	r3, [pc, #220]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	f023 0203 	bic.w	r2, r3, #3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	4934      	ldr	r1, [pc, #208]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001c34:	4313      	orrs	r3, r2
 8001c36:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c38:	f7fe fd28 	bl	800068c <HAL_GetTick>
 8001c3c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c3e:	e00a      	b.n	8001c56 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c40:	f7fe fd24 	bl	800068c <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d901      	bls.n	8001c56 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c52:	2303      	movs	r3, #3
 8001c54:	e04f      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c56:	4b2b      	ldr	r3, [pc, #172]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	f003 020c 	and.w	r2, r3, #12
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d1eb      	bne.n	8001c40 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c68:	4b25      	ldr	r3, [pc, #148]	; (8001d00 <HAL_RCC_ClockConfig+0x1b8>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 030f 	and.w	r3, r3, #15
 8001c70:	683a      	ldr	r2, [r7, #0]
 8001c72:	429a      	cmp	r2, r3
 8001c74:	d20c      	bcs.n	8001c90 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c76:	4b22      	ldr	r3, [pc, #136]	; (8001d00 <HAL_RCC_ClockConfig+0x1b8>)
 8001c78:	683a      	ldr	r2, [r7, #0]
 8001c7a:	b2d2      	uxtb	r2, r2
 8001c7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7e:	4b20      	ldr	r3, [pc, #128]	; (8001d00 <HAL_RCC_ClockConfig+0x1b8>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 030f 	and.w	r3, r3, #15
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	d001      	beq.n	8001c90 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e032      	b.n	8001cf6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d008      	beq.n	8001cae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c9c:	4b19      	ldr	r3, [pc, #100]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	68db      	ldr	r3, [r3, #12]
 8001ca8:	4916      	ldr	r1, [pc, #88]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001caa:	4313      	orrs	r3, r2
 8001cac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0308 	and.w	r3, r3, #8
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d009      	beq.n	8001cce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cba:	4b12      	ldr	r3, [pc, #72]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	00db      	lsls	r3, r3, #3
 8001cc8:	490e      	ldr	r1, [pc, #56]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cce:	f000 f855 	bl	8001d7c <HAL_RCC_GetSysClockFreq>
 8001cd2:	4601      	mov	r1, r0
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	091b      	lsrs	r3, r3, #4
 8001cda:	f003 030f 	and.w	r3, r3, #15
 8001cde:	4a0a      	ldr	r2, [pc, #40]	; (8001d08 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce0:	5cd3      	ldrb	r3, [r2, r3]
 8001ce2:	fa21 f303 	lsr.w	r3, r1, r3
 8001ce6:	4a09      	ldr	r2, [pc, #36]	; (8001d0c <HAL_RCC_ClockConfig+0x1c4>)
 8001ce8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001cea:	4b09      	ldr	r3, [pc, #36]	; (8001d10 <HAL_RCC_ClockConfig+0x1c8>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f7fe fc88 	bl	8000604 <HAL_InitTick>

  return HAL_OK;
 8001cf4:	2300      	movs	r3, #0
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	40023c00 	.word	0x40023c00
 8001d04:	40023800 	.word	0x40023800
 8001d08:	08005ee8 	.word	0x08005ee8
 8001d0c:	20000008 	.word	0x20000008
 8001d10:	20000000 	.word	0x20000000

08001d14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d18:	4b03      	ldr	r3, [pc, #12]	; (8001d28 <HAL_RCC_GetHCLKFreq+0x14>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	20000008 	.word	0x20000008

08001d2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001d30:	f7ff fff0 	bl	8001d14 <HAL_RCC_GetHCLKFreq>
 8001d34:	4601      	mov	r1, r0
 8001d36:	4b05      	ldr	r3, [pc, #20]	; (8001d4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	0a9b      	lsrs	r3, r3, #10
 8001d3c:	f003 0307 	and.w	r3, r3, #7
 8001d40:	4a03      	ldr	r2, [pc, #12]	; (8001d50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d42:	5cd3      	ldrb	r3, [r2, r3]
 8001d44:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	08005ef8 	.word	0x08005ef8

08001d54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001d58:	f7ff ffdc 	bl	8001d14 <HAL_RCC_GetHCLKFreq>
 8001d5c:	4601      	mov	r1, r0
 8001d5e:	4b05      	ldr	r3, [pc, #20]	; (8001d74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d60:	689b      	ldr	r3, [r3, #8]
 8001d62:	0b5b      	lsrs	r3, r3, #13
 8001d64:	f003 0307 	and.w	r3, r3, #7
 8001d68:	4a03      	ldr	r2, [pc, #12]	; (8001d78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d6a:	5cd3      	ldrb	r3, [r2, r3]
 8001d6c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	40023800 	.word	0x40023800
 8001d78:	08005ef8 	.word	0x08005ef8

08001d7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d7e:	b087      	sub	sp, #28
 8001d80:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8001d86:	2300      	movs	r3, #0
 8001d88:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d92:	2300      	movs	r3, #0
 8001d94:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d96:	4bc6      	ldr	r3, [pc, #792]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f003 030c 	and.w	r3, r3, #12
 8001d9e:	2b0c      	cmp	r3, #12
 8001da0:	f200 817e 	bhi.w	80020a0 <HAL_RCC_GetSysClockFreq+0x324>
 8001da4:	a201      	add	r2, pc, #4	; (adr r2, 8001dac <HAL_RCC_GetSysClockFreq+0x30>)
 8001da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001daa:	bf00      	nop
 8001dac:	08001de1 	.word	0x08001de1
 8001db0:	080020a1 	.word	0x080020a1
 8001db4:	080020a1 	.word	0x080020a1
 8001db8:	080020a1 	.word	0x080020a1
 8001dbc:	08001de7 	.word	0x08001de7
 8001dc0:	080020a1 	.word	0x080020a1
 8001dc4:	080020a1 	.word	0x080020a1
 8001dc8:	080020a1 	.word	0x080020a1
 8001dcc:	08001ded 	.word	0x08001ded
 8001dd0:	080020a1 	.word	0x080020a1
 8001dd4:	080020a1 	.word	0x080020a1
 8001dd8:	080020a1 	.word	0x080020a1
 8001ddc:	08001f49 	.word	0x08001f49
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001de0:	4bb4      	ldr	r3, [pc, #720]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x338>)
 8001de2:	613b      	str	r3, [r7, #16]
       break;
 8001de4:	e15f      	b.n	80020a6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001de6:	4bb4      	ldr	r3, [pc, #720]	; (80020b8 <HAL_RCC_GetSysClockFreq+0x33c>)
 8001de8:	613b      	str	r3, [r7, #16]
      break;
 8001dea:	e15c      	b.n	80020a6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001dec:	4bb0      	ldr	r3, [pc, #704]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001df4:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001df6:	4bae      	ldr	r3, [pc, #696]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d04a      	beq.n	8001e98 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e02:	4bab      	ldr	r3, [pc, #684]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	099b      	lsrs	r3, r3, #6
 8001e08:	f04f 0400 	mov.w	r4, #0
 8001e0c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	ea03 0501 	and.w	r5, r3, r1
 8001e18:	ea04 0602 	and.w	r6, r4, r2
 8001e1c:	4629      	mov	r1, r5
 8001e1e:	4632      	mov	r2, r6
 8001e20:	f04f 0300 	mov.w	r3, #0
 8001e24:	f04f 0400 	mov.w	r4, #0
 8001e28:	0154      	lsls	r4, r2, #5
 8001e2a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e2e:	014b      	lsls	r3, r1, #5
 8001e30:	4619      	mov	r1, r3
 8001e32:	4622      	mov	r2, r4
 8001e34:	1b49      	subs	r1, r1, r5
 8001e36:	eb62 0206 	sbc.w	r2, r2, r6
 8001e3a:	f04f 0300 	mov.w	r3, #0
 8001e3e:	f04f 0400 	mov.w	r4, #0
 8001e42:	0194      	lsls	r4, r2, #6
 8001e44:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001e48:	018b      	lsls	r3, r1, #6
 8001e4a:	1a5b      	subs	r3, r3, r1
 8001e4c:	eb64 0402 	sbc.w	r4, r4, r2
 8001e50:	f04f 0100 	mov.w	r1, #0
 8001e54:	f04f 0200 	mov.w	r2, #0
 8001e58:	00e2      	lsls	r2, r4, #3
 8001e5a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001e5e:	00d9      	lsls	r1, r3, #3
 8001e60:	460b      	mov	r3, r1
 8001e62:	4614      	mov	r4, r2
 8001e64:	195b      	adds	r3, r3, r5
 8001e66:	eb44 0406 	adc.w	r4, r4, r6
 8001e6a:	f04f 0100 	mov.w	r1, #0
 8001e6e:	f04f 0200 	mov.w	r2, #0
 8001e72:	0262      	lsls	r2, r4, #9
 8001e74:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001e78:	0259      	lsls	r1, r3, #9
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	4614      	mov	r4, r2
 8001e7e:	4618      	mov	r0, r3
 8001e80:	4621      	mov	r1, r4
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	f04f 0400 	mov.w	r4, #0
 8001e88:	461a      	mov	r2, r3
 8001e8a:	4623      	mov	r3, r4
 8001e8c:	f7fe fa18 	bl	80002c0 <__aeabi_uldivmod>
 8001e90:	4603      	mov	r3, r0
 8001e92:	460c      	mov	r4, r1
 8001e94:	617b      	str	r3, [r7, #20]
 8001e96:	e049      	b.n	8001f2c <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e98:	4b85      	ldr	r3, [pc, #532]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	099b      	lsrs	r3, r3, #6
 8001e9e:	f04f 0400 	mov.w	r4, #0
 8001ea2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001ea6:	f04f 0200 	mov.w	r2, #0
 8001eaa:	ea03 0501 	and.w	r5, r3, r1
 8001eae:	ea04 0602 	and.w	r6, r4, r2
 8001eb2:	4629      	mov	r1, r5
 8001eb4:	4632      	mov	r2, r6
 8001eb6:	f04f 0300 	mov.w	r3, #0
 8001eba:	f04f 0400 	mov.w	r4, #0
 8001ebe:	0154      	lsls	r4, r2, #5
 8001ec0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001ec4:	014b      	lsls	r3, r1, #5
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4622      	mov	r2, r4
 8001eca:	1b49      	subs	r1, r1, r5
 8001ecc:	eb62 0206 	sbc.w	r2, r2, r6
 8001ed0:	f04f 0300 	mov.w	r3, #0
 8001ed4:	f04f 0400 	mov.w	r4, #0
 8001ed8:	0194      	lsls	r4, r2, #6
 8001eda:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001ede:	018b      	lsls	r3, r1, #6
 8001ee0:	1a5b      	subs	r3, r3, r1
 8001ee2:	eb64 0402 	sbc.w	r4, r4, r2
 8001ee6:	f04f 0100 	mov.w	r1, #0
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	00e2      	lsls	r2, r4, #3
 8001ef0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001ef4:	00d9      	lsls	r1, r3, #3
 8001ef6:	460b      	mov	r3, r1
 8001ef8:	4614      	mov	r4, r2
 8001efa:	195b      	adds	r3, r3, r5
 8001efc:	eb44 0406 	adc.w	r4, r4, r6
 8001f00:	f04f 0100 	mov.w	r1, #0
 8001f04:	f04f 0200 	mov.w	r2, #0
 8001f08:	02a2      	lsls	r2, r4, #10
 8001f0a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001f0e:	0299      	lsls	r1, r3, #10
 8001f10:	460b      	mov	r3, r1
 8001f12:	4614      	mov	r4, r2
 8001f14:	4618      	mov	r0, r3
 8001f16:	4621      	mov	r1, r4
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f04f 0400 	mov.w	r4, #0
 8001f1e:	461a      	mov	r2, r3
 8001f20:	4623      	mov	r3, r4
 8001f22:	f7fe f9cd 	bl	80002c0 <__aeabi_uldivmod>
 8001f26:	4603      	mov	r3, r0
 8001f28:	460c      	mov	r4, r1
 8001f2a:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001f2c:	4b60      	ldr	r3, [pc, #384]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	0c1b      	lsrs	r3, r3, #16
 8001f32:	f003 0303 	and.w	r3, r3, #3
 8001f36:	3301      	adds	r3, #1
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001f3c:	697a      	ldr	r2, [r7, #20]
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f44:	613b      	str	r3, [r7, #16]
      break;
 8001f46:	e0ae      	b.n	80020a6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f48:	4b59      	ldr	r3, [pc, #356]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f50:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f52:	4b57      	ldr	r3, [pc, #348]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d04a      	beq.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f5e:	4b54      	ldr	r3, [pc, #336]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	099b      	lsrs	r3, r3, #6
 8001f64:	f04f 0400 	mov.w	r4, #0
 8001f68:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001f6c:	f04f 0200 	mov.w	r2, #0
 8001f70:	ea03 0501 	and.w	r5, r3, r1
 8001f74:	ea04 0602 	and.w	r6, r4, r2
 8001f78:	4629      	mov	r1, r5
 8001f7a:	4632      	mov	r2, r6
 8001f7c:	f04f 0300 	mov.w	r3, #0
 8001f80:	f04f 0400 	mov.w	r4, #0
 8001f84:	0154      	lsls	r4, r2, #5
 8001f86:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001f8a:	014b      	lsls	r3, r1, #5
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4622      	mov	r2, r4
 8001f90:	1b49      	subs	r1, r1, r5
 8001f92:	eb62 0206 	sbc.w	r2, r2, r6
 8001f96:	f04f 0300 	mov.w	r3, #0
 8001f9a:	f04f 0400 	mov.w	r4, #0
 8001f9e:	0194      	lsls	r4, r2, #6
 8001fa0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001fa4:	018b      	lsls	r3, r1, #6
 8001fa6:	1a5b      	subs	r3, r3, r1
 8001fa8:	eb64 0402 	sbc.w	r4, r4, r2
 8001fac:	f04f 0100 	mov.w	r1, #0
 8001fb0:	f04f 0200 	mov.w	r2, #0
 8001fb4:	00e2      	lsls	r2, r4, #3
 8001fb6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001fba:	00d9      	lsls	r1, r3, #3
 8001fbc:	460b      	mov	r3, r1
 8001fbe:	4614      	mov	r4, r2
 8001fc0:	195b      	adds	r3, r3, r5
 8001fc2:	eb44 0406 	adc.w	r4, r4, r6
 8001fc6:	f04f 0100 	mov.w	r1, #0
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	0262      	lsls	r2, r4, #9
 8001fd0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001fd4:	0259      	lsls	r1, r3, #9
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	4614      	mov	r4, r2
 8001fda:	4618      	mov	r0, r3
 8001fdc:	4621      	mov	r1, r4
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	f04f 0400 	mov.w	r4, #0
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4623      	mov	r3, r4
 8001fe8:	f7fe f96a 	bl	80002c0 <__aeabi_uldivmod>
 8001fec:	4603      	mov	r3, r0
 8001fee:	460c      	mov	r4, r1
 8001ff0:	617b      	str	r3, [r7, #20]
 8001ff2:	e049      	b.n	8002088 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ff4:	4b2e      	ldr	r3, [pc, #184]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x334>)
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	099b      	lsrs	r3, r3, #6
 8001ffa:	f04f 0400 	mov.w	r4, #0
 8001ffe:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002002:	f04f 0200 	mov.w	r2, #0
 8002006:	ea03 0501 	and.w	r5, r3, r1
 800200a:	ea04 0602 	and.w	r6, r4, r2
 800200e:	4629      	mov	r1, r5
 8002010:	4632      	mov	r2, r6
 8002012:	f04f 0300 	mov.w	r3, #0
 8002016:	f04f 0400 	mov.w	r4, #0
 800201a:	0154      	lsls	r4, r2, #5
 800201c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002020:	014b      	lsls	r3, r1, #5
 8002022:	4619      	mov	r1, r3
 8002024:	4622      	mov	r2, r4
 8002026:	1b49      	subs	r1, r1, r5
 8002028:	eb62 0206 	sbc.w	r2, r2, r6
 800202c:	f04f 0300 	mov.w	r3, #0
 8002030:	f04f 0400 	mov.w	r4, #0
 8002034:	0194      	lsls	r4, r2, #6
 8002036:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800203a:	018b      	lsls	r3, r1, #6
 800203c:	1a5b      	subs	r3, r3, r1
 800203e:	eb64 0402 	sbc.w	r4, r4, r2
 8002042:	f04f 0100 	mov.w	r1, #0
 8002046:	f04f 0200 	mov.w	r2, #0
 800204a:	00e2      	lsls	r2, r4, #3
 800204c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002050:	00d9      	lsls	r1, r3, #3
 8002052:	460b      	mov	r3, r1
 8002054:	4614      	mov	r4, r2
 8002056:	195b      	adds	r3, r3, r5
 8002058:	eb44 0406 	adc.w	r4, r4, r6
 800205c:	f04f 0100 	mov.w	r1, #0
 8002060:	f04f 0200 	mov.w	r2, #0
 8002064:	02a2      	lsls	r2, r4, #10
 8002066:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800206a:	0299      	lsls	r1, r3, #10
 800206c:	460b      	mov	r3, r1
 800206e:	4614      	mov	r4, r2
 8002070:	4618      	mov	r0, r3
 8002072:	4621      	mov	r1, r4
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	f04f 0400 	mov.w	r4, #0
 800207a:	461a      	mov	r2, r3
 800207c:	4623      	mov	r3, r4
 800207e:	f7fe f91f 	bl	80002c0 <__aeabi_uldivmod>
 8002082:	4603      	mov	r3, r0
 8002084:	460c      	mov	r4, r1
 8002086:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002088:	4b09      	ldr	r3, [pc, #36]	; (80020b0 <HAL_RCC_GetSysClockFreq+0x334>)
 800208a:	685b      	ldr	r3, [r3, #4]
 800208c:	0f1b      	lsrs	r3, r3, #28
 800208e:	f003 0307 	and.w	r3, r3, #7
 8002092:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	fbb2 f3f3 	udiv	r3, r2, r3
 800209c:	613b      	str	r3, [r7, #16]
      break;
 800209e:	e002      	b.n	80020a6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80020a0:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <HAL_RCC_GetSysClockFreq+0x338>)
 80020a2:	613b      	str	r3, [r7, #16]
      break;
 80020a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020a6:	693b      	ldr	r3, [r7, #16]
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	371c      	adds	r7, #28
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020b0:	40023800 	.word	0x40023800
 80020b4:	00f42400 	.word	0x00f42400
 80020b8:	007a1200 	.word	0x007a1200

080020bc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b086      	sub	sp, #24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80020c4:	2300      	movs	r3, #0
 80020c6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f000 8083 	beq.w	80021dc <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80020d6:	4b95      	ldr	r3, [pc, #596]	; (800232c <HAL_RCC_OscConfig+0x270>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 030c 	and.w	r3, r3, #12
 80020de:	2b04      	cmp	r3, #4
 80020e0:	d019      	beq.n	8002116 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80020e2:	4b92      	ldr	r3, [pc, #584]	; (800232c <HAL_RCC_OscConfig+0x270>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80020ea:	2b08      	cmp	r3, #8
 80020ec:	d106      	bne.n	80020fc <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80020ee:	4b8f      	ldr	r3, [pc, #572]	; (800232c <HAL_RCC_OscConfig+0x270>)
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80020fa:	d00c      	beq.n	8002116 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80020fc:	4b8b      	ldr	r3, [pc, #556]	; (800232c <HAL_RCC_OscConfig+0x270>)
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002104:	2b0c      	cmp	r3, #12
 8002106:	d112      	bne.n	800212e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002108:	4b88      	ldr	r3, [pc, #544]	; (800232c <HAL_RCC_OscConfig+0x270>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002110:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002114:	d10b      	bne.n	800212e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002116:	4b85      	ldr	r3, [pc, #532]	; (800232c <HAL_RCC_OscConfig+0x270>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d05b      	beq.n	80021da <HAL_RCC_OscConfig+0x11e>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d157      	bne.n	80021da <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
 800212c:	e216      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002136:	d106      	bne.n	8002146 <HAL_RCC_OscConfig+0x8a>
 8002138:	4b7c      	ldr	r3, [pc, #496]	; (800232c <HAL_RCC_OscConfig+0x270>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a7b      	ldr	r2, [pc, #492]	; (800232c <HAL_RCC_OscConfig+0x270>)
 800213e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002142:	6013      	str	r3, [r2, #0]
 8002144:	e01d      	b.n	8002182 <HAL_RCC_OscConfig+0xc6>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800214e:	d10c      	bne.n	800216a <HAL_RCC_OscConfig+0xae>
 8002150:	4b76      	ldr	r3, [pc, #472]	; (800232c <HAL_RCC_OscConfig+0x270>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a75      	ldr	r2, [pc, #468]	; (800232c <HAL_RCC_OscConfig+0x270>)
 8002156:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800215a:	6013      	str	r3, [r2, #0]
 800215c:	4b73      	ldr	r3, [pc, #460]	; (800232c <HAL_RCC_OscConfig+0x270>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	4a72      	ldr	r2, [pc, #456]	; (800232c <HAL_RCC_OscConfig+0x270>)
 8002162:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002166:	6013      	str	r3, [r2, #0]
 8002168:	e00b      	b.n	8002182 <HAL_RCC_OscConfig+0xc6>
 800216a:	4b70      	ldr	r3, [pc, #448]	; (800232c <HAL_RCC_OscConfig+0x270>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a6f      	ldr	r2, [pc, #444]	; (800232c <HAL_RCC_OscConfig+0x270>)
 8002170:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002174:	6013      	str	r3, [r2, #0]
 8002176:	4b6d      	ldr	r3, [pc, #436]	; (800232c <HAL_RCC_OscConfig+0x270>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a6c      	ldr	r2, [pc, #432]	; (800232c <HAL_RCC_OscConfig+0x270>)
 800217c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002180:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d013      	beq.n	80021b2 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800218a:	f7fe fa7f 	bl	800068c <HAL_GetTick>
 800218e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002190:	e008      	b.n	80021a4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002192:	f7fe fa7b 	bl	800068c <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	2b64      	cmp	r3, #100	; 0x64
 800219e:	d901      	bls.n	80021a4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e1db      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021a4:	4b61      	ldr	r3, [pc, #388]	; (800232c <HAL_RCC_OscConfig+0x270>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d0f0      	beq.n	8002192 <HAL_RCC_OscConfig+0xd6>
 80021b0:	e014      	b.n	80021dc <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b2:	f7fe fa6b 	bl	800068c <HAL_GetTick>
 80021b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021b8:	e008      	b.n	80021cc <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021ba:	f7fe fa67 	bl	800068c <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	2b64      	cmp	r3, #100	; 0x64
 80021c6:	d901      	bls.n	80021cc <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80021c8:	2303      	movs	r3, #3
 80021ca:	e1c7      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80021cc:	4b57      	ldr	r3, [pc, #348]	; (800232c <HAL_RCC_OscConfig+0x270>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d1f0      	bne.n	80021ba <HAL_RCC_OscConfig+0xfe>
 80021d8:	e000      	b.n	80021dc <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021da:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d06f      	beq.n	80022c8 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80021e8:	4b50      	ldr	r3, [pc, #320]	; (800232c <HAL_RCC_OscConfig+0x270>)
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	f003 030c 	and.w	r3, r3, #12
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d017      	beq.n	8002224 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80021f4:	4b4d      	ldr	r3, [pc, #308]	; (800232c <HAL_RCC_OscConfig+0x270>)
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80021fc:	2b08      	cmp	r3, #8
 80021fe:	d105      	bne.n	800220c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002200:	4b4a      	ldr	r3, [pc, #296]	; (800232c <HAL_RCC_OscConfig+0x270>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002208:	2b00      	cmp	r3, #0
 800220a:	d00b      	beq.n	8002224 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800220c:	4b47      	ldr	r3, [pc, #284]	; (800232c <HAL_RCC_OscConfig+0x270>)
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002214:	2b0c      	cmp	r3, #12
 8002216:	d11c      	bne.n	8002252 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002218:	4b44      	ldr	r3, [pc, #272]	; (800232c <HAL_RCC_OscConfig+0x270>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d116      	bne.n	8002252 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002224:	4b41      	ldr	r3, [pc, #260]	; (800232c <HAL_RCC_OscConfig+0x270>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d005      	beq.n	800223c <HAL_RCC_OscConfig+0x180>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	68db      	ldr	r3, [r3, #12]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d001      	beq.n	800223c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e18f      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800223c:	4b3b      	ldr	r3, [pc, #236]	; (800232c <HAL_RCC_OscConfig+0x270>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	691b      	ldr	r3, [r3, #16]
 8002248:	00db      	lsls	r3, r3, #3
 800224a:	4938      	ldr	r1, [pc, #224]	; (800232c <HAL_RCC_OscConfig+0x270>)
 800224c:	4313      	orrs	r3, r2
 800224e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002250:	e03a      	b.n	80022c8 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	68db      	ldr	r3, [r3, #12]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d020      	beq.n	800229c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800225a:	4b35      	ldr	r3, [pc, #212]	; (8002330 <HAL_RCC_OscConfig+0x274>)
 800225c:	2201      	movs	r2, #1
 800225e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002260:	f7fe fa14 	bl	800068c <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002266:	e008      	b.n	800227a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002268:	f7fe fa10 	bl	800068c <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b02      	cmp	r3, #2
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e170      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800227a:	4b2c      	ldr	r3, [pc, #176]	; (800232c <HAL_RCC_OscConfig+0x270>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f003 0302 	and.w	r3, r3, #2
 8002282:	2b00      	cmp	r3, #0
 8002284:	d0f0      	beq.n	8002268 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002286:	4b29      	ldr	r3, [pc, #164]	; (800232c <HAL_RCC_OscConfig+0x270>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	691b      	ldr	r3, [r3, #16]
 8002292:	00db      	lsls	r3, r3, #3
 8002294:	4925      	ldr	r1, [pc, #148]	; (800232c <HAL_RCC_OscConfig+0x270>)
 8002296:	4313      	orrs	r3, r2
 8002298:	600b      	str	r3, [r1, #0]
 800229a:	e015      	b.n	80022c8 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800229c:	4b24      	ldr	r3, [pc, #144]	; (8002330 <HAL_RCC_OscConfig+0x274>)
 800229e:	2200      	movs	r2, #0
 80022a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022a2:	f7fe f9f3 	bl	800068c <HAL_GetTick>
 80022a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022a8:	e008      	b.n	80022bc <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80022aa:	f7fe f9ef 	bl	800068c <HAL_GetTick>
 80022ae:	4602      	mov	r2, r0
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	1ad3      	subs	r3, r2, r3
 80022b4:	2b02      	cmp	r3, #2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e14f      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022bc:	4b1b      	ldr	r3, [pc, #108]	; (800232c <HAL_RCC_OscConfig+0x270>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f003 0302 	and.w	r3, r3, #2
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1f0      	bne.n	80022aa <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0308 	and.w	r3, r3, #8
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d037      	beq.n	8002344 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d016      	beq.n	800230a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80022dc:	4b15      	ldr	r3, [pc, #84]	; (8002334 <HAL_RCC_OscConfig+0x278>)
 80022de:	2201      	movs	r2, #1
 80022e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e2:	f7fe f9d3 	bl	800068c <HAL_GetTick>
 80022e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022e8:	e008      	b.n	80022fc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80022ea:	f7fe f9cf 	bl	800068c <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d901      	bls.n	80022fc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e12f      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80022fc:	4b0b      	ldr	r3, [pc, #44]	; (800232c <HAL_RCC_OscConfig+0x270>)
 80022fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002300:	f003 0302 	and.w	r3, r3, #2
 8002304:	2b00      	cmp	r3, #0
 8002306:	d0f0      	beq.n	80022ea <HAL_RCC_OscConfig+0x22e>
 8002308:	e01c      	b.n	8002344 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800230a:	4b0a      	ldr	r3, [pc, #40]	; (8002334 <HAL_RCC_OscConfig+0x278>)
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002310:	f7fe f9bc 	bl	800068c <HAL_GetTick>
 8002314:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002316:	e00f      	b.n	8002338 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002318:	f7fe f9b8 	bl	800068c <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d908      	bls.n	8002338 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e118      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
 800232a:	bf00      	nop
 800232c:	40023800 	.word	0x40023800
 8002330:	42470000 	.word	0x42470000
 8002334:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002338:	4b8a      	ldr	r3, [pc, #552]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 800233a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1e9      	bne.n	8002318 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0304 	and.w	r3, r3, #4
 800234c:	2b00      	cmp	r3, #0
 800234e:	f000 8097 	beq.w	8002480 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002352:	2300      	movs	r3, #0
 8002354:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002356:	4b83      	ldr	r3, [pc, #524]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d10f      	bne.n	8002382 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002362:	2300      	movs	r3, #0
 8002364:	60fb      	str	r3, [r7, #12]
 8002366:	4b7f      	ldr	r3, [pc, #508]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 8002368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800236a:	4a7e      	ldr	r2, [pc, #504]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 800236c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002370:	6413      	str	r3, [r2, #64]	; 0x40
 8002372:	4b7c      	ldr	r3, [pc, #496]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 8002374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800237e:	2301      	movs	r3, #1
 8002380:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002382:	4b79      	ldr	r3, [pc, #484]	; (8002568 <HAL_RCC_OscConfig+0x4ac>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800238a:	2b00      	cmp	r3, #0
 800238c:	d118      	bne.n	80023c0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800238e:	4b76      	ldr	r3, [pc, #472]	; (8002568 <HAL_RCC_OscConfig+0x4ac>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a75      	ldr	r2, [pc, #468]	; (8002568 <HAL_RCC_OscConfig+0x4ac>)
 8002394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002398:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800239a:	f7fe f977 	bl	800068c <HAL_GetTick>
 800239e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023a0:	e008      	b.n	80023b4 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023a2:	f7fe f973 	bl	800068c <HAL_GetTick>
 80023a6:	4602      	mov	r2, r0
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	1ad3      	subs	r3, r2, r3
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d901      	bls.n	80023b4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80023b0:	2303      	movs	r3, #3
 80023b2:	e0d3      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023b4:	4b6c      	ldr	r3, [pc, #432]	; (8002568 <HAL_RCC_OscConfig+0x4ac>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d0f0      	beq.n	80023a2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d106      	bne.n	80023d6 <HAL_RCC_OscConfig+0x31a>
 80023c8:	4b66      	ldr	r3, [pc, #408]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 80023ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023cc:	4a65      	ldr	r2, [pc, #404]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 80023ce:	f043 0301 	orr.w	r3, r3, #1
 80023d2:	6713      	str	r3, [r2, #112]	; 0x70
 80023d4:	e01c      	b.n	8002410 <HAL_RCC_OscConfig+0x354>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	2b05      	cmp	r3, #5
 80023dc:	d10c      	bne.n	80023f8 <HAL_RCC_OscConfig+0x33c>
 80023de:	4b61      	ldr	r3, [pc, #388]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 80023e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023e2:	4a60      	ldr	r2, [pc, #384]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 80023e4:	f043 0304 	orr.w	r3, r3, #4
 80023e8:	6713      	str	r3, [r2, #112]	; 0x70
 80023ea:	4b5e      	ldr	r3, [pc, #376]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 80023ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ee:	4a5d      	ldr	r2, [pc, #372]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 80023f0:	f043 0301 	orr.w	r3, r3, #1
 80023f4:	6713      	str	r3, [r2, #112]	; 0x70
 80023f6:	e00b      	b.n	8002410 <HAL_RCC_OscConfig+0x354>
 80023f8:	4b5a      	ldr	r3, [pc, #360]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 80023fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023fc:	4a59      	ldr	r2, [pc, #356]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 80023fe:	f023 0301 	bic.w	r3, r3, #1
 8002402:	6713      	str	r3, [r2, #112]	; 0x70
 8002404:	4b57      	ldr	r3, [pc, #348]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 8002406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002408:	4a56      	ldr	r2, [pc, #344]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 800240a:	f023 0304 	bic.w	r3, r3, #4
 800240e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d015      	beq.n	8002444 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002418:	f7fe f938 	bl	800068c <HAL_GetTick>
 800241c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800241e:	e00a      	b.n	8002436 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002420:	f7fe f934 	bl	800068c <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	f241 3288 	movw	r2, #5000	; 0x1388
 800242e:	4293      	cmp	r3, r2
 8002430:	d901      	bls.n	8002436 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8002432:	2303      	movs	r3, #3
 8002434:	e092      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002436:	4b4b      	ldr	r3, [pc, #300]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 8002438:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d0ee      	beq.n	8002420 <HAL_RCC_OscConfig+0x364>
 8002442:	e014      	b.n	800246e <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002444:	f7fe f922 	bl	800068c <HAL_GetTick>
 8002448:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800244a:	e00a      	b.n	8002462 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800244c:	f7fe f91e 	bl	800068c <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	f241 3288 	movw	r2, #5000	; 0x1388
 800245a:	4293      	cmp	r3, r2
 800245c:	d901      	bls.n	8002462 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800245e:	2303      	movs	r3, #3
 8002460:	e07c      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002462:	4b40      	ldr	r3, [pc, #256]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 8002464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1ee      	bne.n	800244c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800246e:	7dfb      	ldrb	r3, [r7, #23]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d105      	bne.n	8002480 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002474:	4b3b      	ldr	r3, [pc, #236]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 8002476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002478:	4a3a      	ldr	r2, [pc, #232]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 800247a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800247e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d068      	beq.n	800255a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002488:	4b36      	ldr	r3, [pc, #216]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	f003 030c 	and.w	r3, r3, #12
 8002490:	2b08      	cmp	r3, #8
 8002492:	d060      	beq.n	8002556 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	2b02      	cmp	r3, #2
 800249a:	d145      	bne.n	8002528 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800249c:	4b33      	ldr	r3, [pc, #204]	; (800256c <HAL_RCC_OscConfig+0x4b0>)
 800249e:	2200      	movs	r2, #0
 80024a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a2:	f7fe f8f3 	bl	800068c <HAL_GetTick>
 80024a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024a8:	e008      	b.n	80024bc <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024aa:	f7fe f8ef 	bl	800068c <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	693b      	ldr	r3, [r7, #16]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d901      	bls.n	80024bc <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80024b8:	2303      	movs	r3, #3
 80024ba:	e04f      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024bc:	4b29      	ldr	r3, [pc, #164]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1f0      	bne.n	80024aa <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	69da      	ldr	r2, [r3, #28]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a1b      	ldr	r3, [r3, #32]
 80024d0:	431a      	orrs	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d6:	019b      	lsls	r3, r3, #6
 80024d8:	431a      	orrs	r2, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024de:	085b      	lsrs	r3, r3, #1
 80024e0:	3b01      	subs	r3, #1
 80024e2:	041b      	lsls	r3, r3, #16
 80024e4:	431a      	orrs	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ea:	061b      	lsls	r3, r3, #24
 80024ec:	431a      	orrs	r2, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f2:	071b      	lsls	r3, r3, #28
 80024f4:	491b      	ldr	r1, [pc, #108]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024fa:	4b1c      	ldr	r3, [pc, #112]	; (800256c <HAL_RCC_OscConfig+0x4b0>)
 80024fc:	2201      	movs	r2, #1
 80024fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002500:	f7fe f8c4 	bl	800068c <HAL_GetTick>
 8002504:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002506:	e008      	b.n	800251a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002508:	f7fe f8c0 	bl	800068c <HAL_GetTick>
 800250c:	4602      	mov	r2, r0
 800250e:	693b      	ldr	r3, [r7, #16]
 8002510:	1ad3      	subs	r3, r2, r3
 8002512:	2b02      	cmp	r3, #2
 8002514:	d901      	bls.n	800251a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8002516:	2303      	movs	r3, #3
 8002518:	e020      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800251a:	4b12      	ldr	r3, [pc, #72]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002522:	2b00      	cmp	r3, #0
 8002524:	d0f0      	beq.n	8002508 <HAL_RCC_OscConfig+0x44c>
 8002526:	e018      	b.n	800255a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002528:	4b10      	ldr	r3, [pc, #64]	; (800256c <HAL_RCC_OscConfig+0x4b0>)
 800252a:	2200      	movs	r2, #0
 800252c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800252e:	f7fe f8ad 	bl	800068c <HAL_GetTick>
 8002532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002534:	e008      	b.n	8002548 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002536:	f7fe f8a9 	bl	800068c <HAL_GetTick>
 800253a:	4602      	mov	r2, r0
 800253c:	693b      	ldr	r3, [r7, #16]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	2b02      	cmp	r3, #2
 8002542:	d901      	bls.n	8002548 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e009      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002548:	4b06      	ldr	r3, [pc, #24]	; (8002564 <HAL_RCC_OscConfig+0x4a8>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d1f0      	bne.n	8002536 <HAL_RCC_OscConfig+0x47a>
 8002554:	e001      	b.n	800255a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e000      	b.n	800255c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800255a:	2300      	movs	r3, #0
}
 800255c:	4618      	mov	r0, r3
 800255e:	3718      	adds	r7, #24
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	40023800 	.word	0x40023800
 8002568:	40007000 	.word	0x40007000
 800256c:	42470060 	.word	0x42470060

08002570 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b082      	sub	sp, #8
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d101      	bne.n	8002582 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	e056      	b.n	8002630 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2200      	movs	r2, #0
 8002586:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800258e:	b2db      	uxtb	r3, r3
 8002590:	2b00      	cmp	r3, #0
 8002592:	d106      	bne.n	80025a2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f002 fc7f 	bl	8004ea0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2202      	movs	r2, #2
 80025a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025b8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	685a      	ldr	r2, [r3, #4]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	431a      	orrs	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	431a      	orrs	r2, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	431a      	orrs	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	695b      	ldr	r3, [r3, #20]
 80025d4:	431a      	orrs	r2, r3
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	699b      	ldr	r3, [r3, #24]
 80025da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025de:	431a      	orrs	r2, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	69db      	ldr	r3, [r3, #28]
 80025e4:	431a      	orrs	r2, r3
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6a1b      	ldr	r3, [r3, #32]
 80025ea:	ea42 0103 	orr.w	r1, r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	0c1b      	lsrs	r3, r3, #16
 8002600:	f003 0104 	and.w	r1, r3, #4
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	430a      	orrs	r2, r1
 800260e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	69da      	ldr	r2, [r3, #28]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800261e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2201      	movs	r2, #1
 800262a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800262e:	2300      	movs	r3, #0
}
 8002630:	4618      	mov	r0, r3
 8002632:	3708      	adds	r7, #8
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b088      	sub	sp, #32
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	60b9      	str	r1, [r7, #8]
 8002642:	603b      	str	r3, [r7, #0]
 8002644:	4613      	mov	r3, r2
 8002646:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002648:	2300      	movs	r3, #0
 800264a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002652:	2b01      	cmp	r3, #1
 8002654:	d101      	bne.n	800265a <HAL_SPI_Transmit+0x22>
 8002656:	2302      	movs	r3, #2
 8002658:	e11e      	b.n	8002898 <HAL_SPI_Transmit+0x260>
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	2201      	movs	r2, #1
 800265e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002662:	f7fe f813 	bl	800068c <HAL_GetTick>
 8002666:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002668:	88fb      	ldrh	r3, [r7, #6]
 800266a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002672:	b2db      	uxtb	r3, r3
 8002674:	2b01      	cmp	r3, #1
 8002676:	d002      	beq.n	800267e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002678:	2302      	movs	r3, #2
 800267a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800267c:	e103      	b.n	8002886 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d002      	beq.n	800268a <HAL_SPI_Transmit+0x52>
 8002684:	88fb      	ldrh	r3, [r7, #6]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d102      	bne.n	8002690 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800268e:	e0fa      	b.n	8002886 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2203      	movs	r2, #3
 8002694:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	68ba      	ldr	r2, [r7, #8]
 80026a2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	88fa      	ldrh	r2, [r7, #6]
 80026a8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	88fa      	ldrh	r2, [r7, #6]
 80026ae:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2200      	movs	r2, #0
 80026b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2200      	movs	r2, #0
 80026c6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026d6:	d107      	bne.n	80026e8 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80026e6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026f2:	2b40      	cmp	r3, #64	; 0x40
 80026f4:	d007      	beq.n	8002706 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002704:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800270e:	d14b      	bne.n	80027a8 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d002      	beq.n	800271e <HAL_SPI_Transmit+0xe6>
 8002718:	8afb      	ldrh	r3, [r7, #22]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d13e      	bne.n	800279c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	881a      	ldrh	r2, [r3, #0]
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272e:	1c9a      	adds	r2, r3, #2
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002738:	b29b      	uxth	r3, r3
 800273a:	3b01      	subs	r3, #1
 800273c:	b29a      	uxth	r2, r3
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002742:	e02b      	b.n	800279c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b02      	cmp	r3, #2
 8002750:	d112      	bne.n	8002778 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002756:	881a      	ldrh	r2, [r3, #0]
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002762:	1c9a      	adds	r2, r3, #2
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800276c:	b29b      	uxth	r3, r3
 800276e:	3b01      	subs	r3, #1
 8002770:	b29a      	uxth	r2, r3
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	86da      	strh	r2, [r3, #54]	; 0x36
 8002776:	e011      	b.n	800279c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002778:	f7fd ff88 	bl	800068c <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	683a      	ldr	r2, [r7, #0]
 8002784:	429a      	cmp	r2, r3
 8002786:	d803      	bhi.n	8002790 <HAL_SPI_Transmit+0x158>
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800278e:	d102      	bne.n	8002796 <HAL_SPI_Transmit+0x15e>
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d102      	bne.n	800279c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8002796:	2303      	movs	r3, #3
 8002798:	77fb      	strb	r3, [r7, #31]
          goto error;
 800279a:	e074      	b.n	8002886 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d1ce      	bne.n	8002744 <HAL_SPI_Transmit+0x10c>
 80027a6:	e04c      	b.n	8002842 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d002      	beq.n	80027b6 <HAL_SPI_Transmit+0x17e>
 80027b0:	8afb      	ldrh	r3, [r7, #22]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d140      	bne.n	8002838 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	330c      	adds	r3, #12
 80027c0:	7812      	ldrb	r2, [r2, #0]
 80027c2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c8:	1c5a      	adds	r2, r3, #1
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	3b01      	subs	r3, #1
 80027d6:	b29a      	uxth	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80027dc:	e02c      	b.n	8002838 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	f003 0302 	and.w	r3, r3, #2
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d113      	bne.n	8002814 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	330c      	adds	r3, #12
 80027f6:	7812      	ldrb	r2, [r2, #0]
 80027f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027fe:	1c5a      	adds	r2, r3, #1
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002808:	b29b      	uxth	r3, r3
 800280a:	3b01      	subs	r3, #1
 800280c:	b29a      	uxth	r2, r3
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	86da      	strh	r2, [r3, #54]	; 0x36
 8002812:	e011      	b.n	8002838 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002814:	f7fd ff3a 	bl	800068c <HAL_GetTick>
 8002818:	4602      	mov	r2, r0
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	683a      	ldr	r2, [r7, #0]
 8002820:	429a      	cmp	r2, r3
 8002822:	d803      	bhi.n	800282c <HAL_SPI_Transmit+0x1f4>
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800282a:	d102      	bne.n	8002832 <HAL_SPI_Transmit+0x1fa>
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d102      	bne.n	8002838 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8002832:	2303      	movs	r3, #3
 8002834:	77fb      	strb	r3, [r7, #31]
          goto error;
 8002836:	e026      	b.n	8002886 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800283c:	b29b      	uxth	r3, r3
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1cd      	bne.n	80027de <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	6839      	ldr	r1, [r7, #0]
 8002846:	68f8      	ldr	r0, [r7, #12]
 8002848:	f000 fba4 	bl	8002f94 <SPI_EndRxTxTransaction>
 800284c:	4603      	mov	r3, r0
 800284e:	2b00      	cmp	r3, #0
 8002850:	d002      	beq.n	8002858 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2220      	movs	r2, #32
 8002856:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d10a      	bne.n	8002876 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002860:	2300      	movs	r3, #0
 8002862:	613b      	str	r3, [r7, #16]
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	613b      	str	r3, [r7, #16]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	613b      	str	r3, [r7, #16]
 8002874:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800287a:	2b00      	cmp	r3, #0
 800287c:	d002      	beq.n	8002884 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	77fb      	strb	r3, [r7, #31]
 8002882:	e000      	b.n	8002886 <HAL_SPI_Transmit+0x24e>
  }

error:
 8002884:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2201      	movs	r2, #1
 800288a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002896:	7ffb      	ldrb	r3, [r7, #31]
}
 8002898:	4618      	mov	r0, r3
 800289a:	3720      	adds	r7, #32
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b088      	sub	sp, #32
 80028a4:	af02      	add	r7, sp, #8
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	603b      	str	r3, [r7, #0]
 80028ac:	4613      	mov	r3, r2
 80028ae:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80028b0:	2300      	movs	r3, #0
 80028b2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80028bc:	d112      	bne.n	80028e4 <HAL_SPI_Receive+0x44>
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d10e      	bne.n	80028e4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2204      	movs	r2, #4
 80028ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80028ce:	88fa      	ldrh	r2, [r7, #6]
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	9300      	str	r3, [sp, #0]
 80028d4:	4613      	mov	r3, r2
 80028d6:	68ba      	ldr	r2, [r7, #8]
 80028d8:	68b9      	ldr	r1, [r7, #8]
 80028da:	68f8      	ldr	r0, [r7, #12]
 80028dc:	f000 f8e9 	bl	8002ab2 <HAL_SPI_TransmitReceive>
 80028e0:	4603      	mov	r3, r0
 80028e2:	e0e2      	b.n	8002aaa <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d101      	bne.n	80028f2 <HAL_SPI_Receive+0x52>
 80028ee:	2302      	movs	r3, #2
 80028f0:	e0db      	b.n	8002aaa <HAL_SPI_Receive+0x20a>
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80028fa:	f7fd fec7 	bl	800068c <HAL_GetTick>
 80028fe:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002906:	b2db      	uxtb	r3, r3
 8002908:	2b01      	cmp	r3, #1
 800290a:	d002      	beq.n	8002912 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800290c:	2302      	movs	r3, #2
 800290e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002910:	e0c2      	b.n	8002a98 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d002      	beq.n	800291e <HAL_SPI_Receive+0x7e>
 8002918:	88fb      	ldrh	r3, [r7, #6]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d102      	bne.n	8002924 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002922:	e0b9      	b.n	8002a98 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2204      	movs	r2, #4
 8002928:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	68ba      	ldr	r2, [r7, #8]
 8002936:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	88fa      	ldrh	r2, [r7, #6]
 800293c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	88fa      	ldrh	r2, [r7, #6]
 8002942:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	2200      	movs	r2, #0
 8002954:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2200      	movs	r2, #0
 800295a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2200      	movs	r2, #0
 8002960:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800296a:	d107      	bne.n	800297c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800297a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002986:	2b40      	cmp	r3, #64	; 0x40
 8002988:	d007      	beq.n	800299a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002998:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d162      	bne.n	8002a68 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80029a2:	e02e      	b.n	8002a02 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d115      	bne.n	80029de <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f103 020c 	add.w	r2, r3, #12
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029be:	7812      	ldrb	r2, [r2, #0]
 80029c0:	b2d2      	uxtb	r2, r2
 80029c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029c8:	1c5a      	adds	r2, r3, #1
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	3b01      	subs	r3, #1
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	87da      	strh	r2, [r3, #62]	; 0x3e
 80029dc:	e011      	b.n	8002a02 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80029de:	f7fd fe55 	bl	800068c <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	683a      	ldr	r2, [r7, #0]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d803      	bhi.n	80029f6 <HAL_SPI_Receive+0x156>
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029f4:	d102      	bne.n	80029fc <HAL_SPI_Receive+0x15c>
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d102      	bne.n	8002a02 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002a00:	e04a      	b.n	8002a98 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d1cb      	bne.n	80029a4 <HAL_SPI_Receive+0x104>
 8002a0c:	e031      	b.n	8002a72 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689b      	ldr	r3, [r3, #8]
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d113      	bne.n	8002a44 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68da      	ldr	r2, [r3, #12]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a26:	b292      	uxth	r2, r2
 8002a28:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a2e:	1c9a      	adds	r2, r3, #2
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	87da      	strh	r2, [r3, #62]	; 0x3e
 8002a42:	e011      	b.n	8002a68 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a44:	f7fd fe22 	bl	800068c <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	683a      	ldr	r2, [r7, #0]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d803      	bhi.n	8002a5c <HAL_SPI_Receive+0x1bc>
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5a:	d102      	bne.n	8002a62 <HAL_SPI_Receive+0x1c2>
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d102      	bne.n	8002a68 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	75fb      	strb	r3, [r7, #23]
          goto error;
 8002a66:	e017      	b.n	8002a98 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1cd      	bne.n	8002a0e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	6839      	ldr	r1, [r7, #0]
 8002a76:	68f8      	ldr	r0, [r7, #12]
 8002a78:	f000 fa27 	bl	8002eca <SPI_EndRxTransaction>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d002      	beq.n	8002a88 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	2220      	movs	r2, #32
 8002a86:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d002      	beq.n	8002a96 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	75fb      	strb	r3, [r7, #23]
 8002a94:	e000      	b.n	8002a98 <HAL_SPI_Receive+0x1f8>
  }

error :
 8002a96:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002aa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3718      	adds	r7, #24
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b08c      	sub	sp, #48	; 0x30
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	60f8      	str	r0, [r7, #12]
 8002aba:	60b9      	str	r1, [r7, #8]
 8002abc:	607a      	str	r2, [r7, #4]
 8002abe:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002ad0:	2b01      	cmp	r3, #1
 8002ad2:	d101      	bne.n	8002ad8 <HAL_SPI_TransmitReceive+0x26>
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	e18a      	b.n	8002dee <HAL_SPI_TransmitReceive+0x33c>
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002ae0:	f7fd fdd4 	bl	800068c <HAL_GetTick>
 8002ae4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002aec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002af6:	887b      	ldrh	r3, [r7, #2]
 8002af8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002afa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d00f      	beq.n	8002b22 <HAL_SPI_TransmitReceive+0x70>
 8002b02:	69fb      	ldr	r3, [r7, #28]
 8002b04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b08:	d107      	bne.n	8002b1a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d103      	bne.n	8002b1a <HAL_SPI_TransmitReceive+0x68>
 8002b12:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	d003      	beq.n	8002b22 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002b20:	e15b      	b.n	8002dda <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d005      	beq.n	8002b34 <HAL_SPI_TransmitReceive+0x82>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d002      	beq.n	8002b34 <HAL_SPI_TransmitReceive+0x82>
 8002b2e:	887b      	ldrh	r3, [r7, #2]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d103      	bne.n	8002b3c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002b3a:	e14e      	b.n	8002dda <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	2b04      	cmp	r3, #4
 8002b46:	d003      	beq.n	8002b50 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2205      	movs	r2, #5
 8002b4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2200      	movs	r2, #0
 8002b54:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	687a      	ldr	r2, [r7, #4]
 8002b5a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	887a      	ldrh	r2, [r7, #2]
 8002b60:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	887a      	ldrh	r2, [r7, #2]
 8002b66:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	68ba      	ldr	r2, [r7, #8]
 8002b6c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	887a      	ldrh	r2, [r7, #2]
 8002b72:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	887a      	ldrh	r2, [r7, #2]
 8002b78:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2200      	movs	r2, #0
 8002b84:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b90:	2b40      	cmp	r3, #64	; 0x40
 8002b92:	d007      	beq.n	8002ba4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ba2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002bac:	d178      	bne.n	8002ca0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d002      	beq.n	8002bbc <HAL_SPI_TransmitReceive+0x10a>
 8002bb6:	8b7b      	ldrh	r3, [r7, #26]
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d166      	bne.n	8002c8a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc0:	881a      	ldrh	r2, [r3, #0]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bcc:	1c9a      	adds	r2, r3, #2
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	b29a      	uxth	r2, r3
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002be0:	e053      	b.n	8002c8a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f003 0302 	and.w	r3, r3, #2
 8002bec:	2b02      	cmp	r3, #2
 8002bee:	d11b      	bne.n	8002c28 <HAL_SPI_TransmitReceive+0x176>
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d016      	beq.n	8002c28 <HAL_SPI_TransmitReceive+0x176>
 8002bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d113      	bne.n	8002c28 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c04:	881a      	ldrh	r2, [r3, #0]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c10:	1c9a      	adds	r2, r3, #2
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	3b01      	subs	r3, #1
 8002c1e:	b29a      	uxth	r2, r3
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002c24:	2300      	movs	r3, #0
 8002c26:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d119      	bne.n	8002c6a <HAL_SPI_TransmitReceive+0x1b8>
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d014      	beq.n	8002c6a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68da      	ldr	r2, [r3, #12]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c4a:	b292      	uxth	r2, r2
 8002c4c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c52:	1c9a      	adds	r2, r3, #2
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	b29a      	uxth	r2, r3
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002c66:	2301      	movs	r3, #1
 8002c68:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002c6a:	f7fd fd0f 	bl	800068c <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d807      	bhi.n	8002c8a <HAL_SPI_TransmitReceive+0x1d8>
 8002c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c80:	d003      	beq.n	8002c8a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002c88:	e0a7      	b.n	8002dda <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d1a6      	bne.n	8002be2 <HAL_SPI_TransmitReceive+0x130>
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d1a1      	bne.n	8002be2 <HAL_SPI_TransmitReceive+0x130>
 8002c9e:	e07c      	b.n	8002d9a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d002      	beq.n	8002cae <HAL_SPI_TransmitReceive+0x1fc>
 8002ca8:	8b7b      	ldrh	r3, [r7, #26]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d16b      	bne.n	8002d86 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	330c      	adds	r3, #12
 8002cb8:	7812      	ldrb	r2, [r2, #0]
 8002cba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc0:	1c5a      	adds	r2, r3, #1
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	b29a      	uxth	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cd4:	e057      	b.n	8002d86 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d11c      	bne.n	8002d1e <HAL_SPI_TransmitReceive+0x26c>
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d017      	beq.n	8002d1e <HAL_SPI_TransmitReceive+0x26c>
 8002cee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	d114      	bne.n	8002d1e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	330c      	adds	r3, #12
 8002cfe:	7812      	ldrb	r2, [r2, #0]
 8002d00:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d06:	1c5a      	adds	r2, r3, #1
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	3b01      	subs	r3, #1
 8002d14:	b29a      	uxth	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002d1a:	2300      	movs	r3, #0
 8002d1c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d119      	bne.n	8002d60 <HAL_SPI_TransmitReceive+0x2ae>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d30:	b29b      	uxth	r3, r3
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d014      	beq.n	8002d60 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68da      	ldr	r2, [r3, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d40:	b2d2      	uxtb	r2, r2
 8002d42:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d48:	1c5a      	adds	r2, r3, #1
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	3b01      	subs	r3, #1
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002d60:	f7fd fc94 	bl	800068c <HAL_GetTick>
 8002d64:	4602      	mov	r2, r0
 8002d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d68:	1ad3      	subs	r3, r2, r3
 8002d6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d803      	bhi.n	8002d78 <HAL_SPI_TransmitReceive+0x2c6>
 8002d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d76:	d102      	bne.n	8002d7e <HAL_SPI_TransmitReceive+0x2cc>
 8002d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d103      	bne.n	8002d86 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002d84:	e029      	b.n	8002dda <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d1a2      	bne.n	8002cd6 <HAL_SPI_TransmitReceive+0x224>
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002d94:	b29b      	uxth	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d19d      	bne.n	8002cd6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002d9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d9c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002d9e:	68f8      	ldr	r0, [r7, #12]
 8002da0:	f000 f8f8 	bl	8002f94 <SPI_EndRxTxTransaction>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d006      	beq.n	8002db8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002daa:	2301      	movs	r3, #1
 8002dac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2220      	movs	r2, #32
 8002db4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002db6:	e010      	b.n	8002dda <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10b      	bne.n	8002dd8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	617b      	str	r3, [r7, #20]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	617b      	str	r3, [r7, #20]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	617b      	str	r3, [r7, #20]
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	e000      	b.n	8002dda <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002dd8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	2201      	movs	r2, #1
 8002dde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002dea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3730      	adds	r7, #48	; 0x30
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b084      	sub	sp, #16
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	60f8      	str	r0, [r7, #12]
 8002dfe:	60b9      	str	r1, [r7, #8]
 8002e00:	603b      	str	r3, [r7, #0]
 8002e02:	4613      	mov	r3, r2
 8002e04:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002e06:	e04c      	b.n	8002ea2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e0e:	d048      	beq.n	8002ea2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002e10:	f7fd fc3c 	bl	800068c <HAL_GetTick>
 8002e14:	4602      	mov	r2, r0
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	683a      	ldr	r2, [r7, #0]
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d902      	bls.n	8002e26 <SPI_WaitFlagStateUntilTimeout+0x30>
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d13d      	bne.n	8002ea2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002e34:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e3e:	d111      	bne.n	8002e64 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e48:	d004      	beq.n	8002e54 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e52:	d107      	bne.n	8002e64 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e62:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e6c:	d10f      	bne.n	8002e8e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002e8c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	2201      	movs	r2, #1
 8002e92:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e00f      	b.n	8002ec2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	689a      	ldr	r2, [r3, #8]
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	4013      	ands	r3, r2
 8002eac:	68ba      	ldr	r2, [r7, #8]
 8002eae:	429a      	cmp	r2, r3
 8002eb0:	bf0c      	ite	eq
 8002eb2:	2301      	moveq	r3, #1
 8002eb4:	2300      	movne	r3, #0
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	461a      	mov	r2, r3
 8002eba:	79fb      	ldrb	r3, [r7, #7]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d1a3      	bne.n	8002e08 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}

08002eca <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002eca:	b580      	push	{r7, lr}
 8002ecc:	b086      	sub	sp, #24
 8002ece:	af02      	add	r7, sp, #8
 8002ed0:	60f8      	str	r0, [r7, #12]
 8002ed2:	60b9      	str	r1, [r7, #8]
 8002ed4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002ede:	d111      	bne.n	8002f04 <SPI_EndRxTransaction+0x3a>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ee8:	d004      	beq.n	8002ef4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	689b      	ldr	r3, [r3, #8]
 8002eee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ef2:	d107      	bne.n	8002f04 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	681a      	ldr	r2, [r3, #0]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f02:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f0c:	d12a      	bne.n	8002f64 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f16:	d012      	beq.n	8002f3e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	9300      	str	r3, [sp, #0]
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	2180      	movs	r1, #128	; 0x80
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f7ff ff67 	bl	8002df6 <SPI_WaitFlagStateUntilTimeout>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d02d      	beq.n	8002f8a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f32:	f043 0220 	orr.w	r2, r3, #32
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e026      	b.n	8002f8c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	9300      	str	r3, [sp, #0]
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	2200      	movs	r2, #0
 8002f46:	2101      	movs	r1, #1
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f7ff ff54 	bl	8002df6 <SPI_WaitFlagStateUntilTimeout>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d01a      	beq.n	8002f8a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f58:	f043 0220 	orr.w	r2, r3, #32
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	e013      	b.n	8002f8c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	9300      	str	r3, [sp, #0]
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	2101      	movs	r1, #1
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f7ff ff41 	bl	8002df6 <SPI_WaitFlagStateUntilTimeout>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d007      	beq.n	8002f8a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f7e:	f043 0220 	orr.w	r2, r3, #32
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002f86:	2303      	movs	r3, #3
 8002f88:	e000      	b.n	8002f8c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3710      	adds	r7, #16
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b088      	sub	sp, #32
 8002f98:	af02      	add	r7, sp, #8
 8002f9a:	60f8      	str	r0, [r7, #12]
 8002f9c:	60b9      	str	r1, [r7, #8]
 8002f9e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002fa0:	4b1b      	ldr	r3, [pc, #108]	; (8003010 <SPI_EndRxTxTransaction+0x7c>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a1b      	ldr	r2, [pc, #108]	; (8003014 <SPI_EndRxTxTransaction+0x80>)
 8002fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8002faa:	0d5b      	lsrs	r3, r3, #21
 8002fac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002fb0:	fb02 f303 	mul.w	r3, r2, r3
 8002fb4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fbe:	d112      	bne.n	8002fe6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	9300      	str	r3, [sp, #0]
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	2180      	movs	r1, #128	; 0x80
 8002fca:	68f8      	ldr	r0, [r7, #12]
 8002fcc:	f7ff ff13 	bl	8002df6 <SPI_WaitFlagStateUntilTimeout>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d016      	beq.n	8003004 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fda:	f043 0220 	orr.w	r2, r3, #32
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002fe2:	2303      	movs	r3, #3
 8002fe4:	e00f      	b.n	8003006 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d00a      	beq.n	8003002 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ffc:	2b80      	cmp	r3, #128	; 0x80
 8002ffe:	d0f2      	beq.n	8002fe6 <SPI_EndRxTxTransaction+0x52>
 8003000:	e000      	b.n	8003004 <SPI_EndRxTxTransaction+0x70>
        break;
 8003002:	bf00      	nop
  }

  return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	3718      	adds	r7, #24
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	20000008 	.word	0x20000008
 8003014:	165e9f81 	.word	0x165e9f81

08003018 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d101      	bne.n	800302a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e03f      	b.n	80030aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b00      	cmp	r3, #0
 8003034:	d106      	bne.n	8003044 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f002 f872 	bl	8005128 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2224      	movs	r2, #36	; 0x24
 8003048:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	68da      	ldr	r2, [r3, #12]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800305a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f000 f90b 	bl	8003278 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	691a      	ldr	r2, [r3, #16]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003070:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	695a      	ldr	r2, [r3, #20]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003080:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	68da      	ldr	r2, [r3, #12]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003090:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2220      	movs	r2, #32
 800309c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2220      	movs	r2, #32
 80030a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80030a8:	2300      	movs	r3, #0
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3708      	adds	r7, #8
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}

080030b2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030b2:	b580      	push	{r7, lr}
 80030b4:	b088      	sub	sp, #32
 80030b6:	af02      	add	r7, sp, #8
 80030b8:	60f8      	str	r0, [r7, #12]
 80030ba:	60b9      	str	r1, [r7, #8]
 80030bc:	603b      	str	r3, [r7, #0]
 80030be:	4613      	mov	r3, r2
 80030c0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80030c2:	2300      	movs	r3, #0
 80030c4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b20      	cmp	r3, #32
 80030d0:	f040 8083 	bne.w	80031da <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d002      	beq.n	80030e0 <HAL_UART_Transmit+0x2e>
 80030da:	88fb      	ldrh	r3, [r7, #6]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d101      	bne.n	80030e4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e07b      	b.n	80031dc <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d101      	bne.n	80030f2 <HAL_UART_Transmit+0x40>
 80030ee:	2302      	movs	r3, #2
 80030f0:	e074      	b.n	80031dc <HAL_UART_Transmit+0x12a>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2201      	movs	r2, #1
 80030f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2200      	movs	r2, #0
 80030fe:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2221      	movs	r2, #33	; 0x21
 8003104:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003108:	f7fd fac0 	bl	800068c <HAL_GetTick>
 800310c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	88fa      	ldrh	r2, [r7, #6]
 8003112:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	88fa      	ldrh	r2, [r7, #6]
 8003118:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2200      	movs	r2, #0
 800311e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8003122:	e042      	b.n	80031aa <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003128:	b29b      	uxth	r3, r3
 800312a:	3b01      	subs	r3, #1
 800312c:	b29a      	uxth	r2, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800313a:	d122      	bne.n	8003182 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	9300      	str	r3, [sp, #0]
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	2200      	movs	r2, #0
 8003144:	2180      	movs	r1, #128	; 0x80
 8003146:	68f8      	ldr	r0, [r7, #12]
 8003148:	f000 f84c 	bl	80031e4 <UART_WaitOnFlagUntilTimeout>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8003152:	2303      	movs	r3, #3
 8003154:	e042      	b.n	80031dc <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	881b      	ldrh	r3, [r3, #0]
 800315e:	461a      	mov	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003168:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d103      	bne.n	800317a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	3302      	adds	r3, #2
 8003176:	60bb      	str	r3, [r7, #8]
 8003178:	e017      	b.n	80031aa <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	3301      	adds	r3, #1
 800317e:	60bb      	str	r3, [r7, #8]
 8003180:	e013      	b.n	80031aa <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	9300      	str	r3, [sp, #0]
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	2200      	movs	r2, #0
 800318a:	2180      	movs	r1, #128	; 0x80
 800318c:	68f8      	ldr	r0, [r7, #12]
 800318e:	f000 f829 	bl	80031e4 <UART_WaitOnFlagUntilTimeout>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8003198:	2303      	movs	r3, #3
 800319a:	e01f      	b.n	80031dc <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	1c5a      	adds	r2, r3, #1
 80031a0:	60ba      	str	r2, [r7, #8]
 80031a2:	781a      	ldrb	r2, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1b7      	bne.n	8003124 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	9300      	str	r3, [sp, #0]
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	2200      	movs	r2, #0
 80031bc:	2140      	movs	r1, #64	; 0x40
 80031be:	68f8      	ldr	r0, [r7, #12]
 80031c0:	f000 f810 	bl	80031e4 <UART_WaitOnFlagUntilTimeout>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e006      	b.n	80031dc <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2220      	movs	r2, #32
 80031d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80031d6:	2300      	movs	r3, #0
 80031d8:	e000      	b.n	80031dc <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80031da:	2302      	movs	r3, #2
  }
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3718      	adds	r7, #24
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	60b9      	str	r1, [r7, #8]
 80031ee:	603b      	str	r3, [r7, #0]
 80031f0:	4613      	mov	r3, r2
 80031f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031f4:	e02c      	b.n	8003250 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031fc:	d028      	beq.n	8003250 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80031fe:	69bb      	ldr	r3, [r7, #24]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d007      	beq.n	8003214 <UART_WaitOnFlagUntilTimeout+0x30>
 8003204:	f7fd fa42 	bl	800068c <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	69ba      	ldr	r2, [r7, #24]
 8003210:	429a      	cmp	r2, r3
 8003212:	d21d      	bcs.n	8003250 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68da      	ldr	r2, [r3, #12]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003222:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	695a      	ldr	r2, [r3, #20]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f022 0201 	bic.w	r2, r2, #1
 8003232:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2220      	movs	r2, #32
 8003238:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2220      	movs	r2, #32
 8003240:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	2200      	movs	r2, #0
 8003248:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800324c:	2303      	movs	r3, #3
 800324e:	e00f      	b.n	8003270 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	4013      	ands	r3, r2
 800325a:	68ba      	ldr	r2, [r7, #8]
 800325c:	429a      	cmp	r2, r3
 800325e:	bf0c      	ite	eq
 8003260:	2301      	moveq	r3, #1
 8003262:	2300      	movne	r3, #0
 8003264:	b2db      	uxtb	r3, r3
 8003266:	461a      	mov	r2, r3
 8003268:	79fb      	ldrb	r3, [r7, #7]
 800326a:	429a      	cmp	r2, r3
 800326c:	d0c3      	beq.n	80031f6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800327c:	b085      	sub	sp, #20
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	691b      	ldr	r3, [r3, #16]
 8003288:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	68da      	ldr	r2, [r3, #12]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	430a      	orrs	r2, r1
 8003296:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689a      	ldr	r2, [r3, #8]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	691b      	ldr	r3, [r3, #16]
 80032a0:	431a      	orrs	r2, r3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	695b      	ldr	r3, [r3, #20]
 80032a6:	431a      	orrs	r2, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69db      	ldr	r3, [r3, #28]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80032ba:	f023 030c 	bic.w	r3, r3, #12
 80032be:	687a      	ldr	r2, [r7, #4]
 80032c0:	6812      	ldr	r2, [r2, #0]
 80032c2:	68f9      	ldr	r1, [r7, #12]
 80032c4:	430b      	orrs	r3, r1
 80032c6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	695b      	ldr	r3, [r3, #20]
 80032ce:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	699a      	ldr	r2, [r3, #24]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	430a      	orrs	r2, r1
 80032dc:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	69db      	ldr	r3, [r3, #28]
 80032e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032e6:	f040 818b 	bne.w	8003600 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4ac1      	ldr	r2, [pc, #772]	; (80035f4 <UART_SetConfig+0x37c>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d005      	beq.n	8003300 <UART_SetConfig+0x88>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4abf      	ldr	r2, [pc, #764]	; (80035f8 <UART_SetConfig+0x380>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	f040 80bd 	bne.w	800347a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003300:	f7fe fd28 	bl	8001d54 <HAL_RCC_GetPCLK2Freq>
 8003304:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	461d      	mov	r5, r3
 800330a:	f04f 0600 	mov.w	r6, #0
 800330e:	46a8      	mov	r8, r5
 8003310:	46b1      	mov	r9, r6
 8003312:	eb18 0308 	adds.w	r3, r8, r8
 8003316:	eb49 0409 	adc.w	r4, r9, r9
 800331a:	4698      	mov	r8, r3
 800331c:	46a1      	mov	r9, r4
 800331e:	eb18 0805 	adds.w	r8, r8, r5
 8003322:	eb49 0906 	adc.w	r9, r9, r6
 8003326:	f04f 0100 	mov.w	r1, #0
 800332a:	f04f 0200 	mov.w	r2, #0
 800332e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003332:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003336:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800333a:	4688      	mov	r8, r1
 800333c:	4691      	mov	r9, r2
 800333e:	eb18 0005 	adds.w	r0, r8, r5
 8003342:	eb49 0106 	adc.w	r1, r9, r6
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	461d      	mov	r5, r3
 800334c:	f04f 0600 	mov.w	r6, #0
 8003350:	196b      	adds	r3, r5, r5
 8003352:	eb46 0406 	adc.w	r4, r6, r6
 8003356:	461a      	mov	r2, r3
 8003358:	4623      	mov	r3, r4
 800335a:	f7fc ffb1 	bl	80002c0 <__aeabi_uldivmod>
 800335e:	4603      	mov	r3, r0
 8003360:	460c      	mov	r4, r1
 8003362:	461a      	mov	r2, r3
 8003364:	4ba5      	ldr	r3, [pc, #660]	; (80035fc <UART_SetConfig+0x384>)
 8003366:	fba3 2302 	umull	r2, r3, r3, r2
 800336a:	095b      	lsrs	r3, r3, #5
 800336c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	461d      	mov	r5, r3
 8003374:	f04f 0600 	mov.w	r6, #0
 8003378:	46a9      	mov	r9, r5
 800337a:	46b2      	mov	sl, r6
 800337c:	eb19 0309 	adds.w	r3, r9, r9
 8003380:	eb4a 040a 	adc.w	r4, sl, sl
 8003384:	4699      	mov	r9, r3
 8003386:	46a2      	mov	sl, r4
 8003388:	eb19 0905 	adds.w	r9, r9, r5
 800338c:	eb4a 0a06 	adc.w	sl, sl, r6
 8003390:	f04f 0100 	mov.w	r1, #0
 8003394:	f04f 0200 	mov.w	r2, #0
 8003398:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800339c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80033a0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80033a4:	4689      	mov	r9, r1
 80033a6:	4692      	mov	sl, r2
 80033a8:	eb19 0005 	adds.w	r0, r9, r5
 80033ac:	eb4a 0106 	adc.w	r1, sl, r6
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	461d      	mov	r5, r3
 80033b6:	f04f 0600 	mov.w	r6, #0
 80033ba:	196b      	adds	r3, r5, r5
 80033bc:	eb46 0406 	adc.w	r4, r6, r6
 80033c0:	461a      	mov	r2, r3
 80033c2:	4623      	mov	r3, r4
 80033c4:	f7fc ff7c 	bl	80002c0 <__aeabi_uldivmod>
 80033c8:	4603      	mov	r3, r0
 80033ca:	460c      	mov	r4, r1
 80033cc:	461a      	mov	r2, r3
 80033ce:	4b8b      	ldr	r3, [pc, #556]	; (80035fc <UART_SetConfig+0x384>)
 80033d0:	fba3 1302 	umull	r1, r3, r3, r2
 80033d4:	095b      	lsrs	r3, r3, #5
 80033d6:	2164      	movs	r1, #100	; 0x64
 80033d8:	fb01 f303 	mul.w	r3, r1, r3
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	00db      	lsls	r3, r3, #3
 80033e0:	3332      	adds	r3, #50	; 0x32
 80033e2:	4a86      	ldr	r2, [pc, #536]	; (80035fc <UART_SetConfig+0x384>)
 80033e4:	fba2 2303 	umull	r2, r3, r2, r3
 80033e8:	095b      	lsrs	r3, r3, #5
 80033ea:	005b      	lsls	r3, r3, #1
 80033ec:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80033f0:	4498      	add	r8, r3
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	461d      	mov	r5, r3
 80033f6:	f04f 0600 	mov.w	r6, #0
 80033fa:	46a9      	mov	r9, r5
 80033fc:	46b2      	mov	sl, r6
 80033fe:	eb19 0309 	adds.w	r3, r9, r9
 8003402:	eb4a 040a 	adc.w	r4, sl, sl
 8003406:	4699      	mov	r9, r3
 8003408:	46a2      	mov	sl, r4
 800340a:	eb19 0905 	adds.w	r9, r9, r5
 800340e:	eb4a 0a06 	adc.w	sl, sl, r6
 8003412:	f04f 0100 	mov.w	r1, #0
 8003416:	f04f 0200 	mov.w	r2, #0
 800341a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800341e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003422:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003426:	4689      	mov	r9, r1
 8003428:	4692      	mov	sl, r2
 800342a:	eb19 0005 	adds.w	r0, r9, r5
 800342e:	eb4a 0106 	adc.w	r1, sl, r6
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	461d      	mov	r5, r3
 8003438:	f04f 0600 	mov.w	r6, #0
 800343c:	196b      	adds	r3, r5, r5
 800343e:	eb46 0406 	adc.w	r4, r6, r6
 8003442:	461a      	mov	r2, r3
 8003444:	4623      	mov	r3, r4
 8003446:	f7fc ff3b 	bl	80002c0 <__aeabi_uldivmod>
 800344a:	4603      	mov	r3, r0
 800344c:	460c      	mov	r4, r1
 800344e:	461a      	mov	r2, r3
 8003450:	4b6a      	ldr	r3, [pc, #424]	; (80035fc <UART_SetConfig+0x384>)
 8003452:	fba3 1302 	umull	r1, r3, r3, r2
 8003456:	095b      	lsrs	r3, r3, #5
 8003458:	2164      	movs	r1, #100	; 0x64
 800345a:	fb01 f303 	mul.w	r3, r1, r3
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	00db      	lsls	r3, r3, #3
 8003462:	3332      	adds	r3, #50	; 0x32
 8003464:	4a65      	ldr	r2, [pc, #404]	; (80035fc <UART_SetConfig+0x384>)
 8003466:	fba2 2303 	umull	r2, r3, r2, r3
 800346a:	095b      	lsrs	r3, r3, #5
 800346c:	f003 0207 	and.w	r2, r3, #7
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4442      	add	r2, r8
 8003476:	609a      	str	r2, [r3, #8]
 8003478:	e26f      	b.n	800395a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800347a:	f7fe fc57 	bl	8001d2c <HAL_RCC_GetPCLK1Freq>
 800347e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	461d      	mov	r5, r3
 8003484:	f04f 0600 	mov.w	r6, #0
 8003488:	46a8      	mov	r8, r5
 800348a:	46b1      	mov	r9, r6
 800348c:	eb18 0308 	adds.w	r3, r8, r8
 8003490:	eb49 0409 	adc.w	r4, r9, r9
 8003494:	4698      	mov	r8, r3
 8003496:	46a1      	mov	r9, r4
 8003498:	eb18 0805 	adds.w	r8, r8, r5
 800349c:	eb49 0906 	adc.w	r9, r9, r6
 80034a0:	f04f 0100 	mov.w	r1, #0
 80034a4:	f04f 0200 	mov.w	r2, #0
 80034a8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80034ac:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80034b0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80034b4:	4688      	mov	r8, r1
 80034b6:	4691      	mov	r9, r2
 80034b8:	eb18 0005 	adds.w	r0, r8, r5
 80034bc:	eb49 0106 	adc.w	r1, r9, r6
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	461d      	mov	r5, r3
 80034c6:	f04f 0600 	mov.w	r6, #0
 80034ca:	196b      	adds	r3, r5, r5
 80034cc:	eb46 0406 	adc.w	r4, r6, r6
 80034d0:	461a      	mov	r2, r3
 80034d2:	4623      	mov	r3, r4
 80034d4:	f7fc fef4 	bl	80002c0 <__aeabi_uldivmod>
 80034d8:	4603      	mov	r3, r0
 80034da:	460c      	mov	r4, r1
 80034dc:	461a      	mov	r2, r3
 80034de:	4b47      	ldr	r3, [pc, #284]	; (80035fc <UART_SetConfig+0x384>)
 80034e0:	fba3 2302 	umull	r2, r3, r3, r2
 80034e4:	095b      	lsrs	r3, r3, #5
 80034e6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80034ea:	68bb      	ldr	r3, [r7, #8]
 80034ec:	461d      	mov	r5, r3
 80034ee:	f04f 0600 	mov.w	r6, #0
 80034f2:	46a9      	mov	r9, r5
 80034f4:	46b2      	mov	sl, r6
 80034f6:	eb19 0309 	adds.w	r3, r9, r9
 80034fa:	eb4a 040a 	adc.w	r4, sl, sl
 80034fe:	4699      	mov	r9, r3
 8003500:	46a2      	mov	sl, r4
 8003502:	eb19 0905 	adds.w	r9, r9, r5
 8003506:	eb4a 0a06 	adc.w	sl, sl, r6
 800350a:	f04f 0100 	mov.w	r1, #0
 800350e:	f04f 0200 	mov.w	r2, #0
 8003512:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003516:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800351a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800351e:	4689      	mov	r9, r1
 8003520:	4692      	mov	sl, r2
 8003522:	eb19 0005 	adds.w	r0, r9, r5
 8003526:	eb4a 0106 	adc.w	r1, sl, r6
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	461d      	mov	r5, r3
 8003530:	f04f 0600 	mov.w	r6, #0
 8003534:	196b      	adds	r3, r5, r5
 8003536:	eb46 0406 	adc.w	r4, r6, r6
 800353a:	461a      	mov	r2, r3
 800353c:	4623      	mov	r3, r4
 800353e:	f7fc febf 	bl	80002c0 <__aeabi_uldivmod>
 8003542:	4603      	mov	r3, r0
 8003544:	460c      	mov	r4, r1
 8003546:	461a      	mov	r2, r3
 8003548:	4b2c      	ldr	r3, [pc, #176]	; (80035fc <UART_SetConfig+0x384>)
 800354a:	fba3 1302 	umull	r1, r3, r3, r2
 800354e:	095b      	lsrs	r3, r3, #5
 8003550:	2164      	movs	r1, #100	; 0x64
 8003552:	fb01 f303 	mul.w	r3, r1, r3
 8003556:	1ad3      	subs	r3, r2, r3
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	3332      	adds	r3, #50	; 0x32
 800355c:	4a27      	ldr	r2, [pc, #156]	; (80035fc <UART_SetConfig+0x384>)
 800355e:	fba2 2303 	umull	r2, r3, r2, r3
 8003562:	095b      	lsrs	r3, r3, #5
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800356a:	4498      	add	r8, r3
 800356c:	68bb      	ldr	r3, [r7, #8]
 800356e:	461d      	mov	r5, r3
 8003570:	f04f 0600 	mov.w	r6, #0
 8003574:	46a9      	mov	r9, r5
 8003576:	46b2      	mov	sl, r6
 8003578:	eb19 0309 	adds.w	r3, r9, r9
 800357c:	eb4a 040a 	adc.w	r4, sl, sl
 8003580:	4699      	mov	r9, r3
 8003582:	46a2      	mov	sl, r4
 8003584:	eb19 0905 	adds.w	r9, r9, r5
 8003588:	eb4a 0a06 	adc.w	sl, sl, r6
 800358c:	f04f 0100 	mov.w	r1, #0
 8003590:	f04f 0200 	mov.w	r2, #0
 8003594:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003598:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800359c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80035a0:	4689      	mov	r9, r1
 80035a2:	4692      	mov	sl, r2
 80035a4:	eb19 0005 	adds.w	r0, r9, r5
 80035a8:	eb4a 0106 	adc.w	r1, sl, r6
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	461d      	mov	r5, r3
 80035b2:	f04f 0600 	mov.w	r6, #0
 80035b6:	196b      	adds	r3, r5, r5
 80035b8:	eb46 0406 	adc.w	r4, r6, r6
 80035bc:	461a      	mov	r2, r3
 80035be:	4623      	mov	r3, r4
 80035c0:	f7fc fe7e 	bl	80002c0 <__aeabi_uldivmod>
 80035c4:	4603      	mov	r3, r0
 80035c6:	460c      	mov	r4, r1
 80035c8:	461a      	mov	r2, r3
 80035ca:	4b0c      	ldr	r3, [pc, #48]	; (80035fc <UART_SetConfig+0x384>)
 80035cc:	fba3 1302 	umull	r1, r3, r3, r2
 80035d0:	095b      	lsrs	r3, r3, #5
 80035d2:	2164      	movs	r1, #100	; 0x64
 80035d4:	fb01 f303 	mul.w	r3, r1, r3
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	00db      	lsls	r3, r3, #3
 80035dc:	3332      	adds	r3, #50	; 0x32
 80035de:	4a07      	ldr	r2, [pc, #28]	; (80035fc <UART_SetConfig+0x384>)
 80035e0:	fba2 2303 	umull	r2, r3, r2, r3
 80035e4:	095b      	lsrs	r3, r3, #5
 80035e6:	f003 0207 	and.w	r2, r3, #7
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4442      	add	r2, r8
 80035f0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80035f2:	e1b2      	b.n	800395a <UART_SetConfig+0x6e2>
 80035f4:	40011000 	.word	0x40011000
 80035f8:	40011400 	.word	0x40011400
 80035fc:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4ad7      	ldr	r2, [pc, #860]	; (8003964 <UART_SetConfig+0x6ec>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d005      	beq.n	8003616 <UART_SetConfig+0x39e>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4ad6      	ldr	r2, [pc, #856]	; (8003968 <UART_SetConfig+0x6f0>)
 8003610:	4293      	cmp	r3, r2
 8003612:	f040 80d1 	bne.w	80037b8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003616:	f7fe fb9d 	bl	8001d54 <HAL_RCC_GetPCLK2Freq>
 800361a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	469a      	mov	sl, r3
 8003620:	f04f 0b00 	mov.w	fp, #0
 8003624:	46d0      	mov	r8, sl
 8003626:	46d9      	mov	r9, fp
 8003628:	eb18 0308 	adds.w	r3, r8, r8
 800362c:	eb49 0409 	adc.w	r4, r9, r9
 8003630:	4698      	mov	r8, r3
 8003632:	46a1      	mov	r9, r4
 8003634:	eb18 080a 	adds.w	r8, r8, sl
 8003638:	eb49 090b 	adc.w	r9, r9, fp
 800363c:	f04f 0100 	mov.w	r1, #0
 8003640:	f04f 0200 	mov.w	r2, #0
 8003644:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003648:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800364c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003650:	4688      	mov	r8, r1
 8003652:	4691      	mov	r9, r2
 8003654:	eb1a 0508 	adds.w	r5, sl, r8
 8003658:	eb4b 0609 	adc.w	r6, fp, r9
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	4619      	mov	r1, r3
 8003662:	f04f 0200 	mov.w	r2, #0
 8003666:	f04f 0300 	mov.w	r3, #0
 800366a:	f04f 0400 	mov.w	r4, #0
 800366e:	0094      	lsls	r4, r2, #2
 8003670:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003674:	008b      	lsls	r3, r1, #2
 8003676:	461a      	mov	r2, r3
 8003678:	4623      	mov	r3, r4
 800367a:	4628      	mov	r0, r5
 800367c:	4631      	mov	r1, r6
 800367e:	f7fc fe1f 	bl	80002c0 <__aeabi_uldivmod>
 8003682:	4603      	mov	r3, r0
 8003684:	460c      	mov	r4, r1
 8003686:	461a      	mov	r2, r3
 8003688:	4bb8      	ldr	r3, [pc, #736]	; (800396c <UART_SetConfig+0x6f4>)
 800368a:	fba3 2302 	umull	r2, r3, r3, r2
 800368e:	095b      	lsrs	r3, r3, #5
 8003690:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	469b      	mov	fp, r3
 8003698:	f04f 0c00 	mov.w	ip, #0
 800369c:	46d9      	mov	r9, fp
 800369e:	46e2      	mov	sl, ip
 80036a0:	eb19 0309 	adds.w	r3, r9, r9
 80036a4:	eb4a 040a 	adc.w	r4, sl, sl
 80036a8:	4699      	mov	r9, r3
 80036aa:	46a2      	mov	sl, r4
 80036ac:	eb19 090b 	adds.w	r9, r9, fp
 80036b0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80036b4:	f04f 0100 	mov.w	r1, #0
 80036b8:	f04f 0200 	mov.w	r2, #0
 80036bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80036c0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80036c4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80036c8:	4689      	mov	r9, r1
 80036ca:	4692      	mov	sl, r2
 80036cc:	eb1b 0509 	adds.w	r5, fp, r9
 80036d0:	eb4c 060a 	adc.w	r6, ip, sl
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	4619      	mov	r1, r3
 80036da:	f04f 0200 	mov.w	r2, #0
 80036de:	f04f 0300 	mov.w	r3, #0
 80036e2:	f04f 0400 	mov.w	r4, #0
 80036e6:	0094      	lsls	r4, r2, #2
 80036e8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80036ec:	008b      	lsls	r3, r1, #2
 80036ee:	461a      	mov	r2, r3
 80036f0:	4623      	mov	r3, r4
 80036f2:	4628      	mov	r0, r5
 80036f4:	4631      	mov	r1, r6
 80036f6:	f7fc fde3 	bl	80002c0 <__aeabi_uldivmod>
 80036fa:	4603      	mov	r3, r0
 80036fc:	460c      	mov	r4, r1
 80036fe:	461a      	mov	r2, r3
 8003700:	4b9a      	ldr	r3, [pc, #616]	; (800396c <UART_SetConfig+0x6f4>)
 8003702:	fba3 1302 	umull	r1, r3, r3, r2
 8003706:	095b      	lsrs	r3, r3, #5
 8003708:	2164      	movs	r1, #100	; 0x64
 800370a:	fb01 f303 	mul.w	r3, r1, r3
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	011b      	lsls	r3, r3, #4
 8003712:	3332      	adds	r3, #50	; 0x32
 8003714:	4a95      	ldr	r2, [pc, #596]	; (800396c <UART_SetConfig+0x6f4>)
 8003716:	fba2 2303 	umull	r2, r3, r2, r3
 800371a:	095b      	lsrs	r3, r3, #5
 800371c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003720:	4498      	add	r8, r3
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	469b      	mov	fp, r3
 8003726:	f04f 0c00 	mov.w	ip, #0
 800372a:	46d9      	mov	r9, fp
 800372c:	46e2      	mov	sl, ip
 800372e:	eb19 0309 	adds.w	r3, r9, r9
 8003732:	eb4a 040a 	adc.w	r4, sl, sl
 8003736:	4699      	mov	r9, r3
 8003738:	46a2      	mov	sl, r4
 800373a:	eb19 090b 	adds.w	r9, r9, fp
 800373e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003742:	f04f 0100 	mov.w	r1, #0
 8003746:	f04f 0200 	mov.w	r2, #0
 800374a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800374e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003752:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003756:	4689      	mov	r9, r1
 8003758:	4692      	mov	sl, r2
 800375a:	eb1b 0509 	adds.w	r5, fp, r9
 800375e:	eb4c 060a 	adc.w	r6, ip, sl
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	4619      	mov	r1, r3
 8003768:	f04f 0200 	mov.w	r2, #0
 800376c:	f04f 0300 	mov.w	r3, #0
 8003770:	f04f 0400 	mov.w	r4, #0
 8003774:	0094      	lsls	r4, r2, #2
 8003776:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800377a:	008b      	lsls	r3, r1, #2
 800377c:	461a      	mov	r2, r3
 800377e:	4623      	mov	r3, r4
 8003780:	4628      	mov	r0, r5
 8003782:	4631      	mov	r1, r6
 8003784:	f7fc fd9c 	bl	80002c0 <__aeabi_uldivmod>
 8003788:	4603      	mov	r3, r0
 800378a:	460c      	mov	r4, r1
 800378c:	461a      	mov	r2, r3
 800378e:	4b77      	ldr	r3, [pc, #476]	; (800396c <UART_SetConfig+0x6f4>)
 8003790:	fba3 1302 	umull	r1, r3, r3, r2
 8003794:	095b      	lsrs	r3, r3, #5
 8003796:	2164      	movs	r1, #100	; 0x64
 8003798:	fb01 f303 	mul.w	r3, r1, r3
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	011b      	lsls	r3, r3, #4
 80037a0:	3332      	adds	r3, #50	; 0x32
 80037a2:	4a72      	ldr	r2, [pc, #456]	; (800396c <UART_SetConfig+0x6f4>)
 80037a4:	fba2 2303 	umull	r2, r3, r2, r3
 80037a8:	095b      	lsrs	r3, r3, #5
 80037aa:	f003 020f 	and.w	r2, r3, #15
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4442      	add	r2, r8
 80037b4:	609a      	str	r2, [r3, #8]
 80037b6:	e0d0      	b.n	800395a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80037b8:	f7fe fab8 	bl	8001d2c <HAL_RCC_GetPCLK1Freq>
 80037bc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	469a      	mov	sl, r3
 80037c2:	f04f 0b00 	mov.w	fp, #0
 80037c6:	46d0      	mov	r8, sl
 80037c8:	46d9      	mov	r9, fp
 80037ca:	eb18 0308 	adds.w	r3, r8, r8
 80037ce:	eb49 0409 	adc.w	r4, r9, r9
 80037d2:	4698      	mov	r8, r3
 80037d4:	46a1      	mov	r9, r4
 80037d6:	eb18 080a 	adds.w	r8, r8, sl
 80037da:	eb49 090b 	adc.w	r9, r9, fp
 80037de:	f04f 0100 	mov.w	r1, #0
 80037e2:	f04f 0200 	mov.w	r2, #0
 80037e6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80037ea:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80037ee:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80037f2:	4688      	mov	r8, r1
 80037f4:	4691      	mov	r9, r2
 80037f6:	eb1a 0508 	adds.w	r5, sl, r8
 80037fa:	eb4b 0609 	adc.w	r6, fp, r9
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	4619      	mov	r1, r3
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	f04f 0300 	mov.w	r3, #0
 800380c:	f04f 0400 	mov.w	r4, #0
 8003810:	0094      	lsls	r4, r2, #2
 8003812:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003816:	008b      	lsls	r3, r1, #2
 8003818:	461a      	mov	r2, r3
 800381a:	4623      	mov	r3, r4
 800381c:	4628      	mov	r0, r5
 800381e:	4631      	mov	r1, r6
 8003820:	f7fc fd4e 	bl	80002c0 <__aeabi_uldivmod>
 8003824:	4603      	mov	r3, r0
 8003826:	460c      	mov	r4, r1
 8003828:	461a      	mov	r2, r3
 800382a:	4b50      	ldr	r3, [pc, #320]	; (800396c <UART_SetConfig+0x6f4>)
 800382c:	fba3 2302 	umull	r2, r3, r3, r2
 8003830:	095b      	lsrs	r3, r3, #5
 8003832:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	469b      	mov	fp, r3
 800383a:	f04f 0c00 	mov.w	ip, #0
 800383e:	46d9      	mov	r9, fp
 8003840:	46e2      	mov	sl, ip
 8003842:	eb19 0309 	adds.w	r3, r9, r9
 8003846:	eb4a 040a 	adc.w	r4, sl, sl
 800384a:	4699      	mov	r9, r3
 800384c:	46a2      	mov	sl, r4
 800384e:	eb19 090b 	adds.w	r9, r9, fp
 8003852:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003856:	f04f 0100 	mov.w	r1, #0
 800385a:	f04f 0200 	mov.w	r2, #0
 800385e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003862:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003866:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800386a:	4689      	mov	r9, r1
 800386c:	4692      	mov	sl, r2
 800386e:	eb1b 0509 	adds.w	r5, fp, r9
 8003872:	eb4c 060a 	adc.w	r6, ip, sl
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	4619      	mov	r1, r3
 800387c:	f04f 0200 	mov.w	r2, #0
 8003880:	f04f 0300 	mov.w	r3, #0
 8003884:	f04f 0400 	mov.w	r4, #0
 8003888:	0094      	lsls	r4, r2, #2
 800388a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800388e:	008b      	lsls	r3, r1, #2
 8003890:	461a      	mov	r2, r3
 8003892:	4623      	mov	r3, r4
 8003894:	4628      	mov	r0, r5
 8003896:	4631      	mov	r1, r6
 8003898:	f7fc fd12 	bl	80002c0 <__aeabi_uldivmod>
 800389c:	4603      	mov	r3, r0
 800389e:	460c      	mov	r4, r1
 80038a0:	461a      	mov	r2, r3
 80038a2:	4b32      	ldr	r3, [pc, #200]	; (800396c <UART_SetConfig+0x6f4>)
 80038a4:	fba3 1302 	umull	r1, r3, r3, r2
 80038a8:	095b      	lsrs	r3, r3, #5
 80038aa:	2164      	movs	r1, #100	; 0x64
 80038ac:	fb01 f303 	mul.w	r3, r1, r3
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	011b      	lsls	r3, r3, #4
 80038b4:	3332      	adds	r3, #50	; 0x32
 80038b6:	4a2d      	ldr	r2, [pc, #180]	; (800396c <UART_SetConfig+0x6f4>)
 80038b8:	fba2 2303 	umull	r2, r3, r2, r3
 80038bc:	095b      	lsrs	r3, r3, #5
 80038be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80038c2:	4498      	add	r8, r3
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	469b      	mov	fp, r3
 80038c8:	f04f 0c00 	mov.w	ip, #0
 80038cc:	46d9      	mov	r9, fp
 80038ce:	46e2      	mov	sl, ip
 80038d0:	eb19 0309 	adds.w	r3, r9, r9
 80038d4:	eb4a 040a 	adc.w	r4, sl, sl
 80038d8:	4699      	mov	r9, r3
 80038da:	46a2      	mov	sl, r4
 80038dc:	eb19 090b 	adds.w	r9, r9, fp
 80038e0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80038e4:	f04f 0100 	mov.w	r1, #0
 80038e8:	f04f 0200 	mov.w	r2, #0
 80038ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038f0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80038f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80038f8:	4689      	mov	r9, r1
 80038fa:	4692      	mov	sl, r2
 80038fc:	eb1b 0509 	adds.w	r5, fp, r9
 8003900:	eb4c 060a 	adc.w	r6, ip, sl
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	4619      	mov	r1, r3
 800390a:	f04f 0200 	mov.w	r2, #0
 800390e:	f04f 0300 	mov.w	r3, #0
 8003912:	f04f 0400 	mov.w	r4, #0
 8003916:	0094      	lsls	r4, r2, #2
 8003918:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800391c:	008b      	lsls	r3, r1, #2
 800391e:	461a      	mov	r2, r3
 8003920:	4623      	mov	r3, r4
 8003922:	4628      	mov	r0, r5
 8003924:	4631      	mov	r1, r6
 8003926:	f7fc fccb 	bl	80002c0 <__aeabi_uldivmod>
 800392a:	4603      	mov	r3, r0
 800392c:	460c      	mov	r4, r1
 800392e:	461a      	mov	r2, r3
 8003930:	4b0e      	ldr	r3, [pc, #56]	; (800396c <UART_SetConfig+0x6f4>)
 8003932:	fba3 1302 	umull	r1, r3, r3, r2
 8003936:	095b      	lsrs	r3, r3, #5
 8003938:	2164      	movs	r1, #100	; 0x64
 800393a:	fb01 f303 	mul.w	r3, r1, r3
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	011b      	lsls	r3, r3, #4
 8003942:	3332      	adds	r3, #50	; 0x32
 8003944:	4a09      	ldr	r2, [pc, #36]	; (800396c <UART_SetConfig+0x6f4>)
 8003946:	fba2 2303 	umull	r2, r3, r2, r3
 800394a:	095b      	lsrs	r3, r3, #5
 800394c:	f003 020f 	and.w	r2, r3, #15
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4442      	add	r2, r8
 8003956:	609a      	str	r2, [r3, #8]
}
 8003958:	e7ff      	b.n	800395a <UART_SetConfig+0x6e2>
 800395a:	bf00      	nop
 800395c:	3714      	adds	r7, #20
 800395e:	46bd      	mov	sp, r7
 8003960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003964:	40011000 	.word	0x40011000
 8003968:	40011400 	.word	0x40011400
 800396c:	51eb851f 	.word	0x51eb851f

08003970 <NRF24_csn>:

/* CSN / CE OPERATIONS */

// CSN
void NRF24_csn(uint8_t state)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	4603      	mov	r3, r0
 8003978:	71fb      	strb	r3, [r7, #7]
	if(state) 	HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 800397a:	79fb      	ldrb	r3, [r7, #7]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d008      	beq.n	8003992 <NRF24_csn+0x22>
 8003980:	4b0a      	ldr	r3, [pc, #40]	; (80039ac <NRF24_csn+0x3c>)
 8003982:	6818      	ldr	r0, [r3, #0]
 8003984:	4b0a      	ldr	r3, [pc, #40]	; (80039b0 <NRF24_csn+0x40>)
 8003986:	881b      	ldrh	r3, [r3, #0]
 8003988:	2201      	movs	r2, #1
 800398a:	4619      	mov	r1, r3
 800398c:	f7fe f8c2 	bl	8001b14 <HAL_GPIO_WritePin>
	else 		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 8003990:	e007      	b.n	80039a2 <NRF24_csn+0x32>
	else 		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 8003992:	4b06      	ldr	r3, [pc, #24]	; (80039ac <NRF24_csn+0x3c>)
 8003994:	6818      	ldr	r0, [r3, #0]
 8003996:	4b06      	ldr	r3, [pc, #24]	; (80039b0 <NRF24_csn+0x40>)
 8003998:	881b      	ldrh	r3, [r3, #0]
 800399a:	2200      	movs	r2, #0
 800399c:	4619      	mov	r1, r3
 800399e:	f7fe f8b9 	bl	8001b14 <HAL_GPIO_WritePin>
}
 80039a2:	bf00      	nop
 80039a4:	3708      	adds	r7, #8
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	20000090 	.word	0x20000090
 80039b0:	20000094 	.word	0x20000094

080039b4 <NRF24_ce>:

// CE
void NRF24_ce(uint8_t state)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	4603      	mov	r3, r0
 80039bc:	71fb      	strb	r3, [r7, #7]
	if(state) 	HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 80039be:	79fb      	ldrb	r3, [r7, #7]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d008      	beq.n	80039d6 <NRF24_ce+0x22>
 80039c4:	4b0a      	ldr	r3, [pc, #40]	; (80039f0 <NRF24_ce+0x3c>)
 80039c6:	6818      	ldr	r0, [r3, #0]
 80039c8:	4b0a      	ldr	r3, [pc, #40]	; (80039f4 <NRF24_ce+0x40>)
 80039ca:	881b      	ldrh	r3, [r3, #0]
 80039cc:	2201      	movs	r2, #1
 80039ce:	4619      	mov	r1, r3
 80039d0:	f7fe f8a0 	bl	8001b14 <HAL_GPIO_WritePin>
	else 		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 80039d4:	e007      	b.n	80039e6 <NRF24_ce+0x32>
	else 		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 80039d6:	4b06      	ldr	r3, [pc, #24]	; (80039f0 <NRF24_ce+0x3c>)
 80039d8:	6818      	ldr	r0, [r3, #0]
 80039da:	4b06      	ldr	r3, [pc, #24]	; (80039f4 <NRF24_ce+0x40>)
 80039dc:	881b      	ldrh	r3, [r3, #0]
 80039de:	2200      	movs	r2, #0
 80039e0:	4619      	mov	r1, r3
 80039e2:	f7fe f897 	bl	8001b14 <HAL_GPIO_WritePin>
}
 80039e6:	bf00      	nop
 80039e8:	3708      	adds	r7, #8
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	20000090 	.word	0x20000090
 80039f4:	20000096 	.word	0x20000096

080039f8 <NRF24_read_register>:

/* BASIC READ / WRITE REGISTER OPERATIONS */

// Read Single Byte From Register
uint8_t NRF24_read_register(uint8_t reg)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	4603      	mov	r3, r0
 8003a00:	71fb      	strb	r3, [r7, #7]
	uint8_t SPI_Buf[3];

	NRF24_csn(LOW);
 8003a02:	2000      	movs	r0, #0
 8003a04:	f7ff ffb4 	bl	8003970 <NRF24_csn>

	//Transmit register address
	SPI_Buf[0] = reg & CMD_REGISTER_MASK;
 8003a08:	79fb      	ldrb	r3, [r7, #7]
 8003a0a:	f003 031f 	and.w	r3, r3, #31
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, SPI_Buf, 1, 100);
 8003a12:	f107 010c 	add.w	r1, r7, #12
 8003a16:	2364      	movs	r3, #100	; 0x64
 8003a18:	2201      	movs	r2, #1
 8003a1a:	4809      	ldr	r0, [pc, #36]	; (8003a40 <NRF24_read_register+0x48>)
 8003a1c:	f7fe fe0c 	bl	8002638 <HAL_SPI_Transmit>

	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &SPI_Buf[1], 1, 100);
 8003a20:	f107 030c 	add.w	r3, r7, #12
 8003a24:	1c59      	adds	r1, r3, #1
 8003a26:	2364      	movs	r3, #100	; 0x64
 8003a28:	2201      	movs	r2, #1
 8003a2a:	4805      	ldr	r0, [pc, #20]	; (8003a40 <NRF24_read_register+0x48>)
 8003a2c:	f7fe ff38 	bl	80028a0 <HAL_SPI_Receive>

	NRF24_csn(HIGH);
 8003a30:	2001      	movs	r0, #1
 8003a32:	f7ff ff9d 	bl	8003970 <NRF24_csn>

	return SPI_Buf[1];
 8003a36:	7b7b      	ldrb	r3, [r7, #13]
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3710      	adds	r7, #16
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd80      	pop	{r7, pc}
 8003a40:	20000098 	.word	0x20000098

08003a44 <NRF24_read_registerN>:

// Read Multiple Bytes From Register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b084      	sub	sp, #16
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	6039      	str	r1, [r7, #0]
 8003a4e:	71fb      	strb	r3, [r7, #7]
 8003a50:	4613      	mov	r3, r2
 8003a52:	71bb      	strb	r3, [r7, #6]
	uint8_t SPI_Buf[3];

	NRF24_csn(LOW);
 8003a54:	2000      	movs	r0, #0
 8003a56:	f7ff ff8b 	bl	8003970 <NRF24_csn>

	//Transmit register address
	SPI_Buf[0] = reg & CMD_REGISTER_MASK;
 8003a5a:	79fb      	ldrb	r3, [r7, #7]
 8003a5c:	f003 031f 	and.w	r3, r3, #31
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, SPI_Buf, 1, 100);
 8003a64:	f107 010c 	add.w	r1, r7, #12
 8003a68:	2364      	movs	r3, #100	; 0x64
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	4808      	ldr	r0, [pc, #32]	; (8003a90 <NRF24_read_registerN+0x4c>)
 8003a6e:	f7fe fde3 	bl	8002638 <HAL_SPI_Transmit>

	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 8003a72:	79bb      	ldrb	r3, [r7, #6]
 8003a74:	b29a      	uxth	r2, r3
 8003a76:	2364      	movs	r3, #100	; 0x64
 8003a78:	6839      	ldr	r1, [r7, #0]
 8003a7a:	4805      	ldr	r0, [pc, #20]	; (8003a90 <NRF24_read_registerN+0x4c>)
 8003a7c:	f7fe ff10 	bl	80028a0 <HAL_SPI_Receive>

	NRF24_csn(HIGH);
 8003a80:	2001      	movs	r0, #1
 8003a82:	f7ff ff75 	bl	8003970 <NRF24_csn>
}
 8003a86:	bf00      	nop
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	20000098 	.word	0x20000098

08003a94 <NRF24_write_register>:

// Write Single Byte To Register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	460a      	mov	r2, r1
 8003a9e:	71fb      	strb	r3, [r7, #7]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	71bb      	strb	r3, [r7, #6]
	uint8_t SPI_Buf[3];

	NRF24_csn(LOW);
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	f7ff ff63 	bl	8003970 <NRF24_csn>

	//Transmit register address and data
	SPI_Buf[0] = reg | CMD_W_REGISTER;
 8003aaa:	79fb      	ldrb	r3, [r7, #7]
 8003aac:	f043 0320 	orr.w	r3, r3, #32
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	733b      	strb	r3, [r7, #12]
	SPI_Buf[1] = value;
 8003ab4:	79bb      	ldrb	r3, [r7, #6]
 8003ab6:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, SPI_Buf, 2, 100);
 8003ab8:	f107 010c 	add.w	r1, r7, #12
 8003abc:	2364      	movs	r3, #100	; 0x64
 8003abe:	2202      	movs	r2, #2
 8003ac0:	4804      	ldr	r0, [pc, #16]	; (8003ad4 <NRF24_write_register+0x40>)
 8003ac2:	f7fe fdb9 	bl	8002638 <HAL_SPI_Transmit>

	NRF24_csn(HIGH);
 8003ac6:	2001      	movs	r0, #1
 8003ac8:	f7ff ff52 	bl	8003970 <NRF24_csn>
}
 8003acc:	bf00      	nop
 8003ace:	3710      	adds	r7, #16
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	20000098 	.word	0x20000098

08003ad8 <NRF24_write_registerN>:

// Write Multiple Bytes To Register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4603      	mov	r3, r0
 8003ae0:	6039      	str	r1, [r7, #0]
 8003ae2:	71fb      	strb	r3, [r7, #7]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	71bb      	strb	r3, [r7, #6]
	uint8_t SPI_Buf[3];

	NRF24_csn(LOW);
 8003ae8:	2000      	movs	r0, #0
 8003aea:	f7ff ff41 	bl	8003970 <NRF24_csn>

	//Transmit register address and data
	SPI_Buf[0] = reg | CMD_W_REGISTER;
 8003aee:	79fb      	ldrb	r3, [r7, #7]
 8003af0:	f043 0320 	orr.w	r3, r3, #32
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, SPI_Buf, 1, 100);
 8003af8:	f107 010c 	add.w	r1, r7, #12
 8003afc:	2364      	movs	r3, #100	; 0x64
 8003afe:	2201      	movs	r2, #1
 8003b00:	4808      	ldr	r0, [pc, #32]	; (8003b24 <NRF24_write_registerN+0x4c>)
 8003b02:	f7fe fd99 	bl	8002638 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 8003b06:	79bb      	ldrb	r3, [r7, #6]
 8003b08:	b29a      	uxth	r2, r3
 8003b0a:	2364      	movs	r3, #100	; 0x64
 8003b0c:	6839      	ldr	r1, [r7, #0]
 8003b0e:	4805      	ldr	r0, [pc, #20]	; (8003b24 <NRF24_write_registerN+0x4c>)
 8003b10:	f7fe fd92 	bl	8002638 <HAL_SPI_Transmit>

	NRF24_csn(HIGH);
 8003b14:	2001      	movs	r0, #1
 8003b16:	f7ff ff2b 	bl	8003970 <NRF24_csn>
}
 8003b1a:	bf00      	nop
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	20000098 	.word	0x20000098

08003b28 <NRF24_begin>:

/* DEFAULT INITIALIZATION */

// NRF24 INIT
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
{
 8003b28:	b082      	sub	sp, #8
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	b084      	sub	sp, #16
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
 8003b32:	61fb      	str	r3, [r7, #28]
 8003b34:	460b      	mov	r3, r1
 8003b36:	807b      	strh	r3, [r7, #2]
 8003b38:	4613      	mov	r3, r2
 8003b3a:	803b      	strh	r3, [r7, #0]
	// Copy SPI handle, Pins And Port Variables
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 8003b3c:	4b5d      	ldr	r3, [pc, #372]	; (8003cb4 <NRF24_begin+0x18c>)
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f107 031c 	add.w	r3, r7, #28
 8003b44:	2258      	movs	r2, #88	; 0x58
 8003b46:	4619      	mov	r1, r3
 8003b48:	f001 fb8a 	bl	8005260 <memcpy>

	nrf24_PORT 		= 	nrf24PORT;
 8003b4c:	4a5a      	ldr	r2, [pc, #360]	; (8003cb8 <NRF24_begin+0x190>)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN 	= 	nrfCSN_Pin;
 8003b52:	4a5a      	ldr	r2, [pc, #360]	; (8003cbc <NRF24_begin+0x194>)
 8003b54:	887b      	ldrh	r3, [r7, #2]
 8003b56:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN 	= 	nrfCE_Pin;
 8003b58:	4a59      	ldr	r2, [pc, #356]	; (8003cc0 <NRF24_begin+0x198>)
 8003b5a:	883b      	ldrh	r3, [r7, #0]
 8003b5c:	8013      	strh	r3, [r2, #0]

	// Put Pins To Idle State
	NRF24_csn(HIGH);
 8003b5e:	2001      	movs	r0, #1
 8003b60:	f7ff ff06 	bl	8003970 <NRF24_csn>
	NRF24_ce(LOW);
 8003b64:	2000      	movs	r0, #0
 8003b66:	f7ff ff25 	bl	80039b4 <NRF24_ce>

	// Initial Delay
	HAL_Delay(5);
 8003b6a:	2005      	movs	r0, #5
 8003b6c:	f7fc fd9a 	bl	80006a4 <HAL_Delay>

	//**** Soft Reset Registers default values ****//
	NRF24_write_register(REG_CONFIG, 		REG_CONFIG_2BYTES_CRC);
 8003b70:	210c      	movs	r1, #12
 8003b72:	2000      	movs	r0, #0
 8003b74:	f7ff ff8e 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_EN_AA, 		REG_EN_AA_AUTO_ACK_ALL_PIPES);
 8003b78:	213f      	movs	r1, #63	; 0x3f
 8003b7a:	2001      	movs	r0, #1
 8003b7c:	f7ff ff8a 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_EN_RXADDR, 	REG_EN_RXADDR_PIPES_1_2_ENABLE);
 8003b80:	2103      	movs	r1, #3
 8003b82:	2002      	movs	r0, #2
 8003b84:	f7ff ff86 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_SETUP_AW, 		REG_SETUP_AW_5BYTES_ADDR_FIELD);
 8003b88:	2103      	movs	r1, #3
 8003b8a:	2003      	movs	r0, #3
 8003b8c:	f7ff ff82 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_SETUP_RETR, 	REG_SETUP_RETR_SET_15RETR_1250DELAY);
 8003b90:	214f      	movs	r1, #79	; 0x4f
 8003b92:	2004      	movs	r0, #4
 8003b94:	f7ff ff7e 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_RF_CH, 		REG_RF_CH_SET_CHANNEL_52);
 8003b98:	2134      	movs	r1, #52	; 0x34
 8003b9a:	2005      	movs	r0, #5
 8003b9c:	f7ff ff7a 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_RF_SETUP, 		REG_RF_SETUP_POWER_0DBM_2MBPS);
 8003ba0:	210f      	movs	r1, #15
 8003ba2:	2006      	movs	r0, #6
 8003ba4:	f7ff ff76 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_STATUS, 		REG_STATUS_CLEAR);
 8003ba8:	210e      	movs	r1, #14
 8003baa:	2007      	movs	r0, #7
 8003bac:	f7ff ff72 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_OBSERVE_TX, 	REG_OBSERVE_TX_CLEAR);
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	2008      	movs	r0, #8
 8003bb4:	f7ff ff6e 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_CD, 			REG_CD_CLEAR);
 8003bb8:	2100      	movs	r1, #0
 8003bba:	2009      	movs	r0, #9
 8003bbc:	f7ff ff6a 	bl	8003a94 <NRF24_write_register>

	uint8_t pipeAddrVar[6];
	pipeAddrVar[4] = 0xE7;
 8003bc0:	23e7      	movs	r3, #231	; 0xe7
 8003bc2:	733b      	strb	r3, [r7, #12]
	pipeAddrVar[3] = 0xE7;
 8003bc4:	23e7      	movs	r3, #231	; 0xe7
 8003bc6:	72fb      	strb	r3, [r7, #11]
	pipeAddrVar[2] = 0xE7;
 8003bc8:	23e7      	movs	r3, #231	; 0xe7
 8003bca:	72bb      	strb	r3, [r7, #10]
	pipeAddrVar[1] = 0xE7;
 8003bcc:	23e7      	movs	r3, #231	; 0xe7
 8003bce:	727b      	strb	r3, [r7, #9]
	pipeAddrVar[0] = 0xE7;
 8003bd0:	23e7      	movs	r3, #231	; 0xe7
 8003bd2:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(REG_RX_ADDR_P0, pipeAddrVar, 5);
 8003bd4:	f107 0308 	add.w	r3, r7, #8
 8003bd8:	2205      	movs	r2, #5
 8003bda:	4619      	mov	r1, r3
 8003bdc:	200a      	movs	r0, #10
 8003bde:	f7ff ff7b 	bl	8003ad8 <NRF24_write_registerN>

	pipeAddrVar[4] = 0xC2;
 8003be2:	23c2      	movs	r3, #194	; 0xc2
 8003be4:	733b      	strb	r3, [r7, #12]
	pipeAddrVar[3] = 0xC2;
 8003be6:	23c2      	movs	r3, #194	; 0xc2
 8003be8:	72fb      	strb	r3, [r7, #11]
	pipeAddrVar[2] = 0xC2;
 8003bea:	23c2      	movs	r3, #194	; 0xc2
 8003bec:	72bb      	strb	r3, [r7, #10]
	pipeAddrVar[1] = 0xC2;
 8003bee:	23c2      	movs	r3, #194	; 0xc2
 8003bf0:	727b      	strb	r3, [r7, #9]
	pipeAddrVar[0] = 0xC2;
 8003bf2:	23c2      	movs	r3, #194	; 0xc2
 8003bf4:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(REG_RX_ADDR_P1, pipeAddrVar, 5);
 8003bf6:	f107 0308 	add.w	r3, r7, #8
 8003bfa:	2205      	movs	r2, #5
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	200b      	movs	r0, #11
 8003c00:	f7ff ff6a 	bl	8003ad8 <NRF24_write_registerN>

	NRF24_write_register(REG_RX_ADDR_P2, 	0xC3);
 8003c04:	21c3      	movs	r1, #195	; 0xc3
 8003c06:	200c      	movs	r0, #12
 8003c08:	f7ff ff44 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_RX_ADDR_P3, 	0xC4);
 8003c0c:	21c4      	movs	r1, #196	; 0xc4
 8003c0e:	200d      	movs	r0, #13
 8003c10:	f7ff ff40 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_RX_ADDR_P4, 	0xC5);
 8003c14:	21c5      	movs	r1, #197	; 0xc5
 8003c16:	200e      	movs	r0, #14
 8003c18:	f7ff ff3c 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_RX_ADDR_P5, 	0xC6);
 8003c1c:	21c6      	movs	r1, #198	; 0xc6
 8003c1e:	200f      	movs	r0, #15
 8003c20:	f7ff ff38 	bl	8003a94 <NRF24_write_register>

	pipeAddrVar[4] = 0xE7;
 8003c24:	23e7      	movs	r3, #231	; 0xe7
 8003c26:	733b      	strb	r3, [r7, #12]
	pipeAddrVar[3] = 0xE7;
 8003c28:	23e7      	movs	r3, #231	; 0xe7
 8003c2a:	72fb      	strb	r3, [r7, #11]
	pipeAddrVar[2] = 0xE7;
 8003c2c:	23e7      	movs	r3, #231	; 0xe7
 8003c2e:	72bb      	strb	r3, [r7, #10]
	pipeAddrVar[1] = 0xE7;
 8003c30:	23e7      	movs	r3, #231	; 0xe7
 8003c32:	727b      	strb	r3, [r7, #9]
	pipeAddrVar[0] = 0xE7;
 8003c34:	23e7      	movs	r3, #231	; 0xe7
 8003c36:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(REG_TX_ADDR, pipeAddrVar, 5);
 8003c38:	f107 0308 	add.w	r3, r7, #8
 8003c3c:	2205      	movs	r2, #5
 8003c3e:	4619      	mov	r1, r3
 8003c40:	2010      	movs	r0, #16
 8003c42:	f7ff ff49 	bl	8003ad8 <NRF24_write_registerN>

	NRF24_write_register(REG_RX_PW_P0, 		REG_RX_PW_P_PIPE_NOT_USED);
 8003c46:	2100      	movs	r1, #0
 8003c48:	2011      	movs	r0, #17
 8003c4a:	f7ff ff23 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P1, 		REG_RX_PW_P_PIPE_NOT_USED);
 8003c4e:	2100      	movs	r1, #0
 8003c50:	2012      	movs	r0, #18
 8003c52:	f7ff ff1f 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P2, 		REG_RX_PW_P_PIPE_NOT_USED);
 8003c56:	2100      	movs	r1, #0
 8003c58:	2013      	movs	r0, #19
 8003c5a:	f7ff ff1b 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P3, 		REG_RX_PW_P_PIPE_NOT_USED);
 8003c5e:	2100      	movs	r1, #0
 8003c60:	2014      	movs	r0, #20
 8003c62:	f7ff ff17 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P4, 		REG_RX_PW_P_PIPE_NOT_USED);
 8003c66:	2100      	movs	r1, #0
 8003c68:	2015      	movs	r0, #21
 8003c6a:	f7ff ff13 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P5, 		REG_RX_PW_P_PIPE_NOT_USED);
 8003c6e:	2100      	movs	r1, #0
 8003c70:	2016      	movs	r0, #22
 8003c72:	f7ff ff0f 	bl	8003a94 <NRF24_write_register>

	NRF24_ACTIVATE_cmd();
 8003c76:	f000 f841 	bl	8003cfc <NRF24_ACTIVATE_cmd>

	NRF24_write_register(REG_DYNPD, 		REG_DYNPD_DISABLE_DYNAMIC_PAYLOAD);
 8003c7a:	2100      	movs	r1, #0
 8003c7c:	201c      	movs	r0, #28
 8003c7e:	f7ff ff09 	bl	8003a94 <NRF24_write_register>
	NRF24_write_register(REG_FEATURE, 		REG_FEATURE_DISABLE_DYNAMIC_PAYLOAD);
 8003c82:	2100      	movs	r1, #0
 8003c84:	201d      	movs	r0, #29
 8003c86:	f7ff ff05 	bl	8003a94 <NRF24_write_register>

	printRadioSettings();
 8003c8a:	f000 f9d7 	bl	800403c <printRadioSettings>

	//Set payload size
	NRF24_setPayloadSize(PAYLOAD_SIZE);
 8003c8e:	2002      	movs	r0, #2
 8003c90:	f000 f84e 	bl	8003d30 <NRF24_setPayloadSize>

	//Reset status register
	NRF24_resetStatus();
 8003c94:	f000 f864 	bl	8003d60 <NRF24_resetStatus>

	//Flush buffers
	NRF24_flush_tx();
 8003c98:	f000 f9bf 	bl	800401a <NRF24_flush_tx>
	NRF24_flush_rx();
 8003c9c:	f000 f9c5 	bl	800402a <NRF24_flush_rx>

	NRF24_powerDown();
 8003ca0:	f000 f866 	bl	8003d70 <NRF24_powerDown>
}
 8003ca4:	bf00      	nop
 8003ca6:	3710      	adds	r7, #16
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003cae:	b002      	add	sp, #8
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	20000098 	.word	0x20000098
 8003cb8:	20000090 	.word	0x20000090
 8003cbc:	20000094 	.word	0x20000094
 8003cc0:	20000096 	.word	0x20000096

08003cc4 <nrf24_DebugUART_Init>:

// Init UART Debug for NRF24
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 8003cc4:	b084      	sub	sp, #16
 8003cc6:	b4b0      	push	{r4, r5, r7}
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	f107 040c 	add.w	r4, r7, #12
 8003cce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 8003cd2:	4b09      	ldr	r3, [pc, #36]	; (8003cf8 <nrf24_DebugUART_Init+0x34>)
 8003cd4:	461c      	mov	r4, r3
 8003cd6:	f107 050c 	add.w	r5, r7, #12
 8003cda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003cdc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003cde:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ce0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ce2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ce4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ce6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003cea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8003cee:	bf00      	nop
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bcb0      	pop	{r4, r5, r7}
 8003cf4:	b004      	add	sp, #16
 8003cf6:	4770      	bx	lr
 8003cf8:	200000f0 	.word	0x200000f0

08003cfc <NRF24_ACTIVATE_cmd>:

/* CUSTOM SETTINGS */

// Activate CMD
void NRF24_ACTIVATE_cmd(void)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b082      	sub	sp, #8
 8003d00:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8003d02:	2000      	movs	r0, #0
 8003d04:	f7ff fe34 	bl	8003970 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8003d08:	2350      	movs	r3, #80	; 0x50
 8003d0a:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 8003d0c:	2373      	movs	r3, #115	; 0x73
 8003d0e:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8003d10:	1d39      	adds	r1, r7, #4
 8003d12:	2364      	movs	r3, #100	; 0x64
 8003d14:	2202      	movs	r2, #2
 8003d16:	4805      	ldr	r0, [pc, #20]	; (8003d2c <NRF24_ACTIVATE_cmd+0x30>)
 8003d18:	f7fe fc8e 	bl	8002638 <HAL_SPI_Transmit>
	NRF24_csn(1);
 8003d1c:	2001      	movs	r0, #1
 8003d1e:	f7ff fe27 	bl	8003970 <NRF24_csn>
}
 8003d22:	bf00      	nop
 8003d24:	3708      	adds	r7, #8
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	20000098 	.word	0x20000098

08003d30 <NRF24_setPayloadSize>:

// Set Payload Size
void NRF24_setPayloadSize(uint8_t size)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	4603      	mov	r3, r0
 8003d38:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 8003d3a:	2320      	movs	r3, #32
 8003d3c:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 8003d3e:	7bfa      	ldrb	r2, [r7, #15]
 8003d40:	79fb      	ldrb	r3, [r7, #7]
 8003d42:	4293      	cmp	r3, r2
 8003d44:	bf28      	it	cs
 8003d46:	4613      	movcs	r3, r2
 8003d48:	b2da      	uxtb	r2, r3
 8003d4a:	4b04      	ldr	r3, [pc, #16]	; (8003d5c <NRF24_setPayloadSize+0x2c>)
 8003d4c:	701a      	strb	r2, [r3, #0]
}
 8003d4e:	bf00      	nop
 8003d50:	3714      	adds	r7, #20
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	2000008c 	.word	0x2000008c

08003d60 <NRF24_resetStatus>:

// Reset Status
void NRF24_resetStatus(void)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8003d64:	2170      	movs	r1, #112	; 0x70
 8003d66:	2007      	movs	r0, #7
 8003d68:	f7ff fe94 	bl	8003a94 <NRF24_write_register>
}
 8003d6c:	bf00      	nop
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <NRF24_powerDown>:

// Power Down
void NRF24_powerDown(void)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8003d74:	2000      	movs	r0, #0
 8003d76:	f7ff fe3f 	bl	80039f8 <NRF24_read_register>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	f023 0302 	bic.w	r3, r3, #2
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	4619      	mov	r1, r3
 8003d84:	2000      	movs	r0, #0
 8003d86:	f7ff fe85 	bl	8003a94 <NRF24_write_register>
}
 8003d8a:	bf00      	nop
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <NRF24_setAutoAck>:

// Set Auto ACK
void NRF24_setAutoAck(uint8_t enable)
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b082      	sub	sp, #8
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	4603      	mov	r3, r0
 8003d96:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 8003d98:	79fb      	ldrb	r3, [r7, #7]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d004      	beq.n	8003da8 <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8003d9e:	213f      	movs	r1, #63	; 0x3f
 8003da0:	2001      	movs	r0, #1
 8003da2:	f7ff fe77 	bl	8003a94 <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 8003da6:	e003      	b.n	8003db0 <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 8003da8:	2100      	movs	r1, #0
 8003daa:	2001      	movs	r0, #1
 8003dac:	f7ff fe72 	bl	8003a94 <NRF24_write_register>
}
 8003db0:	bf00      	nop
 8003db2:	3708      	adds	r7, #8
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <NRF24_openWritingPipe>:

// Open TX Pipe
void NRF24_openWritingPipe(uint64_t address)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 8003dc2:	463b      	mov	r3, r7
 8003dc4:	2205      	movs	r2, #5
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	200a      	movs	r0, #10
 8003dca:	f7ff fe85 	bl	8003ad8 <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 8003dce:	463b      	mov	r3, r7
 8003dd0:	2205      	movs	r2, #5
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	2010      	movs	r0, #16
 8003dd6:	f7ff fe7f 	bl	8003ad8 <NRF24_write_registerN>

	const uint8_t max_payload_size = 32;
 8003dda:	2320      	movs	r3, #32
 8003ddc:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 8003dde:	4b07      	ldr	r3, [pc, #28]	; (8003dfc <NRF24_openWritingPipe+0x44>)
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	7bfa      	ldrb	r2, [r7, #15]
 8003de4:	4293      	cmp	r3, r2
 8003de6:	bf28      	it	cs
 8003de8:	4613      	movcs	r3, r2
 8003dea:	b2db      	uxtb	r3, r3
 8003dec:	4619      	mov	r1, r3
 8003dee:	2011      	movs	r0, #17
 8003df0:	f7ff fe50 	bl	8003a94 <NRF24_write_register>
}
 8003df4:	bf00      	nop
 8003df6:	3710      	adds	r7, #16
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	2000008c 	.word	0x2000008c

08003e00 <NRF24_stopListening>:
	HAL_Delay(1);
}

// Stop Listening On Pipes
void NRF24_stopListening(void)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 8003e04:	2000      	movs	r0, #0
 8003e06:	f7ff fdd5 	bl	80039b4 <NRF24_ce>
	NRF24_flush_tx();
 8003e0a:	f000 f906 	bl	800401a <NRF24_flush_tx>
	NRF24_flush_rx();
 8003e0e:	f000 f90c 	bl	800402a <NRF24_flush_rx>
}
 8003e12:	bf00      	nop
 8003e14:	bd80      	pop	{r7, pc}

08003e16 <NRF24_available>:

/* PIPE OPERATIONS */

// Check For Available Data To Read
uint8_t NRF24_available(void)
{
 8003e16:	b580      	push	{r7, lr}
 8003e18:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 8003e1a:	2000      	movs	r0, #0
 8003e1c:	f000 f803 	bl	8003e26 <NRF24_availablePipe>
 8003e20:	4603      	mov	r3, r0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <NRF24_availablePipe>:

// Check If Data Are Available And On Which Pipe
uint8_t NRF24_availablePipe(uint8_t* pipe_num)
{
 8003e26:	b580      	push	{r7, lr}
 8003e28:	b084      	sub	sp, #16
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_read_register(REG_STATUS);
 8003e2e:	2007      	movs	r0, #7
 8003e30:	f7ff fde2 	bl	80039f8 <NRF24_read_register>
 8003e34:	4603      	mov	r3, r0
 8003e36:	73fb      	strb	r3, [r7, #15]

  uint8_t result = ( status & _BV(BIT_RX_DR) );
 8003e38:	7bfb      	ldrb	r3, [r7, #15]
 8003e3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e3e:	73bb      	strb	r3, [r7, #14]

  if (result)
 8003e40:	7bbb      	ldrb	r3, [r7, #14]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d017      	beq.n	8003e76 <NRF24_availablePipe+0x50>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d007      	beq.n	8003e5c <NRF24_availablePipe+0x36>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8003e4c:	7bfb      	ldrb	r3, [r7, #15]
 8003e4e:	085b      	lsrs	r3, r3, #1
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	f003 0307 	and.w	r3, r3, #7
 8003e56:	b2da      	uxtb	r2, r3
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8003e5c:	2140      	movs	r1, #64	; 0x40
 8003e5e:	2007      	movs	r0, #7
 8003e60:	f7ff fe18 	bl	8003a94 <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 8003e64:	7bfb      	ldrb	r3, [r7, #15]
 8003e66:	f003 0320 	and.w	r3, r3, #32
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d003      	beq.n	8003e76 <NRF24_availablePipe+0x50>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8003e6e:	2120      	movs	r1, #32
 8003e70:	2007      	movs	r0, #7
 8003e72:	f7ff fe0f 	bl	8003a94 <NRF24_write_register>
    }
  }
  return result;
 8003e76:	7bbb      	ldrb	r3, [r7, #14]
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	3710      	adds	r7, #16
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bd80      	pop	{r7, pc}

08003e80 <NRF24_write>:

// Write Data
uint8_t NRF24_write( const void* buf, uint8_t len )
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b086      	sub	sp, #24
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	460b      	mov	r3, r1
 8003e8a:	70fb      	strb	r3, [r7, #3]
	uint8_t retStatus;
	//Start writing
	NRF24_resetStatus();
 8003e8c:	f7ff ff68 	bl	8003d60 <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 8003e90:	78fb      	ldrb	r3, [r7, #3]
 8003e92:	4619      	mov	r1, r3
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 f869 	bl	8003f6c <NRF24_startWrite>
	//Data monitor
  uint8_t observe_tx;
  uint8_t status;
  uint32_t sent_at = HAL_GetTick();
 8003e9a:	f7fc fbf7 	bl	800068c <HAL_GetTick>
 8003e9e:	6178      	str	r0, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 8003ea0:	230a      	movs	r3, #10
 8003ea2:	613b      	str	r3, [r7, #16]
	do
  {
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 8003ea4:	f107 030d 	add.w	r3, r7, #13
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	4619      	mov	r1, r3
 8003eac:	2008      	movs	r0, #8
 8003eae:	f7ff fdc9 	bl	8003a44 <NRF24_read_registerN>
		//Get status register
		status = NRF24_read_register(REG_STATUS);
 8003eb2:	2007      	movs	r0, #7
 8003eb4:	f7ff fda0 	bl	80039f8 <NRF24_read_register>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	73fb      	strb	r3, [r7, #15]
  }
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 8003ebc:	7bfb      	ldrb	r3, [r7, #15]
 8003ebe:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d107      	bne.n	8003ed6 <NRF24_write+0x56>
 8003ec6:	f7fc fbe1 	bl	800068c <HAL_GetTick>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	1ad3      	subs	r3, r2, r3
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d8e6      	bhi.n	8003ea4 <NRF24_write+0x24>


	uint8_t tx_ok, tx_fail;
	NRF24_checkInterruptFlags(&tx_ok,&tx_fail, &ack_payload_available);
 8003ed6:	f107 010b 	add.w	r1, r7, #11
 8003eda:	f107 030c 	add.w	r3, r7, #12
 8003ede:	4a0c      	ldr	r2, [pc, #48]	; (8003f10 <NRF24_write+0x90>)
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f000 f872 	bl	8003fca <NRF24_checkInterruptFlags>
	retStatus = tx_ok;
 8003ee6:	7b3b      	ldrb	r3, [r7, #12]
 8003ee8:	73bb      	strb	r3, [r7, #14]
	if ( ack_payload_available )
 8003eea:	4b09      	ldr	r3, [pc, #36]	; (8003f10 <NRF24_write+0x90>)
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d005      	beq.n	8003efe <NRF24_write+0x7e>
  {
    ack_payload_length = NRF24_getDynamicPayloadSize();
 8003ef2:	f000 f833 	bl	8003f5c <NRF24_getDynamicPayloadSize>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	461a      	mov	r2, r3
 8003efa:	4b06      	ldr	r3, [pc, #24]	; (8003f14 <NRF24_write+0x94>)
 8003efc:	701a      	strb	r2, [r3, #0]
	}

	//Power down
	NRF24_available();
 8003efe:	f7ff ff8a 	bl	8003e16 <NRF24_available>
	NRF24_flush_tx();
 8003f02:	f000 f88a 	bl	800401a <NRF24_flush_tx>
	return retStatus;
 8003f06:	7bbb      	ldrb	r3, [r7, #14]
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	2000008e 	.word	0x2000008e
 8003f14:	2000008d 	.word	0x2000008d

08003f18 <NRF24_write_payload>:
	return rxStatus;
}

// Write Payload To Be Transmitted
void NRF24_write_payload(const void* buf, uint8_t len)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	460b      	mov	r3, r1
 8003f22:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 8003f24:	2000      	movs	r0, #0
 8003f26:	f7ff fd23 	bl	8003970 <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 8003f2a:	23a0      	movs	r3, #160	; 0xa0
 8003f2c:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 8003f2e:	f107 010f 	add.w	r1, r7, #15
 8003f32:	2364      	movs	r3, #100	; 0x64
 8003f34:	2201      	movs	r2, #1
 8003f36:	4808      	ldr	r0, [pc, #32]	; (8003f58 <NRF24_write_payload+0x40>)
 8003f38:	f7fe fb7e 	bl	8002638 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 8003f3c:	78fb      	ldrb	r3, [r7, #3]
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	2364      	movs	r3, #100	; 0x64
 8003f42:	6879      	ldr	r1, [r7, #4]
 8003f44:	4804      	ldr	r0, [pc, #16]	; (8003f58 <NRF24_write_payload+0x40>)
 8003f46:	f7fe fb77 	bl	8002638 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8003f4a:	2001      	movs	r0, #1
 8003f4c:	f7ff fd10 	bl	8003970 <NRF24_csn>
}
 8003f50:	bf00      	nop
 8003f52:	3710      	adds	r7, #16
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd80      	pop	{r7, pc}
 8003f58:	20000098 	.word	0x20000098

08003f5c <NRF24_getDynamicPayloadSize>:
	return payload_size;
}

// Get Dynamic Payload Size
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8003f60:	2060      	movs	r0, #96	; 0x60
 8003f62:	f7ff fd49 	bl	80039f8 <NRF24_read_register>
 8003f66:	4603      	mov	r3, r0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <NRF24_startWrite>:


//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b082      	sub	sp, #8
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	460b      	mov	r3, r1
 8003f76:	70fb      	strb	r3, [r7, #3]
  // Transmitter power-up
  NRF24_ce(0);
 8003f78:	2000      	movs	r0, #0
 8003f7a:	f7ff fd1b 	bl	80039b4 <NRF24_ce>
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 8003f7e:	2000      	movs	r0, #0
 8003f80:	f7ff fd3a 	bl	80039f8 <NRF24_read_register>
 8003f84:	4603      	mov	r3, r0
 8003f86:	f043 0302 	orr.w	r3, r3, #2
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	f023 0301 	bic.w	r3, r3, #1
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	4619      	mov	r1, r3
 8003f94:	2000      	movs	r0, #0
 8003f96:	f7ff fd7d 	bl	8003a94 <NRF24_write_register>
  NRF24_ce(1);
 8003f9a:	2001      	movs	r0, #1
 8003f9c:	f7ff fd0a 	bl	80039b4 <NRF24_ce>
  HAL_Delay(1);
 8003fa0:	2001      	movs	r0, #1
 8003fa2:	f7fc fb7f 	bl	80006a4 <HAL_Delay>

  // Send the payload
  NRF24_write_payload( buf, len );
 8003fa6:	78fb      	ldrb	r3, [r7, #3]
 8003fa8:	4619      	mov	r1, r3
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f7ff ffb4 	bl	8003f18 <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 8003fb0:	2001      	movs	r0, #1
 8003fb2:	f7ff fcff 	bl	80039b4 <NRF24_ce>
  HAL_Delay(1);
 8003fb6:	2001      	movs	r0, #1
 8003fb8:	f7fc fb74 	bl	80006a4 <HAL_Delay>
  NRF24_ce(0);
 8003fbc:	2000      	movs	r0, #0
 8003fbe:	f7ff fcf9 	bl	80039b4 <NRF24_ce>
}
 8003fc2:	bf00      	nop
 8003fc4:	3708      	adds	r7, #8
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <NRF24_checkInterruptFlags>:


// Check Interrupt Flags
void NRF24_checkInterruptFlags(uint8_t *tx_ok, uint8_t *tx_fail, uint8_t *rx_ready)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b086      	sub	sp, #24
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	60f8      	str	r0, [r7, #12]
 8003fd2:	60b9      	str	r1, [r7, #8]
 8003fd4:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_read_register(REG_STATUS);
 8003fd6:	2007      	movs	r0, #7
 8003fd8:	f7ff fd0e 	bl	80039f8 <NRF24_read_register>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	75fb      	strb	r3, [r7, #23]
	*tx_ok = 0;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8003fe6:	2170      	movs	r1, #112	; 0x70
 8003fe8:	2007      	movs	r0, #7
 8003fea:	f7ff fd53 	bl	8003a94 <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 8003fee:	7dfb      	ldrb	r3, [r7, #23]
 8003ff0:	f003 0320 	and.w	r3, r3, #32
 8003ff4:	b2da      	uxtb	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	701a      	strb	r2, [r3, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 8003ffa:	7dfb      	ldrb	r3, [r7, #23]
 8003ffc:	f003 0310 	and.w	r3, r3, #16
 8004000:	b2da      	uxtb	r2, r3
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	701a      	strb	r2, [r3, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 8004006:	7dfb      	ldrb	r3, [r7, #23]
 8004008:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800400c:	b2da      	uxtb	r2, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	701a      	strb	r2, [r3, #0]
}
 8004012:	bf00      	nop
 8004014:	3718      	adds	r7, #24
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <NRF24_flush_tx>:

/* Flush RX / TX Functions */

// Flush TX Buffer
void NRF24_flush_tx(void)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 800401e:	21ff      	movs	r1, #255	; 0xff
 8004020:	20e1      	movs	r0, #225	; 0xe1
 8004022:	f7ff fd37 	bl	8003a94 <NRF24_write_register>
}
 8004026:	bf00      	nop
 8004028:	bd80      	pop	{r7, pc}

0800402a <NRF24_flush_rx>:

// Flush RX Buffer
void NRF24_flush_rx(void)
{
 800402a:	b580      	push	{r7, lr}
 800402c:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 800402e:	21ff      	movs	r1, #255	; 0xff
 8004030:	20e2      	movs	r0, #226	; 0xe2
 8004032:	f7ff fd2f 	bl	8003a94 <NRF24_write_register>
}
 8004036:	bf00      	nop
 8004038:	bd80      	pop	{r7, pc}
	...

0800403c <printRadioSettings>:

/* PRINT SETTINGS FUNCTIONS */

// Print Radio Settings
void printRadioSettings(void)
{
 800403c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800403e:	b0a1      	sub	sp, #132	; 0x84
 8004040:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8004042:	f107 0308 	add.w	r3, r7, #8
 8004046:	4ab6      	ldr	r2, [pc, #728]	; (8004320 <printRadioSettings+0x2e4>)
 8004048:	461c      	mov	r4, r3
 800404a:	4615      	mov	r5, r2
 800404c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800404e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004050:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004052:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004054:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004056:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004058:	682b      	ldr	r3, [r5, #0]
 800405a:	461a      	mov	r2, r3
 800405c:	8022      	strh	r2, [r4, #0]
 800405e:	3402      	adds	r4, #2
 8004060:	0c1b      	lsrs	r3, r3, #16
 8004062:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004064:	f107 0308 	add.w	r3, r7, #8
 8004068:	4618      	mov	r0, r3
 800406a:	f7fc f8d1 	bl	8000210 <strlen>
 800406e:	4603      	mov	r3, r0
 8004070:	b29a      	uxth	r2, r3
 8004072:	f107 0108 	add.w	r1, r7, #8
 8004076:	230a      	movs	r3, #10
 8004078:	48aa      	ldr	r0, [pc, #680]	; (8004324 <printRadioSettings+0x2e8>)
 800407a:	f7ff f81a 	bl	80030b2 <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 800407e:	2000      	movs	r0, #0
 8004080:	f7ff fcba 	bl	80039f8 <NRF24_read_register>
 8004084:	4603      	mov	r3, r0
 8004086:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3))
 800408a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800408e:	f003 0308 	and.w	r3, r3, #8
 8004092:	2b00      	cmp	r3, #0
 8004094:	d020      	beq.n	80040d8 <printRadioSettings+0x9c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8004096:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800409a:	f003 0304 	and.w	r3, r3, #4
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00b      	beq.n	80040ba <printRadioSettings+0x7e>
 80040a2:	f107 0308 	add.w	r3, r7, #8
 80040a6:	4aa0      	ldr	r2, [pc, #640]	; (8004328 <printRadioSettings+0x2ec>)
 80040a8:	461c      	mov	r4, r3
 80040aa:	4615      	mov	r5, r2
 80040ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80040ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040b0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80040b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80040b8:	e017      	b.n	80040ea <printRadioSettings+0xae>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");
 80040ba:	f107 0308 	add.w	r3, r7, #8
 80040be:	4a9b      	ldr	r2, [pc, #620]	; (800432c <printRadioSettings+0x2f0>)
 80040c0:	461c      	mov	r4, r3
 80040c2:	4615      	mov	r5, r2
 80040c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80040c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80040cc:	c403      	stmia	r4!, {r0, r1}
 80040ce:	8022      	strh	r2, [r4, #0]
 80040d0:	3402      	adds	r4, #2
 80040d2:	0c13      	lsrs	r3, r2, #16
 80040d4:	7023      	strb	r3, [r4, #0]
 80040d6:	e008      	b.n	80040ea <printRadioSettings+0xae>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 80040d8:	f107 0308 	add.w	r3, r7, #8
 80040dc:	4a94      	ldr	r2, [pc, #592]	; (8004330 <printRadioSettings+0x2f4>)
 80040de:	461c      	mov	r4, r3
 80040e0:	4615      	mov	r5, r2
 80040e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80040e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80040e6:	682b      	ldr	r3, [r5, #0]
 80040e8:	6023      	str	r3, [r4, #0]
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80040ea:	f107 0308 	add.w	r3, r7, #8
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fc f88e 	bl	8000210 <strlen>
 80040f4:	4603      	mov	r3, r0
 80040f6:	b29a      	uxth	r2, r3
 80040f8:	f107 0108 	add.w	r1, r7, #8
 80040fc:	230a      	movs	r3, #10
 80040fe:	4889      	ldr	r0, [pc, #548]	; (8004324 <printRadioSettings+0x2e8>)
 8004100:	f7fe ffd7 	bl	80030b2 <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 8004104:	2001      	movs	r0, #1
 8004106:	f7ff fc77 	bl	80039f8 <NRF24_read_register>
 800410a:	4603      	mov	r3, r0
 800410c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004110:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004114:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004118:	2b00      	cmp	r3, #0
 800411a:	bfcc      	ite	gt
 800411c:	2301      	movgt	r3, #1
 800411e:	2300      	movle	r3, #0
 8004120:	b2db      	uxtb	r3, r3
 8004122:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004124:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004128:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800412c:	2b00      	cmp	r3, #0
 800412e:	bfcc      	ite	gt
 8004130:	2301      	movgt	r3, #1
 8004132:	2300      	movle	r3, #0
 8004134:	b2db      	uxtb	r3, r3
 8004136:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004138:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800413c:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004140:	2b00      	cmp	r3, #0
 8004142:	bfcc      	ite	gt
 8004144:	2301      	movgt	r3, #1
 8004146:	2300      	movle	r3, #0
 8004148:	b2db      	uxtb	r3, r3
 800414a:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800414c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004150:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004154:	2b00      	cmp	r3, #0
 8004156:	bfcc      	ite	gt
 8004158:	2301      	movgt	r3, #1
 800415a:	2300      	movle	r3, #0
 800415c:	b2db      	uxtb	r3, r3
 800415e:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004160:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004164:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004168:	2b00      	cmp	r3, #0
 800416a:	bfcc      	ite	gt
 800416c:	2301      	movgt	r3, #1
 800416e:	2300      	movle	r3, #0
 8004170:	b2db      	uxtb	r3, r3
 8004172:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004174:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004178:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800417c:	2b00      	cmp	r3, #0
 800417e:	bfcc      	ite	gt
 8004180:	2301      	movgt	r3, #1
 8004182:	2300      	movle	r3, #0
 8004184:	b2db      	uxtb	r3, r3
 8004186:	f107 0008 	add.w	r0, r7, #8
 800418a:	9303      	str	r3, [sp, #12]
 800418c:	9402      	str	r4, [sp, #8]
 800418e:	9101      	str	r1, [sp, #4]
 8004190:	9200      	str	r2, [sp, #0]
 8004192:	4633      	mov	r3, r6
 8004194:	462a      	mov	r2, r5
 8004196:	4967      	ldr	r1, [pc, #412]	; (8004334 <printRadioSettings+0x2f8>)
 8004198:	f001 f876 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800419c:	f107 0308 	add.w	r3, r7, #8
 80041a0:	4618      	mov	r0, r3
 80041a2:	f7fc f835 	bl	8000210 <strlen>
 80041a6:	4603      	mov	r3, r0
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	f107 0108 	add.w	r1, r7, #8
 80041ae:	230a      	movs	r3, #10
 80041b0:	485c      	ldr	r0, [pc, #368]	; (8004324 <printRadioSettings+0x2e8>)
 80041b2:	f7fe ff7e 	bl	80030b2 <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 80041b6:	2002      	movs	r0, #2
 80041b8:	f7ff fc1e 	bl	80039f8 <NRF24_read_register>
 80041bc:	4603      	mov	r3, r0
 80041be:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80041c2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80041c6:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	bfcc      	ite	gt
 80041ce:	2301      	movgt	r3, #1
 80041d0:	2300      	movle	r3, #0
 80041d2:	b2db      	uxtb	r3, r3
 80041d4:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80041d6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80041da:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80041de:	2b00      	cmp	r3, #0
 80041e0:	bfcc      	ite	gt
 80041e2:	2301      	movgt	r3, #1
 80041e4:	2300      	movle	r3, #0
 80041e6:	b2db      	uxtb	r3, r3
 80041e8:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80041ea:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80041ee:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	bfcc      	ite	gt
 80041f6:	2301      	movgt	r3, #1
 80041f8:	2300      	movle	r3, #0
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80041fe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004202:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004206:	2b00      	cmp	r3, #0
 8004208:	bfcc      	ite	gt
 800420a:	2301      	movgt	r3, #1
 800420c:	2300      	movle	r3, #0
 800420e:	b2db      	uxtb	r3, r3
 8004210:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004212:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004216:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800421a:	2b00      	cmp	r3, #0
 800421c:	bfcc      	ite	gt
 800421e:	2301      	movgt	r3, #1
 8004220:	2300      	movle	r3, #0
 8004222:	b2db      	uxtb	r3, r3
 8004224:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004226:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800422a:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800422e:	2b00      	cmp	r3, #0
 8004230:	bfcc      	ite	gt
 8004232:	2301      	movgt	r3, #1
 8004234:	2300      	movle	r3, #0
 8004236:	b2db      	uxtb	r3, r3
 8004238:	f107 0008 	add.w	r0, r7, #8
 800423c:	9303      	str	r3, [sp, #12]
 800423e:	9402      	str	r4, [sp, #8]
 8004240:	9101      	str	r1, [sp, #4]
 8004242:	9200      	str	r2, [sp, #0]
 8004244:	4633      	mov	r3, r6
 8004246:	462a      	mov	r2, r5
 8004248:	493b      	ldr	r1, [pc, #236]	; (8004338 <printRadioSettings+0x2fc>)
 800424a:	f001 f81d 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800424e:	f107 0308 	add.w	r3, r7, #8
 8004252:	4618      	mov	r0, r3
 8004254:	f7fb ffdc 	bl	8000210 <strlen>
 8004258:	4603      	mov	r3, r0
 800425a:	b29a      	uxth	r2, r3
 800425c:	f107 0108 	add.w	r1, r7, #8
 8004260:	230a      	movs	r3, #10
 8004262:	4830      	ldr	r0, [pc, #192]	; (8004324 <printRadioSettings+0x2e8>)
 8004264:	f7fe ff25 	bl	80030b2 <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 8004268:	2003      	movs	r0, #3
 800426a:	f7ff fbc5 	bl	80039f8 <NRF24_read_register>
 800426e:	4603      	mov	r3, r0
 8004270:	f003 0303 	and.w	r3, r3, #3
 8004274:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val +=2;
 8004278:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800427c:	3302      	adds	r3, #2
 800427e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8004282:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8004286:	f107 0308 	add.w	r3, r7, #8
 800428a:	492c      	ldr	r1, [pc, #176]	; (800433c <printRadioSettings+0x300>)
 800428c:	4618      	mov	r0, r3
 800428e:	f000 fffb 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004292:	f107 0308 	add.w	r3, r7, #8
 8004296:	4618      	mov	r0, r3
 8004298:	f7fb ffba 	bl	8000210 <strlen>
 800429c:	4603      	mov	r3, r0
 800429e:	b29a      	uxth	r2, r3
 80042a0:	f107 0108 	add.w	r1, r7, #8
 80042a4:	230a      	movs	r3, #10
 80042a6:	481f      	ldr	r0, [pc, #124]	; (8004324 <printRadioSettings+0x2e8>)
 80042a8:	f7fe ff03 	bl	80030b2 <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 80042ac:	2005      	movs	r0, #5
 80042ae:	f7ff fba3 	bl	80039f8 <NRF24_read_register>
 80042b2:	4603      	mov	r3, r0
 80042b4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 80042b8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80042bc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80042c0:	f107 0308 	add.w	r3, r7, #8
 80042c4:	491e      	ldr	r1, [pc, #120]	; (8004340 <printRadioSettings+0x304>)
 80042c6:	4618      	mov	r0, r3
 80042c8:	f000 ffde 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80042cc:	f107 0308 	add.w	r3, r7, #8
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7fb ff9d 	bl	8000210 <strlen>
 80042d6:	4603      	mov	r3, r0
 80042d8:	b29a      	uxth	r2, r3
 80042da:	f107 0108 	add.w	r1, r7, #8
 80042de:	230a      	movs	r3, #10
 80042e0:	4810      	ldr	r0, [pc, #64]	; (8004324 <printRadioSettings+0x2e8>)
 80042e2:	f7fe fee6 	bl	80030b2 <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 80042e6:	2006      	movs	r0, #6
 80042e8:	f7ff fb86 	bl	80039f8 <NRF24_read_register>
 80042ec:	4603      	mov	r3, r0
 80042ee:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 80042f2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80042f6:	f003 0308 	and.w	r3, r3, #8
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d024      	beq.n	8004348 <printRadioSettings+0x30c>
 80042fe:	f107 0308 	add.w	r3, r7, #8
 8004302:	4a10      	ldr	r2, [pc, #64]	; (8004344 <printRadioSettings+0x308>)
 8004304:	461c      	mov	r4, r3
 8004306:	4615      	mov	r5, r2
 8004308:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800430a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800430c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004310:	6020      	str	r0, [r4, #0]
 8004312:	3404      	adds	r4, #4
 8004314:	8021      	strh	r1, [r4, #0]
 8004316:	3402      	adds	r4, #2
 8004318:	0c0b      	lsrs	r3, r1, #16
 800431a:	7023      	strb	r3, [r4, #0]
 800431c:	e023      	b.n	8004366 <printRadioSettings+0x32a>
 800431e:	bf00      	nop
 8004320:	08005a98 	.word	0x08005a98
 8004324:	200000f0 	.word	0x200000f0
 8004328:	08005acc 	.word	0x08005acc
 800432c:	08005ae8 	.word	0x08005ae8
 8004330:	08005b04 	.word	0x08005b04
 8004334:	08005b18 	.word	0x08005b18
 8004338:	08005b5c 	.word	0x08005b5c
 800433c:	08005ba8 	.word	0x08005ba8
 8004340:	08005bc4 	.word	0x08005bc4
 8004344:	08005bd8 	.word	0x08005bd8
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8004348:	f107 0308 	add.w	r3, r7, #8
 800434c:	4a29      	ldr	r2, [pc, #164]	; (80043f4 <printRadioSettings+0x3b8>)
 800434e:	461c      	mov	r4, r3
 8004350:	4615      	mov	r5, r2
 8004352:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004354:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004356:	e895 0003 	ldmia.w	r5, {r0, r1}
 800435a:	6020      	str	r0, [r4, #0]
 800435c:	3404      	adds	r4, #4
 800435e:	8021      	strh	r1, [r4, #0]
 8004360:	3402      	adds	r4, #2
 8004362:	0c0b      	lsrs	r3, r1, #16
 8004364:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004366:	f107 0308 	add.w	r3, r7, #8
 800436a:	4618      	mov	r0, r3
 800436c:	f7fb ff50 	bl	8000210 <strlen>
 8004370:	4603      	mov	r3, r0
 8004372:	b29a      	uxth	r2, r3
 8004374:	f107 0108 	add.w	r1, r7, #8
 8004378:	230a      	movs	r3, #10
 800437a:	481f      	ldr	r0, [pc, #124]	; (80043f8 <printRadioSettings+0x3bc>)
 800437c:	f7fe fe99 	bl	80030b2 <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 8004380:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004384:	f003 0306 	and.w	r3, r3, #6
 8004388:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val = (reg8Val>>1);
 800438c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004390:	085b      	lsrs	r3, r3, #1
 8004392:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8004396:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800439a:	2b00      	cmp	r3, #0
 800439c:	d109      	bne.n	80043b2 <printRadioSettings+0x376>
 800439e:	f107 0308 	add.w	r3, r7, #8
 80043a2:	4a16      	ldr	r2, [pc, #88]	; (80043fc <printRadioSettings+0x3c0>)
 80043a4:	461c      	mov	r4, r3
 80043a6:	4615      	mov	r5, r2
 80043a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043ac:	682b      	ldr	r3, [r5, #0]
 80043ae:	6023      	str	r3, [r4, #0]
 80043b0:	e037      	b.n	8004422 <printRadioSettings+0x3e6>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 80043b2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d109      	bne.n	80043ce <printRadioSettings+0x392>
 80043ba:	f107 0308 	add.w	r3, r7, #8
 80043be:	4a10      	ldr	r2, [pc, #64]	; (8004400 <printRadioSettings+0x3c4>)
 80043c0:	461c      	mov	r4, r3
 80043c2:	4615      	mov	r5, r2
 80043c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043c8:	682b      	ldr	r3, [r5, #0]
 80043ca:	6023      	str	r3, [r4, #0]
 80043cc:	e029      	b.n	8004422 <printRadioSettings+0x3e6>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 80043ce:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d118      	bne.n	8004408 <printRadioSettings+0x3cc>
 80043d6:	f107 0308 	add.w	r3, r7, #8
 80043da:	4a0a      	ldr	r2, [pc, #40]	; (8004404 <printRadioSettings+0x3c8>)
 80043dc:	461c      	mov	r4, r3
 80043de:	4615      	mov	r5, r2
 80043e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043e4:	682b      	ldr	r3, [r5, #0]
 80043e6:	461a      	mov	r2, r3
 80043e8:	8022      	strh	r2, [r4, #0]
 80043ea:	3402      	adds	r4, #2
 80043ec:	0c1b      	lsrs	r3, r3, #16
 80043ee:	7023      	strb	r3, [r4, #0]
 80043f0:	e017      	b.n	8004422 <printRadioSettings+0x3e6>
 80043f2:	bf00      	nop
 80043f4:	08005bf0 	.word	0x08005bf0
 80043f8:	200000f0 	.word	0x200000f0
 80043fc:	08005c08 	.word	0x08005c08
 8004400:	08005c1c 	.word	0x08005c1c
 8004404:	08005c30 	.word	0x08005c30
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 8004408:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800440c:	2b03      	cmp	r3, #3
 800440e:	d108      	bne.n	8004422 <printRadioSettings+0x3e6>
 8004410:	f107 0308 	add.w	r3, r7, #8
 8004414:	4ad7      	ldr	r2, [pc, #860]	; (8004774 <printRadioSettings+0x738>)
 8004416:	461c      	mov	r4, r3
 8004418:	4615      	mov	r5, r2
 800441a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800441c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800441e:	682b      	ldr	r3, [r5, #0]
 8004420:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004422:	f107 0308 	add.w	r3, r7, #8
 8004426:	4618      	mov	r0, r3
 8004428:	f7fb fef2 	bl	8000210 <strlen>
 800442c:	4603      	mov	r3, r0
 800442e:	b29a      	uxth	r2, r3
 8004430:	f107 0108 	add.w	r1, r7, #8
 8004434:	230a      	movs	r3, #10
 8004436:	48d0      	ldr	r0, [pc, #832]	; (8004778 <printRadioSettings+0x73c>)
 8004438:	f7fe fe3b 	bl	80030b2 <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 800443c:	463b      	mov	r3, r7
 800443e:	2205      	movs	r2, #5
 8004440:	4619      	mov	r1, r3
 8004442:	200a      	movs	r0, #10
 8004444:	f7ff fafe 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8004448:	793b      	ldrb	r3, [r7, #4]
 800444a:	461c      	mov	r4, r3
 800444c:	78fb      	ldrb	r3, [r7, #3]
 800444e:	461d      	mov	r5, r3
 8004450:	78bb      	ldrb	r3, [r7, #2]
 8004452:	787a      	ldrb	r2, [r7, #1]
 8004454:	7839      	ldrb	r1, [r7, #0]
 8004456:	f107 0008 	add.w	r0, r7, #8
 800445a:	9102      	str	r1, [sp, #8]
 800445c:	9201      	str	r2, [sp, #4]
 800445e:	9300      	str	r3, [sp, #0]
 8004460:	462b      	mov	r3, r5
 8004462:	4622      	mov	r2, r4
 8004464:	49c5      	ldr	r1, [pc, #788]	; (800477c <printRadioSettings+0x740>)
 8004466:	f000 ff0f 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800446a:	f107 0308 	add.w	r3, r7, #8
 800446e:	4618      	mov	r0, r3
 8004470:	f7fb fece 	bl	8000210 <strlen>
 8004474:	4603      	mov	r3, r0
 8004476:	b29a      	uxth	r2, r3
 8004478:	f107 0108 	add.w	r1, r7, #8
 800447c:	230a      	movs	r3, #10
 800447e:	48be      	ldr	r0, [pc, #760]	; (8004778 <printRadioSettings+0x73c>)
 8004480:	f7fe fe17 	bl	80030b2 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 8004484:	463b      	mov	r3, r7
 8004486:	2205      	movs	r2, #5
 8004488:	4619      	mov	r1, r3
 800448a:	200b      	movs	r0, #11
 800448c:	f7ff fada 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8004490:	793b      	ldrb	r3, [r7, #4]
 8004492:	461c      	mov	r4, r3
 8004494:	78fb      	ldrb	r3, [r7, #3]
 8004496:	461d      	mov	r5, r3
 8004498:	78bb      	ldrb	r3, [r7, #2]
 800449a:	787a      	ldrb	r2, [r7, #1]
 800449c:	7839      	ldrb	r1, [r7, #0]
 800449e:	f107 0008 	add.w	r0, r7, #8
 80044a2:	9102      	str	r1, [sp, #8]
 80044a4:	9201      	str	r2, [sp, #4]
 80044a6:	9300      	str	r3, [sp, #0]
 80044a8:	462b      	mov	r3, r5
 80044aa:	4622      	mov	r2, r4
 80044ac:	49b4      	ldr	r1, [pc, #720]	; (8004780 <printRadioSettings+0x744>)
 80044ae:	f000 feeb 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80044b2:	f107 0308 	add.w	r3, r7, #8
 80044b6:	4618      	mov	r0, r3
 80044b8:	f7fb feaa 	bl	8000210 <strlen>
 80044bc:	4603      	mov	r3, r0
 80044be:	b29a      	uxth	r2, r3
 80044c0:	f107 0108 	add.w	r1, r7, #8
 80044c4:	230a      	movs	r3, #10
 80044c6:	48ac      	ldr	r0, [pc, #688]	; (8004778 <printRadioSettings+0x73c>)
 80044c8:	f7fe fdf3 	bl	80030b2 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 80044cc:	463b      	mov	r3, r7
 80044ce:	2201      	movs	r2, #1
 80044d0:	4619      	mov	r1, r3
 80044d2:	200c      	movs	r0, #12
 80044d4:	f7ff fab6 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80044d8:	783b      	ldrb	r3, [r7, #0]
 80044da:	461a      	mov	r2, r3
 80044dc:	f107 0308 	add.w	r3, r7, #8
 80044e0:	49a8      	ldr	r1, [pc, #672]	; (8004784 <printRadioSettings+0x748>)
 80044e2:	4618      	mov	r0, r3
 80044e4:	f000 fed0 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80044e8:	f107 0308 	add.w	r3, r7, #8
 80044ec:	4618      	mov	r0, r3
 80044ee:	f7fb fe8f 	bl	8000210 <strlen>
 80044f2:	4603      	mov	r3, r0
 80044f4:	b29a      	uxth	r2, r3
 80044f6:	f107 0108 	add.w	r1, r7, #8
 80044fa:	230a      	movs	r3, #10
 80044fc:	489e      	ldr	r0, [pc, #632]	; (8004778 <printRadioSettings+0x73c>)
 80044fe:	f7fe fdd8 	bl	80030b2 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8004502:	463b      	mov	r3, r7
 8004504:	2201      	movs	r2, #1
 8004506:	4619      	mov	r1, r3
 8004508:	200d      	movs	r0, #13
 800450a:	f7ff fa9b 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 800450e:	783b      	ldrb	r3, [r7, #0]
 8004510:	461a      	mov	r2, r3
 8004512:	f107 0308 	add.w	r3, r7, #8
 8004516:	499c      	ldr	r1, [pc, #624]	; (8004788 <printRadioSettings+0x74c>)
 8004518:	4618      	mov	r0, r3
 800451a:	f000 feb5 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800451e:	f107 0308 	add.w	r3, r7, #8
 8004522:	4618      	mov	r0, r3
 8004524:	f7fb fe74 	bl	8000210 <strlen>
 8004528:	4603      	mov	r3, r0
 800452a:	b29a      	uxth	r2, r3
 800452c:	f107 0108 	add.w	r1, r7, #8
 8004530:	230a      	movs	r3, #10
 8004532:	4891      	ldr	r0, [pc, #580]	; (8004778 <printRadioSettings+0x73c>)
 8004534:	f7fe fdbd 	bl	80030b2 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 8004538:	463b      	mov	r3, r7
 800453a:	2201      	movs	r2, #1
 800453c:	4619      	mov	r1, r3
 800453e:	200e      	movs	r0, #14
 8004540:	f7ff fa80 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8004544:	783b      	ldrb	r3, [r7, #0]
 8004546:	461a      	mov	r2, r3
 8004548:	f107 0308 	add.w	r3, r7, #8
 800454c:	498f      	ldr	r1, [pc, #572]	; (800478c <printRadioSettings+0x750>)
 800454e:	4618      	mov	r0, r3
 8004550:	f000 fe9a 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004554:	f107 0308 	add.w	r3, r7, #8
 8004558:	4618      	mov	r0, r3
 800455a:	f7fb fe59 	bl	8000210 <strlen>
 800455e:	4603      	mov	r3, r0
 8004560:	b29a      	uxth	r2, r3
 8004562:	f107 0108 	add.w	r1, r7, #8
 8004566:	230a      	movs	r3, #10
 8004568:	4883      	ldr	r0, [pc, #524]	; (8004778 <printRadioSettings+0x73c>)
 800456a:	f7fe fda2 	bl	80030b2 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 800456e:	463b      	mov	r3, r7
 8004570:	2201      	movs	r2, #1
 8004572:	4619      	mov	r1, r3
 8004574:	200f      	movs	r0, #15
 8004576:	f7ff fa65 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 800457a:	783b      	ldrb	r3, [r7, #0]
 800457c:	461a      	mov	r2, r3
 800457e:	f107 0308 	add.w	r3, r7, #8
 8004582:	4983      	ldr	r1, [pc, #524]	; (8004790 <printRadioSettings+0x754>)
 8004584:	4618      	mov	r0, r3
 8004586:	f000 fe7f 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800458a:	f107 0308 	add.w	r3, r7, #8
 800458e:	4618      	mov	r0, r3
 8004590:	f7fb fe3e 	bl	8000210 <strlen>
 8004594:	4603      	mov	r3, r0
 8004596:	b29a      	uxth	r2, r3
 8004598:	f107 0108 	add.w	r1, r7, #8
 800459c:	230a      	movs	r3, #10
 800459e:	4876      	ldr	r0, [pc, #472]	; (8004778 <printRadioSettings+0x73c>)
 80045a0:	f7fe fd87 	bl	80030b2 <HAL_UART_Transmit>

	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 80045a4:	463b      	mov	r3, r7
 80045a6:	2205      	movs	r2, #5
 80045a8:	4619      	mov	r1, r3
 80045aa:	2010      	movs	r0, #16
 80045ac:	f7ff fa4a 	bl	8003a44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 80045b0:	793b      	ldrb	r3, [r7, #4]
 80045b2:	461c      	mov	r4, r3
 80045b4:	78fb      	ldrb	r3, [r7, #3]
 80045b6:	461d      	mov	r5, r3
 80045b8:	78bb      	ldrb	r3, [r7, #2]
 80045ba:	787a      	ldrb	r2, [r7, #1]
 80045bc:	7839      	ldrb	r1, [r7, #0]
 80045be:	f107 0008 	add.w	r0, r7, #8
 80045c2:	9102      	str	r1, [sp, #8]
 80045c4:	9201      	str	r2, [sp, #4]
 80045c6:	9300      	str	r3, [sp, #0]
 80045c8:	462b      	mov	r3, r5
 80045ca:	4622      	mov	r2, r4
 80045cc:	4971      	ldr	r1, [pc, #452]	; (8004794 <printRadioSettings+0x758>)
 80045ce:	f000 fe5b 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80045d2:	f107 0308 	add.w	r3, r7, #8
 80045d6:	4618      	mov	r0, r3
 80045d8:	f7fb fe1a 	bl	8000210 <strlen>
 80045dc:	4603      	mov	r3, r0
 80045de:	b29a      	uxth	r2, r3
 80045e0:	f107 0108 	add.w	r1, r7, #8
 80045e4:	230a      	movs	r3, #10
 80045e6:	4864      	ldr	r0, [pc, #400]	; (8004778 <printRadioSettings+0x73c>)
 80045e8:	f7fe fd63 	bl	80030b2 <HAL_UART_Transmit>

	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 80045ec:	2011      	movs	r0, #17
 80045ee:	f7ff fa03 	bl	80039f8 <NRF24_read_register>
 80045f2:	4603      	mov	r3, r0
 80045f4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80045f8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80045fc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004600:	f107 0308 	add.w	r3, r7, #8
 8004604:	4964      	ldr	r1, [pc, #400]	; (8004798 <printRadioSettings+0x75c>)
 8004606:	4618      	mov	r0, r3
 8004608:	f000 fe3e 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800460c:	f107 0308 	add.w	r3, r7, #8
 8004610:	4618      	mov	r0, r3
 8004612:	f7fb fdfd 	bl	8000210 <strlen>
 8004616:	4603      	mov	r3, r0
 8004618:	b29a      	uxth	r2, r3
 800461a:	f107 0108 	add.w	r1, r7, #8
 800461e:	230a      	movs	r3, #10
 8004620:	4855      	ldr	r0, [pc, #340]	; (8004778 <printRadioSettings+0x73c>)
 8004622:	f7fe fd46 	bl	80030b2 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+1);
 8004626:	2012      	movs	r0, #18
 8004628:	f7ff f9e6 	bl	80039f8 <NRF24_read_register>
 800462c:	4603      	mov	r3, r0
 800462e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8004632:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004636:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800463a:	f107 0308 	add.w	r3, r7, #8
 800463e:	4957      	ldr	r1, [pc, #348]	; (800479c <printRadioSettings+0x760>)
 8004640:	4618      	mov	r0, r3
 8004642:	f000 fe21 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004646:	f107 0308 	add.w	r3, r7, #8
 800464a:	4618      	mov	r0, r3
 800464c:	f7fb fde0 	bl	8000210 <strlen>
 8004650:	4603      	mov	r3, r0
 8004652:	b29a      	uxth	r2, r3
 8004654:	f107 0108 	add.w	r1, r7, #8
 8004658:	230a      	movs	r3, #10
 800465a:	4847      	ldr	r0, [pc, #284]	; (8004778 <printRadioSettings+0x73c>)
 800465c:	f7fe fd29 	bl	80030b2 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+2);
 8004660:	2013      	movs	r0, #19
 8004662:	f7ff f9c9 	bl	80039f8 <NRF24_read_register>
 8004666:	4603      	mov	r3, r0
 8004668:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 800466c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004670:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004674:	f107 0308 	add.w	r3, r7, #8
 8004678:	4949      	ldr	r1, [pc, #292]	; (80047a0 <printRadioSettings+0x764>)
 800467a:	4618      	mov	r0, r3
 800467c:	f000 fe04 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004680:	f107 0308 	add.w	r3, r7, #8
 8004684:	4618      	mov	r0, r3
 8004686:	f7fb fdc3 	bl	8000210 <strlen>
 800468a:	4603      	mov	r3, r0
 800468c:	b29a      	uxth	r2, r3
 800468e:	f107 0108 	add.w	r1, r7, #8
 8004692:	230a      	movs	r3, #10
 8004694:	4838      	ldr	r0, [pc, #224]	; (8004778 <printRadioSettings+0x73c>)
 8004696:	f7fe fd0c 	bl	80030b2 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+3);
 800469a:	2014      	movs	r0, #20
 800469c:	f7ff f9ac 	bl	80039f8 <NRF24_read_register>
 80046a0:	4603      	mov	r3, r0
 80046a2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80046a6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80046aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80046ae:	f107 0308 	add.w	r3, r7, #8
 80046b2:	493c      	ldr	r1, [pc, #240]	; (80047a4 <printRadioSettings+0x768>)
 80046b4:	4618      	mov	r0, r3
 80046b6:	f000 fde7 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80046ba:	f107 0308 	add.w	r3, r7, #8
 80046be:	4618      	mov	r0, r3
 80046c0:	f7fb fda6 	bl	8000210 <strlen>
 80046c4:	4603      	mov	r3, r0
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	f107 0108 	add.w	r1, r7, #8
 80046cc:	230a      	movs	r3, #10
 80046ce:	482a      	ldr	r0, [pc, #168]	; (8004778 <printRadioSettings+0x73c>)
 80046d0:	f7fe fcef 	bl	80030b2 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+4);
 80046d4:	2015      	movs	r0, #21
 80046d6:	f7ff f98f 	bl	80039f8 <NRF24_read_register>
 80046da:	4603      	mov	r3, r0
 80046dc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80046e0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80046e4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80046e8:	f107 0308 	add.w	r3, r7, #8
 80046ec:	492e      	ldr	r1, [pc, #184]	; (80047a8 <printRadioSettings+0x76c>)
 80046ee:	4618      	mov	r0, r3
 80046f0:	f000 fdca 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80046f4:	f107 0308 	add.w	r3, r7, #8
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7fb fd89 	bl	8000210 <strlen>
 80046fe:	4603      	mov	r3, r0
 8004700:	b29a      	uxth	r2, r3
 8004702:	f107 0108 	add.w	r1, r7, #8
 8004706:	230a      	movs	r3, #10
 8004708:	481b      	ldr	r0, [pc, #108]	; (8004778 <printRadioSettings+0x73c>)
 800470a:	f7fe fcd2 	bl	80030b2 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(0x11+5);
 800470e:	2016      	movs	r0, #22
 8004710:	f7ff f972 	bl	80039f8 <NRF24_read_register>
 8004714:	4603      	mov	r3, r0
 8004716:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 800471a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800471e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004722:	f107 0308 	add.w	r3, r7, #8
 8004726:	4921      	ldr	r1, [pc, #132]	; (80047ac <printRadioSettings+0x770>)
 8004728:	4618      	mov	r0, r3
 800472a:	f000 fdad 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800472e:	f107 0308 	add.w	r3, r7, #8
 8004732:	4618      	mov	r0, r3
 8004734:	f7fb fd6c 	bl	8000210 <strlen>
 8004738:	4603      	mov	r3, r0
 800473a:	b29a      	uxth	r2, r3
 800473c:	f107 0108 	add.w	r1, r7, #8
 8004740:	230a      	movs	r3, #10
 8004742:	480d      	ldr	r0, [pc, #52]	; (8004778 <printRadioSettings+0x73c>)
 8004744:	f7fe fcb5 	bl	80030b2 <HAL_UART_Transmit>

	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 8004748:	201c      	movs	r0, #28
 800474a:	f7ff f955 	bl	80039f8 <NRF24_read_register>
 800474e:	4603      	mov	r3, r0
 8004750:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004754:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004758:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800475c:	2b00      	cmp	r3, #0
 800475e:	bfcc      	ite	gt
 8004760:	2301      	movgt	r3, #1
 8004762:	2300      	movle	r3, #0
 8004764:	b2db      	uxtb	r3, r3
 8004766:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8004768:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800476c:	f003 0302 	and.w	r3, r3, #2
 8004770:	e01e      	b.n	80047b0 <printRadioSettings+0x774>
 8004772:	bf00      	nop
 8004774:	08005c44 	.word	0x08005c44
 8004778:	200000f0 	.word	0x200000f0
 800477c:	08005c58 	.word	0x08005c58
 8004780:	08005c88 	.word	0x08005c88
 8004784:	08005cb8 	.word	0x08005cb8
 8004788:	08005ce0 	.word	0x08005ce0
 800478c:	08005d08 	.word	0x08005d08
 8004790:	08005d30 	.word	0x08005d30
 8004794:	08005d58 	.word	0x08005d58
 8004798:	08005d84 	.word	0x08005d84
 800479c:	08005da0 	.word	0x08005da0
 80047a0:	08005dbc 	.word	0x08005dbc
 80047a4:	08005dd8 	.word	0x08005dd8
 80047a8:	08005df4 	.word	0x08005df4
 80047ac:	08005e10 	.word	0x08005e10
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	bfcc      	ite	gt
 80047b4:	2301      	movgt	r3, #1
 80047b6:	2300      	movle	r3, #0
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80047bc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80047c0:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	bfcc      	ite	gt
 80047c8:	2301      	movgt	r3, #1
 80047ca:	2300      	movle	r3, #0
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80047d0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80047d4:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80047d8:	2b00      	cmp	r3, #0
 80047da:	bfcc      	ite	gt
 80047dc:	2301      	movgt	r3, #1
 80047de:	2300      	movle	r3, #0
 80047e0:	b2db      	uxtb	r3, r3
 80047e2:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80047e4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80047e8:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	bfcc      	ite	gt
 80047f0:	2301      	movgt	r3, #1
 80047f2:	2300      	movle	r3, #0
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80047f8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80047fc:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004800:	2b00      	cmp	r3, #0
 8004802:	bfcc      	ite	gt
 8004804:	2301      	movgt	r3, #1
 8004806:	2300      	movle	r3, #0
 8004808:	b2db      	uxtb	r3, r3
 800480a:	f107 0008 	add.w	r0, r7, #8
 800480e:	9303      	str	r3, [sp, #12]
 8004810:	9402      	str	r4, [sp, #8]
 8004812:	9101      	str	r1, [sp, #4]
 8004814:	9200      	str	r2, [sp, #0]
 8004816:	4633      	mov	r3, r6
 8004818:	462a      	mov	r2, r5
 800481a:	494a      	ldr	r1, [pc, #296]	; (8004944 <printRadioSettings+0x908>)
 800481c:	f000 fd34 	bl	8005288 <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004820:	f107 0308 	add.w	r3, r7, #8
 8004824:	4618      	mov	r0, r3
 8004826:	f7fb fcf3 	bl	8000210 <strlen>
 800482a:	4603      	mov	r3, r0
 800482c:	b29a      	uxth	r2, r3
 800482e:	f107 0108 	add.w	r1, r7, #8
 8004832:	230a      	movs	r3, #10
 8004834:	4844      	ldr	r0, [pc, #272]	; (8004948 <printRadioSettings+0x90c>)
 8004836:	f7fe fc3c 	bl	80030b2 <HAL_UART_Transmit>

	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 800483a:	201d      	movs	r0, #29
 800483c:	f7ff f8dc 	bl	80039f8 <NRF24_read_register>
 8004840:	4603      	mov	r3, r0
 8004842:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 8004846:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800484a:	f003 0304 	and.w	r3, r3, #4
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00c      	beq.n	800486c <printRadioSettings+0x830>
 8004852:	f107 0308 	add.w	r3, r7, #8
 8004856:	4a3d      	ldr	r2, [pc, #244]	; (800494c <printRadioSettings+0x910>)
 8004858:	461c      	mov	r4, r3
 800485a:	4615      	mov	r5, r2
 800485c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800485e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004860:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004864:	6020      	str	r0, [r4, #0]
 8004866:	3404      	adds	r4, #4
 8004868:	8021      	strh	r1, [r4, #0]
 800486a:	e00e      	b.n	800488a <printRadioSettings+0x84e>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 800486c:	f107 0308 	add.w	r3, r7, #8
 8004870:	4a37      	ldr	r2, [pc, #220]	; (8004950 <printRadioSettings+0x914>)
 8004872:	461c      	mov	r4, r3
 8004874:	4615      	mov	r5, r2
 8004876:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004878:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800487a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800487e:	6020      	str	r0, [r4, #0]
 8004880:	3404      	adds	r4, #4
 8004882:	8021      	strh	r1, [r4, #0]
 8004884:	3402      	adds	r4, #2
 8004886:	0c0b      	lsrs	r3, r1, #16
 8004888:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800488a:	f107 0308 	add.w	r3, r7, #8
 800488e:	4618      	mov	r0, r3
 8004890:	f7fb fcbe 	bl	8000210 <strlen>
 8004894:	4603      	mov	r3, r0
 8004896:	b29a      	uxth	r2, r3
 8004898:	f107 0108 	add.w	r1, r7, #8
 800489c:	230a      	movs	r3, #10
 800489e:	482a      	ldr	r0, [pc, #168]	; (8004948 <printRadioSettings+0x90c>)
 80048a0:	f7fe fc07 	bl	80030b2 <HAL_UART_Transmit>

	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 80048a4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80048a8:	f003 0302 	and.w	r3, r3, #2
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d00b      	beq.n	80048c8 <printRadioSettings+0x88c>
 80048b0:	f107 0308 	add.w	r3, r7, #8
 80048b4:	4a27      	ldr	r2, [pc, #156]	; (8004954 <printRadioSettings+0x918>)
 80048b6:	461c      	mov	r4, r3
 80048b8:	4615      	mov	r5, r2
 80048ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80048c2:	c403      	stmia	r4!, {r0, r1}
 80048c4:	8022      	strh	r2, [r4, #0]
 80048c6:	e00d      	b.n	80048e4 <printRadioSettings+0x8a8>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 80048c8:	f107 0308 	add.w	r3, r7, #8
 80048cc:	4a22      	ldr	r2, [pc, #136]	; (8004958 <printRadioSettings+0x91c>)
 80048ce:	461c      	mov	r4, r3
 80048d0:	4615      	mov	r5, r2
 80048d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80048d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80048d6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80048da:	c403      	stmia	r4!, {r0, r1}
 80048dc:	8022      	strh	r2, [r4, #0]
 80048de:	3402      	adds	r4, #2
 80048e0:	0c13      	lsrs	r3, r2, #16
 80048e2:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80048e4:	f107 0308 	add.w	r3, r7, #8
 80048e8:	4618      	mov	r0, r3
 80048ea:	f7fb fc91 	bl	8000210 <strlen>
 80048ee:	4603      	mov	r3, r0
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	f107 0108 	add.w	r1, r7, #8
 80048f6:	230a      	movs	r3, #10
 80048f8:	4813      	ldr	r0, [pc, #76]	; (8004948 <printRadioSettings+0x90c>)
 80048fa:	f7fe fbda 	bl	80030b2 <HAL_UART_Transmit>


	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 80048fe:	f107 0308 	add.w	r3, r7, #8
 8004902:	4a16      	ldr	r2, [pc, #88]	; (800495c <printRadioSettings+0x920>)
 8004904:	461c      	mov	r4, r3
 8004906:	4615      	mov	r5, r2
 8004908:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800490a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800490c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800490e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004910:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004912:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004914:	682b      	ldr	r3, [r5, #0]
 8004916:	461a      	mov	r2, r3
 8004918:	8022      	strh	r2, [r4, #0]
 800491a:	3402      	adds	r4, #2
 800491c:	0c1b      	lsrs	r3, r3, #16
 800491e:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004920:	f107 0308 	add.w	r3, r7, #8
 8004924:	4618      	mov	r0, r3
 8004926:	f7fb fc73 	bl	8000210 <strlen>
 800492a:	4603      	mov	r3, r0
 800492c:	b29a      	uxth	r2, r3
 800492e:	f107 0108 	add.w	r1, r7, #8
 8004932:	230a      	movs	r3, #10
 8004934:	4804      	ldr	r0, [pc, #16]	; (8004948 <printRadioSettings+0x90c>)
 8004936:	f7fe fbbc 	bl	80030b2 <HAL_UART_Transmit>
}
 800493a:	bf00      	nop
 800493c:	3774      	adds	r7, #116	; 0x74
 800493e:	46bd      	mov	sp, r7
 8004940:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004942:	bf00      	nop
 8004944:	08005e2c 	.word	0x08005e2c
 8004948:	200000f0 	.word	0x200000f0
 800494c:	08005e78 	.word	0x08005e78
 8004950:	08005e90 	.word	0x08005e90
 8004954:	08005ea8 	.word	0x08005ea8
 8004958:	08005ec4 	.word	0x08005ec4
 800495c:	08005a98 	.word	0x08005a98

08004960 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b084      	sub	sp, #16
 8004964:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8004966:	463b      	mov	r3, r7
 8004968:	2200      	movs	r2, #0
 800496a:	601a      	str	r2, [r3, #0]
 800496c:	605a      	str	r2, [r3, #4]
 800496e:	609a      	str	r2, [r3, #8]
 8004970:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8004972:	4b28      	ldr	r3, [pc, #160]	; (8004a14 <MX_ADC1_Init+0xb4>)
 8004974:	4a28      	ldr	r2, [pc, #160]	; (8004a18 <MX_ADC1_Init+0xb8>)
 8004976:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8004978:	4b26      	ldr	r3, [pc, #152]	; (8004a14 <MX_ADC1_Init+0xb4>)
 800497a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800497e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004980:	4b24      	ldr	r3, [pc, #144]	; (8004a14 <MX_ADC1_Init+0xb4>)
 8004982:	2200      	movs	r2, #0
 8004984:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8004986:	4b23      	ldr	r3, [pc, #140]	; (8004a14 <MX_ADC1_Init+0xb4>)
 8004988:	2201      	movs	r2, #1
 800498a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800498c:	4b21      	ldr	r3, [pc, #132]	; (8004a14 <MX_ADC1_Init+0xb4>)
 800498e:	2201      	movs	r2, #1
 8004990:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004992:	4b20      	ldr	r3, [pc, #128]	; (8004a14 <MX_ADC1_Init+0xb4>)
 8004994:	2200      	movs	r2, #0
 8004996:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800499a:	4b1e      	ldr	r3, [pc, #120]	; (8004a14 <MX_ADC1_Init+0xb4>)
 800499c:	2200      	movs	r2, #0
 800499e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80049a0:	4b1c      	ldr	r3, [pc, #112]	; (8004a14 <MX_ADC1_Init+0xb4>)
 80049a2:	4a1e      	ldr	r2, [pc, #120]	; (8004a1c <MX_ADC1_Init+0xbc>)
 80049a4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80049a6:	4b1b      	ldr	r3, [pc, #108]	; (8004a14 <MX_ADC1_Init+0xb4>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80049ac:	4b19      	ldr	r3, [pc, #100]	; (8004a14 <MX_ADC1_Init+0xb4>)
 80049ae:	2202      	movs	r2, #2
 80049b0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80049b2:	4b18      	ldr	r3, [pc, #96]	; (8004a14 <MX_ADC1_Init+0xb4>)
 80049b4:	2201      	movs	r2, #1
 80049b6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80049ba:	4b16      	ldr	r3, [pc, #88]	; (8004a14 <MX_ADC1_Init+0xb4>)
 80049bc:	2201      	movs	r2, #1
 80049be:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80049c0:	4814      	ldr	r0, [pc, #80]	; (8004a14 <MX_ADC1_Init+0xb4>)
 80049c2:	f7fb fe91 	bl	80006e8 <HAL_ADC_Init>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d001      	beq.n	80049d0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80049cc:	f000 fa2a 	bl	8004e24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80049d0:	2300      	movs	r3, #0
 80049d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80049d4:	2301      	movs	r3, #1
 80049d6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80049d8:	2307      	movs	r3, #7
 80049da:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80049dc:	463b      	mov	r3, r7
 80049de:	4619      	mov	r1, r3
 80049e0:	480c      	ldr	r0, [pc, #48]	; (8004a14 <MX_ADC1_Init+0xb4>)
 80049e2:	f7fb ffd5 	bl	8000990 <HAL_ADC_ConfigChannel>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d001      	beq.n	80049f0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80049ec:	f000 fa1a 	bl	8004e24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80049f0:	2301      	movs	r3, #1
 80049f2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80049f4:	2302      	movs	r3, #2
 80049f6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80049f8:	463b      	mov	r3, r7
 80049fa:	4619      	mov	r1, r3
 80049fc:	4805      	ldr	r0, [pc, #20]	; (8004a14 <MX_ADC1_Init+0xb4>)
 80049fe:	f7fb ffc7 	bl	8000990 <HAL_ADC_ConfigChannel>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d001      	beq.n	8004a0c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8004a08:	f000 fa0c 	bl	8004e24 <Error_Handler>
  }

}
 8004a0c:	bf00      	nop
 8004a0e:	3710      	adds	r7, #16
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd80      	pop	{r7, pc}
 8004a14:	20000140 	.word	0x20000140
 8004a18:	40012000 	.word	0x40012000
 8004a1c:	0f000001 	.word	0x0f000001

08004a20 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b08a      	sub	sp, #40	; 0x28
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a28:	f107 0314 	add.w	r3, r7, #20
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	601a      	str	r2, [r3, #0]
 8004a30:	605a      	str	r2, [r3, #4]
 8004a32:	609a      	str	r2, [r3, #8]
 8004a34:	60da      	str	r2, [r3, #12]
 8004a36:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a2f      	ldr	r2, [pc, #188]	; (8004afc <HAL_ADC_MspInit+0xdc>)
 8004a3e:	4293      	cmp	r3, r2
 8004a40:	d157      	bne.n	8004af2 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004a42:	2300      	movs	r3, #0
 8004a44:	613b      	str	r3, [r7, #16]
 8004a46:	4b2e      	ldr	r3, [pc, #184]	; (8004b00 <HAL_ADC_MspInit+0xe0>)
 8004a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a4a:	4a2d      	ldr	r2, [pc, #180]	; (8004b00 <HAL_ADC_MspInit+0xe0>)
 8004a4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a50:	6453      	str	r3, [r2, #68]	; 0x44
 8004a52:	4b2b      	ldr	r3, [pc, #172]	; (8004b00 <HAL_ADC_MspInit+0xe0>)
 8004a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a5a:	613b      	str	r3, [r7, #16]
 8004a5c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a5e:	2300      	movs	r3, #0
 8004a60:	60fb      	str	r3, [r7, #12]
 8004a62:	4b27      	ldr	r3, [pc, #156]	; (8004b00 <HAL_ADC_MspInit+0xe0>)
 8004a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a66:	4a26      	ldr	r2, [pc, #152]	; (8004b00 <HAL_ADC_MspInit+0xe0>)
 8004a68:	f043 0301 	orr.w	r3, r3, #1
 8004a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8004a6e:	4b24      	ldr	r3, [pc, #144]	; (8004b00 <HAL_ADC_MspInit+0xe0>)
 8004a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a72:	f003 0301 	and.w	r3, r3, #1
 8004a76:	60fb      	str	r3, [r7, #12]
 8004a78:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a82:	2300      	movs	r3, #0
 8004a84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a86:	f107 0314 	add.w	r3, r7, #20
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	481d      	ldr	r0, [pc, #116]	; (8004b04 <HAL_ADC_MspInit+0xe4>)
 8004a8e:	f7fc feaf 	bl	80017f0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8004a92:	4b1d      	ldr	r3, [pc, #116]	; (8004b08 <HAL_ADC_MspInit+0xe8>)
 8004a94:	4a1d      	ldr	r2, [pc, #116]	; (8004b0c <HAL_ADC_MspInit+0xec>)
 8004a96:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004a98:	4b1b      	ldr	r3, [pc, #108]	; (8004b08 <HAL_ADC_MspInit+0xe8>)
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a9e:	4b1a      	ldr	r3, [pc, #104]	; (8004b08 <HAL_ADC_MspInit+0xe8>)
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004aa4:	4b18      	ldr	r3, [pc, #96]	; (8004b08 <HAL_ADC_MspInit+0xe8>)
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004aaa:	4b17      	ldr	r3, [pc, #92]	; (8004b08 <HAL_ADC_MspInit+0xe8>)
 8004aac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ab0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004ab2:	4b15      	ldr	r3, [pc, #84]	; (8004b08 <HAL_ADC_MspInit+0xe8>)
 8004ab4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ab8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004aba:	4b13      	ldr	r3, [pc, #76]	; (8004b08 <HAL_ADC_MspInit+0xe8>)
 8004abc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004ac0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004ac2:	4b11      	ldr	r3, [pc, #68]	; (8004b08 <HAL_ADC_MspInit+0xe8>)
 8004ac4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ac8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004aca:	4b0f      	ldr	r3, [pc, #60]	; (8004b08 <HAL_ADC_MspInit+0xe8>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004ad0:	4b0d      	ldr	r3, [pc, #52]	; (8004b08 <HAL_ADC_MspInit+0xe8>)
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004ad6:	480c      	ldr	r0, [pc, #48]	; (8004b08 <HAL_ADC_MspInit+0xe8>)
 8004ad8:	f7fc fb1c 	bl	8001114 <HAL_DMA_Init>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d001      	beq.n	8004ae6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8004ae2:	f000 f99f 	bl	8004e24 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	4a07      	ldr	r2, [pc, #28]	; (8004b08 <HAL_ADC_MspInit+0xe8>)
 8004aea:	639a      	str	r2, [r3, #56]	; 0x38
 8004aec:	4a06      	ldr	r2, [pc, #24]	; (8004b08 <HAL_ADC_MspInit+0xe8>)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004af2:	bf00      	nop
 8004af4:	3728      	adds	r7, #40	; 0x28
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}
 8004afa:	bf00      	nop
 8004afc:	40012000 	.word	0x40012000
 8004b00:	40023800 	.word	0x40023800
 8004b04:	40020000 	.word	0x40020000
 8004b08:	20000188 	.word	0x20000188
 8004b0c:	40026410 	.word	0x40026410

08004b10 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004b16:	2300      	movs	r3, #0
 8004b18:	607b      	str	r3, [r7, #4]
 8004b1a:	4b0c      	ldr	r3, [pc, #48]	; (8004b4c <MX_DMA_Init+0x3c>)
 8004b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1e:	4a0b      	ldr	r2, [pc, #44]	; (8004b4c <MX_DMA_Init+0x3c>)
 8004b20:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004b24:	6313      	str	r3, [r2, #48]	; 0x30
 8004b26:	4b09      	ldr	r3, [pc, #36]	; (8004b4c <MX_DMA_Init+0x3c>)
 8004b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b2e:	607b      	str	r3, [r7, #4]
 8004b30:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8004b32:	2200      	movs	r2, #0
 8004b34:	2100      	movs	r1, #0
 8004b36:	2038      	movs	r0, #56	; 0x38
 8004b38:	f7fc fab5 	bl	80010a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8004b3c:	2038      	movs	r0, #56	; 0x38
 8004b3e:	f7fc face 	bl	80010de <HAL_NVIC_EnableIRQ>

}
 8004b42:	bf00      	nop
 8004b44:	3708      	adds	r7, #8
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	40023800 	.word	0x40023800

08004b50 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b08a      	sub	sp, #40	; 0x28
 8004b54:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b56:	f107 0314 	add.w	r3, r7, #20
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	601a      	str	r2, [r3, #0]
 8004b5e:	605a      	str	r2, [r3, #4]
 8004b60:	609a      	str	r2, [r3, #8]
 8004b62:	60da      	str	r2, [r3, #12]
 8004b64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b66:	2300      	movs	r3, #0
 8004b68:	613b      	str	r3, [r7, #16]
 8004b6a:	4b37      	ldr	r3, [pc, #220]	; (8004c48 <MX_GPIO_Init+0xf8>)
 8004b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6e:	4a36      	ldr	r2, [pc, #216]	; (8004c48 <MX_GPIO_Init+0xf8>)
 8004b70:	f043 0304 	orr.w	r3, r3, #4
 8004b74:	6313      	str	r3, [r2, #48]	; 0x30
 8004b76:	4b34      	ldr	r3, [pc, #208]	; (8004c48 <MX_GPIO_Init+0xf8>)
 8004b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7a:	f003 0304 	and.w	r3, r3, #4
 8004b7e:	613b      	str	r3, [r7, #16]
 8004b80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004b82:	2300      	movs	r3, #0
 8004b84:	60fb      	str	r3, [r7, #12]
 8004b86:	4b30      	ldr	r3, [pc, #192]	; (8004c48 <MX_GPIO_Init+0xf8>)
 8004b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8a:	4a2f      	ldr	r2, [pc, #188]	; (8004c48 <MX_GPIO_Init+0xf8>)
 8004b8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b90:	6313      	str	r3, [r2, #48]	; 0x30
 8004b92:	4b2d      	ldr	r3, [pc, #180]	; (8004c48 <MX_GPIO_Init+0xf8>)
 8004b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b9a:	60fb      	str	r3, [r7, #12]
 8004b9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	60bb      	str	r3, [r7, #8]
 8004ba2:	4b29      	ldr	r3, [pc, #164]	; (8004c48 <MX_GPIO_Init+0xf8>)
 8004ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ba6:	4a28      	ldr	r2, [pc, #160]	; (8004c48 <MX_GPIO_Init+0xf8>)
 8004ba8:	f043 0301 	orr.w	r3, r3, #1
 8004bac:	6313      	str	r3, [r2, #48]	; 0x30
 8004bae:	4b26      	ldr	r3, [pc, #152]	; (8004c48 <MX_GPIO_Init+0xf8>)
 8004bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	60bb      	str	r3, [r7, #8]
 8004bb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bba:	2300      	movs	r3, #0
 8004bbc:	607b      	str	r3, [r7, #4]
 8004bbe:	4b22      	ldr	r3, [pc, #136]	; (8004c48 <MX_GPIO_Init+0xf8>)
 8004bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc2:	4a21      	ldr	r2, [pc, #132]	; (8004c48 <MX_GPIO_Init+0xf8>)
 8004bc4:	f043 0302 	orr.w	r3, r3, #2
 8004bc8:	6313      	str	r3, [r2, #48]	; 0x30
 8004bca:	4b1f      	ldr	r3, [pc, #124]	; (8004c48 <MX_GPIO_Init+0xf8>)
 8004bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bce:	f003 0302 	and.w	r3, r3, #2
 8004bd2:	607b      	str	r3, [r7, #4]
 8004bd4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	2120      	movs	r1, #32
 8004bda:	481c      	ldr	r0, [pc, #112]	; (8004c4c <MX_GPIO_Init+0xfc>)
 8004bdc:	f7fc ff9a 	bl	8001b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NRF24_CSN_Pin|NRF24_CE_Pin, GPIO_PIN_RESET);
 8004be0:	2200      	movs	r2, #0
 8004be2:	f44f 7140 	mov.w	r1, #768	; 0x300
 8004be6:	481a      	ldr	r0, [pc, #104]	; (8004c50 <MX_GPIO_Init+0x100>)
 8004be8:	f7fc ff94 	bl	8001b14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004bec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004bf0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004bf2:	4b18      	ldr	r3, [pc, #96]	; (8004c54 <MX_GPIO_Init+0x104>)
 8004bf4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004bfa:	f107 0314 	add.w	r3, r7, #20
 8004bfe:	4619      	mov	r1, r3
 8004c00:	4813      	ldr	r0, [pc, #76]	; (8004c50 <MX_GPIO_Init+0x100>)
 8004c02:	f7fc fdf5 	bl	80017f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8004c06:	2320      	movs	r3, #32
 8004c08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c12:	2300      	movs	r3, #0
 8004c14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8004c16:	f107 0314 	add.w	r3, r7, #20
 8004c1a:	4619      	mov	r1, r3
 8004c1c:	480b      	ldr	r0, [pc, #44]	; (8004c4c <MX_GPIO_Init+0xfc>)
 8004c1e:	f7fc fde7 	bl	80017f0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin|NRF24_CE_Pin;
 8004c22:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004c26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c30:	2300      	movs	r3, #0
 8004c32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c34:	f107 0314 	add.w	r3, r7, #20
 8004c38:	4619      	mov	r1, r3
 8004c3a:	4805      	ldr	r0, [pc, #20]	; (8004c50 <MX_GPIO_Init+0x100>)
 8004c3c:	f7fc fdd8 	bl	80017f0 <HAL_GPIO_Init>

}
 8004c40:	bf00      	nop
 8004c42:	3728      	adds	r7, #40	; 0x28
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}
 8004c48:	40023800 	.word	0x40023800
 8004c4c:	40020000 	.word	0x40020000
 8004c50:	40020800 	.word	0x40020800
 8004c54:	10210000 	.word	0x10210000

08004c58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c5a:	b099      	sub	sp, #100	; 0x64
 8004c5c:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004c5e:	f7fb fcaf 	bl	80005c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004c62:	f000 f871 	bl	8004d48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004c66:	f7ff ff73 	bl	8004b50 <MX_GPIO_Init>
  MX_DMA_Init();
 8004c6a:	f7ff ff51 	bl	8004b10 <MX_DMA_Init>
  MX_SPI2_Init();
 8004c6e:	f000 f8e1 	bl	8004e34 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8004c72:	f000 fa2f 	bl	80050d4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8004c76:	f7ff fe73 	bl	8004960 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, Joystick, 2);
 8004c7a:	2202      	movs	r2, #2
 8004c7c:	492c      	ldr	r1, [pc, #176]	; (8004d30 <main+0xd8>)
 8004c7e:	482d      	ldr	r0, [pc, #180]	; (8004d34 <main+0xdc>)
 8004c80:	f7fb fd76 	bl	8000770 <HAL_ADC_Start_DMA>
  NRF24_begin(GPIOC, NRF24_CSN_Pin, NRF24_CE_Pin, hspi2);
 8004c84:	4c2c      	ldr	r4, [pc, #176]	; (8004d38 <main+0xe0>)
 8004c86:	4668      	mov	r0, sp
 8004c88:	1d23      	adds	r3, r4, #4
 8004c8a:	2254      	movs	r2, #84	; 0x54
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	f000 fae7 	bl	8005260 <memcpy>
 8004c92:	6823      	ldr	r3, [r4, #0]
 8004c94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004c98:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c9c:	4827      	ldr	r0, [pc, #156]	; (8004d3c <main+0xe4>)
 8004c9e:	f7fe ff43 	bl	8003b28 <NRF24_begin>
  nrf24_DebugUART_Init(huart2);
 8004ca2:	4e27      	ldr	r6, [pc, #156]	; (8004d40 <main+0xe8>)
 8004ca4:	466d      	mov	r5, sp
 8004ca6:	f106 0410 	add.w	r4, r6, #16
 8004caa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004cac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004cae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004cb0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004cb2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004cb6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8004cba:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8004cbe:	f7ff f801 	bl	8003cc4 <nrf24_DebugUART_Init>

  printRadioSettings();
 8004cc2:	f7ff f9bb 	bl	800403c <printRadioSettings>

  NRF24_stopListening();
 8004cc6:	f7ff f89b 	bl	8003e00 <NRF24_stopListening>
  NRF24_openWritingPipe(tx_pipe_addr);
 8004cca:	a417      	add	r4, pc, #92	; (adr r4, 8004d28 <main+0xd0>)
 8004ccc:	e9d4 3400 	ldrd	r3, r4, [r4]
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	4621      	mov	r1, r4
 8004cd4:	f7ff f870 	bl	8003db8 <NRF24_openWritingPipe>
  NRF24_setAutoAck(TRUE);
 8004cd8:	2001      	movs	r0, #1
 8004cda:	f7ff f858 	bl	8003d8e <NRF24_setAutoAck>

  uint8_t i = 30;
 8004cde:	231e      	movs	r3, #30
 8004ce0:	71fb      	strb	r3, [r7, #7]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  my_tx_data[0] = i++;  	//(uint8_t)((float)Joystick[0] * (100.0 / 4095.0));
 8004ce2:	79fb      	ldrb	r3, [r7, #7]
 8004ce4:	1c5a      	adds	r2, r3, #1
 8004ce6:	71fa      	strb	r2, [r7, #7]
 8004ce8:	4a16      	ldr	r2, [pc, #88]	; (8004d44 <main+0xec>)
 8004cea:	7013      	strb	r3, [r2, #0]
	  my_tx_data[1] = i;  		//(uint8_t)((float)Joystick[1] * (100.0 / 4095.0));
 8004cec:	4a15      	ldr	r2, [pc, #84]	; (8004d44 <main+0xec>)
 8004cee:	79fb      	ldrb	r3, [r7, #7]
 8004cf0:	7053      	strb	r3, [r2, #1]
	  if(NRF24_write(my_tx_data, PAYLOAD_SIZE)){
 8004cf2:	2102      	movs	r1, #2
 8004cf4:	4813      	ldr	r0, [pc, #76]	; (8004d44 <main+0xec>)
 8004cf6:	f7ff f8c3 	bl	8003e80 <NRF24_write>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d00b      	beq.n	8004d18 <main+0xc0>
		  my_tx_data[PAYLOAD_SIZE] = '\r';
 8004d00:	4b10      	ldr	r3, [pc, #64]	; (8004d44 <main+0xec>)
 8004d02:	220d      	movs	r2, #13
 8004d04:	709a      	strb	r2, [r3, #2]
		  my_tx_data[PAYLOAD_SIZE + 1] = '\n';
 8004d06:	4b0f      	ldr	r3, [pc, #60]	; (8004d44 <main+0xec>)
 8004d08:	220a      	movs	r2, #10
 8004d0a:	70da      	strb	r2, [r3, #3]
		  HAL_UART_Transmit(&huart2, my_tx_data, PAYLOAD_SIZE + 2, 100);
 8004d0c:	2364      	movs	r3, #100	; 0x64
 8004d0e:	2204      	movs	r2, #4
 8004d10:	490c      	ldr	r1, [pc, #48]	; (8004d44 <main+0xec>)
 8004d12:	480b      	ldr	r0, [pc, #44]	; (8004d40 <main+0xe8>)
 8004d14:	f7fe f9cd 	bl	80030b2 <HAL_UART_Transmit>
	  }

	  HAL_Delay(1000);
 8004d18:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004d1c:	f7fb fcc2 	bl	80006a4 <HAL_Delay>
	  my_tx_data[0] = i++;  	//(uint8_t)((float)Joystick[0] * (100.0 / 4095.0));
 8004d20:	e7df      	b.n	8004ce2 <main+0x8a>
 8004d22:	bf00      	nop
 8004d24:	f3af 8000 	nop.w
 8004d28:	223344aa 	.word	0x223344aa
 8004d2c:	00000011 	.word	0x00000011
 8004d30:	200001e8 	.word	0x200001e8
 8004d34:	20000140 	.word	0x20000140
 8004d38:	20000210 	.word	0x20000210
 8004d3c:	40020800 	.word	0x40020800
 8004d40:	20000268 	.word	0x20000268
 8004d44:	200001ec 	.word	0x200001ec

08004d48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004d48:	b580      	push	{r7, lr}
 8004d4a:	b094      	sub	sp, #80	; 0x50
 8004d4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004d4e:	f107 031c 	add.w	r3, r7, #28
 8004d52:	2234      	movs	r2, #52	; 0x34
 8004d54:	2100      	movs	r1, #0
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 fa8d 	bl	8005276 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004d5c:	f107 0308 	add.w	r3, r7, #8
 8004d60:	2200      	movs	r2, #0
 8004d62:	601a      	str	r2, [r3, #0]
 8004d64:	605a      	str	r2, [r3, #4]
 8004d66:	609a      	str	r2, [r3, #8]
 8004d68:	60da      	str	r2, [r3, #12]
 8004d6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	607b      	str	r3, [r7, #4]
 8004d70:	4b2a      	ldr	r3, [pc, #168]	; (8004e1c <SystemClock_Config+0xd4>)
 8004d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d74:	4a29      	ldr	r2, [pc, #164]	; (8004e1c <SystemClock_Config+0xd4>)
 8004d76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d7a:	6413      	str	r3, [r2, #64]	; 0x40
 8004d7c:	4b27      	ldr	r3, [pc, #156]	; (8004e1c <SystemClock_Config+0xd4>)
 8004d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d84:	607b      	str	r3, [r7, #4]
 8004d86:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8004d88:	2300      	movs	r3, #0
 8004d8a:	603b      	str	r3, [r7, #0]
 8004d8c:	4b24      	ldr	r3, [pc, #144]	; (8004e20 <SystemClock_Config+0xd8>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8004d94:	4a22      	ldr	r2, [pc, #136]	; (8004e20 <SystemClock_Config+0xd8>)
 8004d96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d9a:	6013      	str	r3, [r2, #0]
 8004d9c:	4b20      	ldr	r3, [pc, #128]	; (8004e20 <SystemClock_Config+0xd8>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004da4:	603b      	str	r3, [r7, #0]
 8004da6:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004da8:	2302      	movs	r3, #2
 8004daa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004dac:	2301      	movs	r3, #1
 8004dae:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004db0:	2310      	movs	r3, #16
 8004db2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004db4:	2302      	movs	r3, #2
 8004db6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004db8:	2300      	movs	r3, #0
 8004dba:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8004dbc:	2310      	movs	r3, #16
 8004dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8004dc0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8004dc4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8004dc6:	2304      	movs	r3, #4
 8004dc8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004dca:	2302      	movs	r3, #2
 8004dcc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004dce:	2302      	movs	r3, #2
 8004dd0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004dd2:	f107 031c 	add.w	r3, r7, #28
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	f7fd f970 	bl	80020bc <HAL_RCC_OscConfig>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d001      	beq.n	8004de6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8004de2:	f000 f81f 	bl	8004e24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004de6:	230f      	movs	r3, #15
 8004de8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004dea:	2302      	movs	r3, #2
 8004dec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004dee:	2300      	movs	r3, #0
 8004df0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004df2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004df6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004dfc:	f107 0308 	add.w	r3, r7, #8
 8004e00:	2102      	movs	r1, #2
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7fc fea0 	bl	8001b48 <HAL_RCC_ClockConfig>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d001      	beq.n	8004e12 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8004e0e:	f000 f809 	bl	8004e24 <Error_Handler>
  }
}
 8004e12:	bf00      	nop
 8004e14:	3750      	adds	r7, #80	; 0x50
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	40023800 	.word	0x40023800
 8004e20:	40007000 	.word	0x40007000

08004e24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004e24:	b480      	push	{r7}
 8004e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004e28:	bf00      	nop
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr
	...

08004e34 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8004e38:	4b17      	ldr	r3, [pc, #92]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e3a:	4a18      	ldr	r2, [pc, #96]	; (8004e9c <MX_SPI2_Init+0x68>)
 8004e3c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004e3e:	4b16      	ldr	r3, [pc, #88]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e40:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004e44:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004e46:	4b14      	ldr	r3, [pc, #80]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e48:	2200      	movs	r2, #0
 8004e4a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004e4c:	4b12      	ldr	r3, [pc, #72]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e4e:	2200      	movs	r2, #0
 8004e50:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e52:	4b11      	ldr	r3, [pc, #68]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e54:	2200      	movs	r2, #0
 8004e56:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004e58:	4b0f      	ldr	r3, [pc, #60]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004e5e:	4b0e      	ldr	r3, [pc, #56]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e60:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e64:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004e66:	4b0c      	ldr	r3, [pc, #48]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e68:	2220      	movs	r2, #32
 8004e6a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004e6c:	4b0a      	ldr	r3, [pc, #40]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8004e72:	4b09      	ldr	r3, [pc, #36]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e74:	2200      	movs	r2, #0
 8004e76:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e78:	4b07      	ldr	r3, [pc, #28]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8004e7e:	4b06      	ldr	r3, [pc, #24]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e80:	220a      	movs	r2, #10
 8004e82:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004e84:	4804      	ldr	r0, [pc, #16]	; (8004e98 <MX_SPI2_Init+0x64>)
 8004e86:	f7fd fb73 	bl	8002570 <HAL_SPI_Init>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d001      	beq.n	8004e94 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8004e90:	f7ff ffc8 	bl	8004e24 <Error_Handler>
  }

}
 8004e94:	bf00      	nop
 8004e96:	bd80      	pop	{r7, pc}
 8004e98:	20000210 	.word	0x20000210
 8004e9c:	40003800 	.word	0x40003800

08004ea0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b08a      	sub	sp, #40	; 0x28
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ea8:	f107 0314 	add.w	r3, r7, #20
 8004eac:	2200      	movs	r2, #0
 8004eae:	601a      	str	r2, [r3, #0]
 8004eb0:	605a      	str	r2, [r3, #4]
 8004eb2:	609a      	str	r2, [r3, #8]
 8004eb4:	60da      	str	r2, [r3, #12]
 8004eb6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a30      	ldr	r2, [pc, #192]	; (8004f80 <HAL_SPI_MspInit+0xe0>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d15a      	bne.n	8004f78 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	613b      	str	r3, [r7, #16]
 8004ec6:	4b2f      	ldr	r3, [pc, #188]	; (8004f84 <HAL_SPI_MspInit+0xe4>)
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eca:	4a2e      	ldr	r2, [pc, #184]	; (8004f84 <HAL_SPI_MspInit+0xe4>)
 8004ecc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8004ed2:	4b2c      	ldr	r3, [pc, #176]	; (8004f84 <HAL_SPI_MspInit+0xe4>)
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ed6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004eda:	613b      	str	r3, [r7, #16]
 8004edc:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ede:	2300      	movs	r3, #0
 8004ee0:	60fb      	str	r3, [r7, #12]
 8004ee2:	4b28      	ldr	r3, [pc, #160]	; (8004f84 <HAL_SPI_MspInit+0xe4>)
 8004ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee6:	4a27      	ldr	r2, [pc, #156]	; (8004f84 <HAL_SPI_MspInit+0xe4>)
 8004ee8:	f043 0304 	orr.w	r3, r3, #4
 8004eec:	6313      	str	r3, [r2, #48]	; 0x30
 8004eee:	4b25      	ldr	r3, [pc, #148]	; (8004f84 <HAL_SPI_MspInit+0xe4>)
 8004ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef2:	f003 0304 	and.w	r3, r3, #4
 8004ef6:	60fb      	str	r3, [r7, #12]
 8004ef8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004efa:	2300      	movs	r3, #0
 8004efc:	60bb      	str	r3, [r7, #8]
 8004efe:	4b21      	ldr	r3, [pc, #132]	; (8004f84 <HAL_SPI_MspInit+0xe4>)
 8004f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f02:	4a20      	ldr	r2, [pc, #128]	; (8004f84 <HAL_SPI_MspInit+0xe4>)
 8004f04:	f043 0302 	orr.w	r3, r3, #2
 8004f08:	6313      	str	r3, [r2, #48]	; 0x30
 8004f0a:	4b1e      	ldr	r3, [pc, #120]	; (8004f84 <HAL_SPI_MspInit+0xe4>)
 8004f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f0e:	f003 0302 	and.w	r3, r3, #2
 8004f12:	60bb      	str	r3, [r7, #8]
 8004f14:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004f16:	2302      	movs	r3, #2
 8004f18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f1a:	2302      	movs	r3, #2
 8004f1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f22:	2303      	movs	r3, #3
 8004f24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8004f26:	2307      	movs	r3, #7
 8004f28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f2a:	f107 0314 	add.w	r3, r7, #20
 8004f2e:	4619      	mov	r1, r3
 8004f30:	4815      	ldr	r0, [pc, #84]	; (8004f88 <HAL_SPI_MspInit+0xe8>)
 8004f32:	f7fc fc5d 	bl	80017f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004f36:	2304      	movs	r3, #4
 8004f38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f3a:	2302      	movs	r3, #2
 8004f3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f3e:	2300      	movs	r3, #0
 8004f40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f42:	2303      	movs	r3, #3
 8004f44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004f46:	2305      	movs	r3, #5
 8004f48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004f4a:	f107 0314 	add.w	r3, r7, #20
 8004f4e:	4619      	mov	r1, r3
 8004f50:	480d      	ldr	r0, [pc, #52]	; (8004f88 <HAL_SPI_MspInit+0xe8>)
 8004f52:	f7fc fc4d 	bl	80017f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004f56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004f5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f5c:	2302      	movs	r3, #2
 8004f5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f60:	2300      	movs	r3, #0
 8004f62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f64:	2303      	movs	r3, #3
 8004f66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004f68:	2305      	movs	r3, #5
 8004f6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004f6c:	f107 0314 	add.w	r3, r7, #20
 8004f70:	4619      	mov	r1, r3
 8004f72:	4806      	ldr	r0, [pc, #24]	; (8004f8c <HAL_SPI_MspInit+0xec>)
 8004f74:	f7fc fc3c 	bl	80017f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8004f78:	bf00      	nop
 8004f7a:	3728      	adds	r7, #40	; 0x28
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	40003800 	.word	0x40003800
 8004f84:	40023800 	.word	0x40023800
 8004f88:	40020800 	.word	0x40020800
 8004f8c:	40020400 	.word	0x40020400

08004f90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b082      	sub	sp, #8
 8004f94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f96:	2300      	movs	r3, #0
 8004f98:	607b      	str	r3, [r7, #4]
 8004f9a:	4b10      	ldr	r3, [pc, #64]	; (8004fdc <HAL_MspInit+0x4c>)
 8004f9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f9e:	4a0f      	ldr	r2, [pc, #60]	; (8004fdc <HAL_MspInit+0x4c>)
 8004fa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fa4:	6453      	str	r3, [r2, #68]	; 0x44
 8004fa6:	4b0d      	ldr	r3, [pc, #52]	; (8004fdc <HAL_MspInit+0x4c>)
 8004fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004faa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fae:	607b      	str	r3, [r7, #4]
 8004fb0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	603b      	str	r3, [r7, #0]
 8004fb6:	4b09      	ldr	r3, [pc, #36]	; (8004fdc <HAL_MspInit+0x4c>)
 8004fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fba:	4a08      	ldr	r2, [pc, #32]	; (8004fdc <HAL_MspInit+0x4c>)
 8004fbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fc0:	6413      	str	r3, [r2, #64]	; 0x40
 8004fc2:	4b06      	ldr	r3, [pc, #24]	; (8004fdc <HAL_MspInit+0x4c>)
 8004fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fca:	603b      	str	r3, [r7, #0]
 8004fcc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004fce:	2007      	movs	r0, #7
 8004fd0:	f7fc f85e 	bl	8001090 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004fd4:	bf00      	nop
 8004fd6:	3708      	adds	r7, #8
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	40023800 	.word	0x40023800

08004fe0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004fe4:	bf00      	nop
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fec:	4770      	bx	lr

08004fee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004fee:	b480      	push	{r7}
 8004ff0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004ff2:	e7fe      	b.n	8004ff2 <HardFault_Handler+0x4>

08004ff4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004ff8:	e7fe      	b.n	8004ff8 <MemManage_Handler+0x4>

08004ffa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004ffa:	b480      	push	{r7}
 8004ffc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004ffe:	e7fe      	b.n	8004ffe <BusFault_Handler+0x4>

08005000 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005004:	e7fe      	b.n	8005004 <UsageFault_Handler+0x4>

08005006 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005006:	b480      	push	{r7}
 8005008:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800500a:	bf00      	nop
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005014:	b480      	push	{r7}
 8005016:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005018:	bf00      	nop
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005022:	b480      	push	{r7}
 8005024:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005026:	bf00      	nop
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005034:	f7fb fb16 	bl	8000664 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005038:	bf00      	nop
 800503a:	bd80      	pop	{r7, pc}

0800503c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005040:	4802      	ldr	r0, [pc, #8]	; (800504c <DMA2_Stream0_IRQHandler+0x10>)
 8005042:	f7fc f96d 	bl	8001320 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8005046:	bf00      	nop
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	20000188 	.word	0x20000188

08005050 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005058:	4b11      	ldr	r3, [pc, #68]	; (80050a0 <_sbrk+0x50>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d102      	bne.n	8005066 <_sbrk+0x16>
		heap_end = &end;
 8005060:	4b0f      	ldr	r3, [pc, #60]	; (80050a0 <_sbrk+0x50>)
 8005062:	4a10      	ldr	r2, [pc, #64]	; (80050a4 <_sbrk+0x54>)
 8005064:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8005066:	4b0e      	ldr	r3, [pc, #56]	; (80050a0 <_sbrk+0x50>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800506c:	4b0c      	ldr	r3, [pc, #48]	; (80050a0 <_sbrk+0x50>)
 800506e:	681a      	ldr	r2, [r3, #0]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	4413      	add	r3, r2
 8005074:	466a      	mov	r2, sp
 8005076:	4293      	cmp	r3, r2
 8005078:	d907      	bls.n	800508a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800507a:	f000 f8c7 	bl	800520c <__errno>
 800507e:	4602      	mov	r2, r0
 8005080:	230c      	movs	r3, #12
 8005082:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8005084:	f04f 33ff 	mov.w	r3, #4294967295
 8005088:	e006      	b.n	8005098 <_sbrk+0x48>
	}

	heap_end += incr;
 800508a:	4b05      	ldr	r3, [pc, #20]	; (80050a0 <_sbrk+0x50>)
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4413      	add	r3, r2
 8005092:	4a03      	ldr	r2, [pc, #12]	; (80050a0 <_sbrk+0x50>)
 8005094:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8005096:	68fb      	ldr	r3, [r7, #12]
}
 8005098:	4618      	mov	r0, r3
 800509a:	3710      	adds	r7, #16
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}
 80050a0:	20000130 	.word	0x20000130
 80050a4:	200002b0 	.word	0x200002b0

080050a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80050a8:	b480      	push	{r7}
 80050aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80050ac:	4b08      	ldr	r3, [pc, #32]	; (80050d0 <SystemInit+0x28>)
 80050ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050b2:	4a07      	ldr	r2, [pc, #28]	; (80050d0 <SystemInit+0x28>)
 80050b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80050b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80050bc:	4b04      	ldr	r3, [pc, #16]	; (80050d0 <SystemInit+0x28>)
 80050be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80050c2:	609a      	str	r2, [r3, #8]
#endif
}
 80050c4:	bf00      	nop
 80050c6:	46bd      	mov	sp, r7
 80050c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050cc:	4770      	bx	lr
 80050ce:	bf00      	nop
 80050d0:	e000ed00 	.word	0xe000ed00

080050d4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80050d8:	4b11      	ldr	r3, [pc, #68]	; (8005120 <MX_USART2_UART_Init+0x4c>)
 80050da:	4a12      	ldr	r2, [pc, #72]	; (8005124 <MX_USART2_UART_Init+0x50>)
 80050dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80050de:	4b10      	ldr	r3, [pc, #64]	; (8005120 <MX_USART2_UART_Init+0x4c>)
 80050e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80050e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80050e6:	4b0e      	ldr	r3, [pc, #56]	; (8005120 <MX_USART2_UART_Init+0x4c>)
 80050e8:	2200      	movs	r2, #0
 80050ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80050ec:	4b0c      	ldr	r3, [pc, #48]	; (8005120 <MX_USART2_UART_Init+0x4c>)
 80050ee:	2200      	movs	r2, #0
 80050f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80050f2:	4b0b      	ldr	r3, [pc, #44]	; (8005120 <MX_USART2_UART_Init+0x4c>)
 80050f4:	2200      	movs	r2, #0
 80050f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80050f8:	4b09      	ldr	r3, [pc, #36]	; (8005120 <MX_USART2_UART_Init+0x4c>)
 80050fa:	220c      	movs	r2, #12
 80050fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80050fe:	4b08      	ldr	r3, [pc, #32]	; (8005120 <MX_USART2_UART_Init+0x4c>)
 8005100:	2200      	movs	r2, #0
 8005102:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005104:	4b06      	ldr	r3, [pc, #24]	; (8005120 <MX_USART2_UART_Init+0x4c>)
 8005106:	2200      	movs	r2, #0
 8005108:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800510a:	4805      	ldr	r0, [pc, #20]	; (8005120 <MX_USART2_UART_Init+0x4c>)
 800510c:	f7fd ff84 	bl	8003018 <HAL_UART_Init>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d001      	beq.n	800511a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005116:	f7ff fe85 	bl	8004e24 <Error_Handler>
  }

}
 800511a:	bf00      	nop
 800511c:	bd80      	pop	{r7, pc}
 800511e:	bf00      	nop
 8005120:	20000268 	.word	0x20000268
 8005124:	40004400 	.word	0x40004400

08005128 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b08a      	sub	sp, #40	; 0x28
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005130:	f107 0314 	add.w	r3, r7, #20
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]
 8005138:	605a      	str	r2, [r3, #4]
 800513a:	609a      	str	r2, [r3, #8]
 800513c:	60da      	str	r2, [r3, #12]
 800513e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	4a19      	ldr	r2, [pc, #100]	; (80051ac <HAL_UART_MspInit+0x84>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d12b      	bne.n	80051a2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800514a:	2300      	movs	r3, #0
 800514c:	613b      	str	r3, [r7, #16]
 800514e:	4b18      	ldr	r3, [pc, #96]	; (80051b0 <HAL_UART_MspInit+0x88>)
 8005150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005152:	4a17      	ldr	r2, [pc, #92]	; (80051b0 <HAL_UART_MspInit+0x88>)
 8005154:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005158:	6413      	str	r3, [r2, #64]	; 0x40
 800515a:	4b15      	ldr	r3, [pc, #84]	; (80051b0 <HAL_UART_MspInit+0x88>)
 800515c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800515e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005162:	613b      	str	r3, [r7, #16]
 8005164:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005166:	2300      	movs	r3, #0
 8005168:	60fb      	str	r3, [r7, #12]
 800516a:	4b11      	ldr	r3, [pc, #68]	; (80051b0 <HAL_UART_MspInit+0x88>)
 800516c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800516e:	4a10      	ldr	r2, [pc, #64]	; (80051b0 <HAL_UART_MspInit+0x88>)
 8005170:	f043 0301 	orr.w	r3, r3, #1
 8005174:	6313      	str	r3, [r2, #48]	; 0x30
 8005176:	4b0e      	ldr	r3, [pc, #56]	; (80051b0 <HAL_UART_MspInit+0x88>)
 8005178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800517a:	f003 0301 	and.w	r3, r3, #1
 800517e:	60fb      	str	r3, [r7, #12]
 8005180:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005182:	230c      	movs	r3, #12
 8005184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005186:	2302      	movs	r3, #2
 8005188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800518a:	2300      	movs	r3, #0
 800518c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800518e:	2303      	movs	r3, #3
 8005190:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005192:	2307      	movs	r3, #7
 8005194:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005196:	f107 0314 	add.w	r3, r7, #20
 800519a:	4619      	mov	r1, r3
 800519c:	4805      	ldr	r0, [pc, #20]	; (80051b4 <HAL_UART_MspInit+0x8c>)
 800519e:	f7fc fb27 	bl	80017f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80051a2:	bf00      	nop
 80051a4:	3728      	adds	r7, #40	; 0x28
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	40004400 	.word	0x40004400
 80051b0:	40023800 	.word	0x40023800
 80051b4:	40020000 	.word	0x40020000

080051b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80051b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80051f0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80051bc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80051be:	e003      	b.n	80051c8 <LoopCopyDataInit>

080051c0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80051c0:	4b0c      	ldr	r3, [pc, #48]	; (80051f4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80051c2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80051c4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80051c6:	3104      	adds	r1, #4

080051c8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80051c8:	480b      	ldr	r0, [pc, #44]	; (80051f8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80051ca:	4b0c      	ldr	r3, [pc, #48]	; (80051fc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80051cc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80051ce:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80051d0:	d3f6      	bcc.n	80051c0 <CopyDataInit>
  ldr  r2, =_sbss
 80051d2:	4a0b      	ldr	r2, [pc, #44]	; (8005200 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80051d4:	e002      	b.n	80051dc <LoopFillZerobss>

080051d6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80051d6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80051d8:	f842 3b04 	str.w	r3, [r2], #4

080051dc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80051dc:	4b09      	ldr	r3, [pc, #36]	; (8005204 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80051de:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80051e0:	d3f9      	bcc.n	80051d6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80051e2:	f7ff ff61 	bl	80050a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80051e6:	f000 f817 	bl	8005218 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80051ea:	f7ff fd35 	bl	8004c58 <main>
  bx  lr    
 80051ee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80051f0:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80051f4:	08005f44 	.word	0x08005f44
  ldr  r0, =_sdata
 80051f8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80051fc:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8005200:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8005204:	200002ac 	.word	0x200002ac

08005208 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005208:	e7fe      	b.n	8005208 <ADC_IRQHandler>
	...

0800520c <__errno>:
 800520c:	4b01      	ldr	r3, [pc, #4]	; (8005214 <__errno+0x8>)
 800520e:	6818      	ldr	r0, [r3, #0]
 8005210:	4770      	bx	lr
 8005212:	bf00      	nop
 8005214:	2000000c 	.word	0x2000000c

08005218 <__libc_init_array>:
 8005218:	b570      	push	{r4, r5, r6, lr}
 800521a:	4e0d      	ldr	r6, [pc, #52]	; (8005250 <__libc_init_array+0x38>)
 800521c:	4c0d      	ldr	r4, [pc, #52]	; (8005254 <__libc_init_array+0x3c>)
 800521e:	1ba4      	subs	r4, r4, r6
 8005220:	10a4      	asrs	r4, r4, #2
 8005222:	2500      	movs	r5, #0
 8005224:	42a5      	cmp	r5, r4
 8005226:	d109      	bne.n	800523c <__libc_init_array+0x24>
 8005228:	4e0b      	ldr	r6, [pc, #44]	; (8005258 <__libc_init_array+0x40>)
 800522a:	4c0c      	ldr	r4, [pc, #48]	; (800525c <__libc_init_array+0x44>)
 800522c:	f000 fc28 	bl	8005a80 <_init>
 8005230:	1ba4      	subs	r4, r4, r6
 8005232:	10a4      	asrs	r4, r4, #2
 8005234:	2500      	movs	r5, #0
 8005236:	42a5      	cmp	r5, r4
 8005238:	d105      	bne.n	8005246 <__libc_init_array+0x2e>
 800523a:	bd70      	pop	{r4, r5, r6, pc}
 800523c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005240:	4798      	blx	r3
 8005242:	3501      	adds	r5, #1
 8005244:	e7ee      	b.n	8005224 <__libc_init_array+0xc>
 8005246:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800524a:	4798      	blx	r3
 800524c:	3501      	adds	r5, #1
 800524e:	e7f2      	b.n	8005236 <__libc_init_array+0x1e>
 8005250:	08005f3c 	.word	0x08005f3c
 8005254:	08005f3c 	.word	0x08005f3c
 8005258:	08005f3c 	.word	0x08005f3c
 800525c:	08005f40 	.word	0x08005f40

08005260 <memcpy>:
 8005260:	b510      	push	{r4, lr}
 8005262:	1e43      	subs	r3, r0, #1
 8005264:	440a      	add	r2, r1
 8005266:	4291      	cmp	r1, r2
 8005268:	d100      	bne.n	800526c <memcpy+0xc>
 800526a:	bd10      	pop	{r4, pc}
 800526c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005270:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005274:	e7f7      	b.n	8005266 <memcpy+0x6>

08005276 <memset>:
 8005276:	4402      	add	r2, r0
 8005278:	4603      	mov	r3, r0
 800527a:	4293      	cmp	r3, r2
 800527c:	d100      	bne.n	8005280 <memset+0xa>
 800527e:	4770      	bx	lr
 8005280:	f803 1b01 	strb.w	r1, [r3], #1
 8005284:	e7f9      	b.n	800527a <memset+0x4>
	...

08005288 <siprintf>:
 8005288:	b40e      	push	{r1, r2, r3}
 800528a:	b500      	push	{lr}
 800528c:	b09c      	sub	sp, #112	; 0x70
 800528e:	ab1d      	add	r3, sp, #116	; 0x74
 8005290:	9002      	str	r0, [sp, #8]
 8005292:	9006      	str	r0, [sp, #24]
 8005294:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005298:	4809      	ldr	r0, [pc, #36]	; (80052c0 <siprintf+0x38>)
 800529a:	9107      	str	r1, [sp, #28]
 800529c:	9104      	str	r1, [sp, #16]
 800529e:	4909      	ldr	r1, [pc, #36]	; (80052c4 <siprintf+0x3c>)
 80052a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80052a4:	9105      	str	r1, [sp, #20]
 80052a6:	6800      	ldr	r0, [r0, #0]
 80052a8:	9301      	str	r3, [sp, #4]
 80052aa:	a902      	add	r1, sp, #8
 80052ac:	f000 f866 	bl	800537c <_svfiprintf_r>
 80052b0:	9b02      	ldr	r3, [sp, #8]
 80052b2:	2200      	movs	r2, #0
 80052b4:	701a      	strb	r2, [r3, #0]
 80052b6:	b01c      	add	sp, #112	; 0x70
 80052b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80052bc:	b003      	add	sp, #12
 80052be:	4770      	bx	lr
 80052c0:	2000000c 	.word	0x2000000c
 80052c4:	ffff0208 	.word	0xffff0208

080052c8 <__ssputs_r>:
 80052c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052cc:	688e      	ldr	r6, [r1, #8]
 80052ce:	429e      	cmp	r6, r3
 80052d0:	4682      	mov	sl, r0
 80052d2:	460c      	mov	r4, r1
 80052d4:	4690      	mov	r8, r2
 80052d6:	4699      	mov	r9, r3
 80052d8:	d837      	bhi.n	800534a <__ssputs_r+0x82>
 80052da:	898a      	ldrh	r2, [r1, #12]
 80052dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80052e0:	d031      	beq.n	8005346 <__ssputs_r+0x7e>
 80052e2:	6825      	ldr	r5, [r4, #0]
 80052e4:	6909      	ldr	r1, [r1, #16]
 80052e6:	1a6f      	subs	r7, r5, r1
 80052e8:	6965      	ldr	r5, [r4, #20]
 80052ea:	2302      	movs	r3, #2
 80052ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80052f0:	fb95 f5f3 	sdiv	r5, r5, r3
 80052f4:	f109 0301 	add.w	r3, r9, #1
 80052f8:	443b      	add	r3, r7
 80052fa:	429d      	cmp	r5, r3
 80052fc:	bf38      	it	cc
 80052fe:	461d      	movcc	r5, r3
 8005300:	0553      	lsls	r3, r2, #21
 8005302:	d530      	bpl.n	8005366 <__ssputs_r+0x9e>
 8005304:	4629      	mov	r1, r5
 8005306:	f000 fb21 	bl	800594c <_malloc_r>
 800530a:	4606      	mov	r6, r0
 800530c:	b950      	cbnz	r0, 8005324 <__ssputs_r+0x5c>
 800530e:	230c      	movs	r3, #12
 8005310:	f8ca 3000 	str.w	r3, [sl]
 8005314:	89a3      	ldrh	r3, [r4, #12]
 8005316:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800531a:	81a3      	strh	r3, [r4, #12]
 800531c:	f04f 30ff 	mov.w	r0, #4294967295
 8005320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005324:	463a      	mov	r2, r7
 8005326:	6921      	ldr	r1, [r4, #16]
 8005328:	f7ff ff9a 	bl	8005260 <memcpy>
 800532c:	89a3      	ldrh	r3, [r4, #12]
 800532e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005332:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005336:	81a3      	strh	r3, [r4, #12]
 8005338:	6126      	str	r6, [r4, #16]
 800533a:	6165      	str	r5, [r4, #20]
 800533c:	443e      	add	r6, r7
 800533e:	1bed      	subs	r5, r5, r7
 8005340:	6026      	str	r6, [r4, #0]
 8005342:	60a5      	str	r5, [r4, #8]
 8005344:	464e      	mov	r6, r9
 8005346:	454e      	cmp	r6, r9
 8005348:	d900      	bls.n	800534c <__ssputs_r+0x84>
 800534a:	464e      	mov	r6, r9
 800534c:	4632      	mov	r2, r6
 800534e:	4641      	mov	r1, r8
 8005350:	6820      	ldr	r0, [r4, #0]
 8005352:	f000 fa93 	bl	800587c <memmove>
 8005356:	68a3      	ldr	r3, [r4, #8]
 8005358:	1b9b      	subs	r3, r3, r6
 800535a:	60a3      	str	r3, [r4, #8]
 800535c:	6823      	ldr	r3, [r4, #0]
 800535e:	441e      	add	r6, r3
 8005360:	6026      	str	r6, [r4, #0]
 8005362:	2000      	movs	r0, #0
 8005364:	e7dc      	b.n	8005320 <__ssputs_r+0x58>
 8005366:	462a      	mov	r2, r5
 8005368:	f000 fb4a 	bl	8005a00 <_realloc_r>
 800536c:	4606      	mov	r6, r0
 800536e:	2800      	cmp	r0, #0
 8005370:	d1e2      	bne.n	8005338 <__ssputs_r+0x70>
 8005372:	6921      	ldr	r1, [r4, #16]
 8005374:	4650      	mov	r0, sl
 8005376:	f000 fa9b 	bl	80058b0 <_free_r>
 800537a:	e7c8      	b.n	800530e <__ssputs_r+0x46>

0800537c <_svfiprintf_r>:
 800537c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005380:	461d      	mov	r5, r3
 8005382:	898b      	ldrh	r3, [r1, #12]
 8005384:	061f      	lsls	r7, r3, #24
 8005386:	b09d      	sub	sp, #116	; 0x74
 8005388:	4680      	mov	r8, r0
 800538a:	460c      	mov	r4, r1
 800538c:	4616      	mov	r6, r2
 800538e:	d50f      	bpl.n	80053b0 <_svfiprintf_r+0x34>
 8005390:	690b      	ldr	r3, [r1, #16]
 8005392:	b96b      	cbnz	r3, 80053b0 <_svfiprintf_r+0x34>
 8005394:	2140      	movs	r1, #64	; 0x40
 8005396:	f000 fad9 	bl	800594c <_malloc_r>
 800539a:	6020      	str	r0, [r4, #0]
 800539c:	6120      	str	r0, [r4, #16]
 800539e:	b928      	cbnz	r0, 80053ac <_svfiprintf_r+0x30>
 80053a0:	230c      	movs	r3, #12
 80053a2:	f8c8 3000 	str.w	r3, [r8]
 80053a6:	f04f 30ff 	mov.w	r0, #4294967295
 80053aa:	e0c8      	b.n	800553e <_svfiprintf_r+0x1c2>
 80053ac:	2340      	movs	r3, #64	; 0x40
 80053ae:	6163      	str	r3, [r4, #20]
 80053b0:	2300      	movs	r3, #0
 80053b2:	9309      	str	r3, [sp, #36]	; 0x24
 80053b4:	2320      	movs	r3, #32
 80053b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80053ba:	2330      	movs	r3, #48	; 0x30
 80053bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80053c0:	9503      	str	r5, [sp, #12]
 80053c2:	f04f 0b01 	mov.w	fp, #1
 80053c6:	4637      	mov	r7, r6
 80053c8:	463d      	mov	r5, r7
 80053ca:	f815 3b01 	ldrb.w	r3, [r5], #1
 80053ce:	b10b      	cbz	r3, 80053d4 <_svfiprintf_r+0x58>
 80053d0:	2b25      	cmp	r3, #37	; 0x25
 80053d2:	d13e      	bne.n	8005452 <_svfiprintf_r+0xd6>
 80053d4:	ebb7 0a06 	subs.w	sl, r7, r6
 80053d8:	d00b      	beq.n	80053f2 <_svfiprintf_r+0x76>
 80053da:	4653      	mov	r3, sl
 80053dc:	4632      	mov	r2, r6
 80053de:	4621      	mov	r1, r4
 80053e0:	4640      	mov	r0, r8
 80053e2:	f7ff ff71 	bl	80052c8 <__ssputs_r>
 80053e6:	3001      	adds	r0, #1
 80053e8:	f000 80a4 	beq.w	8005534 <_svfiprintf_r+0x1b8>
 80053ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053ee:	4453      	add	r3, sl
 80053f0:	9309      	str	r3, [sp, #36]	; 0x24
 80053f2:	783b      	ldrb	r3, [r7, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	f000 809d 	beq.w	8005534 <_svfiprintf_r+0x1b8>
 80053fa:	2300      	movs	r3, #0
 80053fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005400:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005404:	9304      	str	r3, [sp, #16]
 8005406:	9307      	str	r3, [sp, #28]
 8005408:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800540c:	931a      	str	r3, [sp, #104]	; 0x68
 800540e:	462f      	mov	r7, r5
 8005410:	2205      	movs	r2, #5
 8005412:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005416:	4850      	ldr	r0, [pc, #320]	; (8005558 <_svfiprintf_r+0x1dc>)
 8005418:	f7fa ff02 	bl	8000220 <memchr>
 800541c:	9b04      	ldr	r3, [sp, #16]
 800541e:	b9d0      	cbnz	r0, 8005456 <_svfiprintf_r+0xda>
 8005420:	06d9      	lsls	r1, r3, #27
 8005422:	bf44      	itt	mi
 8005424:	2220      	movmi	r2, #32
 8005426:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800542a:	071a      	lsls	r2, r3, #28
 800542c:	bf44      	itt	mi
 800542e:	222b      	movmi	r2, #43	; 0x2b
 8005430:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005434:	782a      	ldrb	r2, [r5, #0]
 8005436:	2a2a      	cmp	r2, #42	; 0x2a
 8005438:	d015      	beq.n	8005466 <_svfiprintf_r+0xea>
 800543a:	9a07      	ldr	r2, [sp, #28]
 800543c:	462f      	mov	r7, r5
 800543e:	2000      	movs	r0, #0
 8005440:	250a      	movs	r5, #10
 8005442:	4639      	mov	r1, r7
 8005444:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005448:	3b30      	subs	r3, #48	; 0x30
 800544a:	2b09      	cmp	r3, #9
 800544c:	d94d      	bls.n	80054ea <_svfiprintf_r+0x16e>
 800544e:	b1b8      	cbz	r0, 8005480 <_svfiprintf_r+0x104>
 8005450:	e00f      	b.n	8005472 <_svfiprintf_r+0xf6>
 8005452:	462f      	mov	r7, r5
 8005454:	e7b8      	b.n	80053c8 <_svfiprintf_r+0x4c>
 8005456:	4a40      	ldr	r2, [pc, #256]	; (8005558 <_svfiprintf_r+0x1dc>)
 8005458:	1a80      	subs	r0, r0, r2
 800545a:	fa0b f000 	lsl.w	r0, fp, r0
 800545e:	4318      	orrs	r0, r3
 8005460:	9004      	str	r0, [sp, #16]
 8005462:	463d      	mov	r5, r7
 8005464:	e7d3      	b.n	800540e <_svfiprintf_r+0x92>
 8005466:	9a03      	ldr	r2, [sp, #12]
 8005468:	1d11      	adds	r1, r2, #4
 800546a:	6812      	ldr	r2, [r2, #0]
 800546c:	9103      	str	r1, [sp, #12]
 800546e:	2a00      	cmp	r2, #0
 8005470:	db01      	blt.n	8005476 <_svfiprintf_r+0xfa>
 8005472:	9207      	str	r2, [sp, #28]
 8005474:	e004      	b.n	8005480 <_svfiprintf_r+0x104>
 8005476:	4252      	negs	r2, r2
 8005478:	f043 0302 	orr.w	r3, r3, #2
 800547c:	9207      	str	r2, [sp, #28]
 800547e:	9304      	str	r3, [sp, #16]
 8005480:	783b      	ldrb	r3, [r7, #0]
 8005482:	2b2e      	cmp	r3, #46	; 0x2e
 8005484:	d10c      	bne.n	80054a0 <_svfiprintf_r+0x124>
 8005486:	787b      	ldrb	r3, [r7, #1]
 8005488:	2b2a      	cmp	r3, #42	; 0x2a
 800548a:	d133      	bne.n	80054f4 <_svfiprintf_r+0x178>
 800548c:	9b03      	ldr	r3, [sp, #12]
 800548e:	1d1a      	adds	r2, r3, #4
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	9203      	str	r2, [sp, #12]
 8005494:	2b00      	cmp	r3, #0
 8005496:	bfb8      	it	lt
 8005498:	f04f 33ff 	movlt.w	r3, #4294967295
 800549c:	3702      	adds	r7, #2
 800549e:	9305      	str	r3, [sp, #20]
 80054a0:	4d2e      	ldr	r5, [pc, #184]	; (800555c <_svfiprintf_r+0x1e0>)
 80054a2:	7839      	ldrb	r1, [r7, #0]
 80054a4:	2203      	movs	r2, #3
 80054a6:	4628      	mov	r0, r5
 80054a8:	f7fa feba 	bl	8000220 <memchr>
 80054ac:	b138      	cbz	r0, 80054be <_svfiprintf_r+0x142>
 80054ae:	2340      	movs	r3, #64	; 0x40
 80054b0:	1b40      	subs	r0, r0, r5
 80054b2:	fa03 f000 	lsl.w	r0, r3, r0
 80054b6:	9b04      	ldr	r3, [sp, #16]
 80054b8:	4303      	orrs	r3, r0
 80054ba:	3701      	adds	r7, #1
 80054bc:	9304      	str	r3, [sp, #16]
 80054be:	7839      	ldrb	r1, [r7, #0]
 80054c0:	4827      	ldr	r0, [pc, #156]	; (8005560 <_svfiprintf_r+0x1e4>)
 80054c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80054c6:	2206      	movs	r2, #6
 80054c8:	1c7e      	adds	r6, r7, #1
 80054ca:	f7fa fea9 	bl	8000220 <memchr>
 80054ce:	2800      	cmp	r0, #0
 80054d0:	d038      	beq.n	8005544 <_svfiprintf_r+0x1c8>
 80054d2:	4b24      	ldr	r3, [pc, #144]	; (8005564 <_svfiprintf_r+0x1e8>)
 80054d4:	bb13      	cbnz	r3, 800551c <_svfiprintf_r+0x1a0>
 80054d6:	9b03      	ldr	r3, [sp, #12]
 80054d8:	3307      	adds	r3, #7
 80054da:	f023 0307 	bic.w	r3, r3, #7
 80054de:	3308      	adds	r3, #8
 80054e0:	9303      	str	r3, [sp, #12]
 80054e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054e4:	444b      	add	r3, r9
 80054e6:	9309      	str	r3, [sp, #36]	; 0x24
 80054e8:	e76d      	b.n	80053c6 <_svfiprintf_r+0x4a>
 80054ea:	fb05 3202 	mla	r2, r5, r2, r3
 80054ee:	2001      	movs	r0, #1
 80054f0:	460f      	mov	r7, r1
 80054f2:	e7a6      	b.n	8005442 <_svfiprintf_r+0xc6>
 80054f4:	2300      	movs	r3, #0
 80054f6:	3701      	adds	r7, #1
 80054f8:	9305      	str	r3, [sp, #20]
 80054fa:	4619      	mov	r1, r3
 80054fc:	250a      	movs	r5, #10
 80054fe:	4638      	mov	r0, r7
 8005500:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005504:	3a30      	subs	r2, #48	; 0x30
 8005506:	2a09      	cmp	r2, #9
 8005508:	d903      	bls.n	8005512 <_svfiprintf_r+0x196>
 800550a:	2b00      	cmp	r3, #0
 800550c:	d0c8      	beq.n	80054a0 <_svfiprintf_r+0x124>
 800550e:	9105      	str	r1, [sp, #20]
 8005510:	e7c6      	b.n	80054a0 <_svfiprintf_r+0x124>
 8005512:	fb05 2101 	mla	r1, r5, r1, r2
 8005516:	2301      	movs	r3, #1
 8005518:	4607      	mov	r7, r0
 800551a:	e7f0      	b.n	80054fe <_svfiprintf_r+0x182>
 800551c:	ab03      	add	r3, sp, #12
 800551e:	9300      	str	r3, [sp, #0]
 8005520:	4622      	mov	r2, r4
 8005522:	4b11      	ldr	r3, [pc, #68]	; (8005568 <_svfiprintf_r+0x1ec>)
 8005524:	a904      	add	r1, sp, #16
 8005526:	4640      	mov	r0, r8
 8005528:	f3af 8000 	nop.w
 800552c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005530:	4681      	mov	r9, r0
 8005532:	d1d6      	bne.n	80054e2 <_svfiprintf_r+0x166>
 8005534:	89a3      	ldrh	r3, [r4, #12]
 8005536:	065b      	lsls	r3, r3, #25
 8005538:	f53f af35 	bmi.w	80053a6 <_svfiprintf_r+0x2a>
 800553c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800553e:	b01d      	add	sp, #116	; 0x74
 8005540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005544:	ab03      	add	r3, sp, #12
 8005546:	9300      	str	r3, [sp, #0]
 8005548:	4622      	mov	r2, r4
 800554a:	4b07      	ldr	r3, [pc, #28]	; (8005568 <_svfiprintf_r+0x1ec>)
 800554c:	a904      	add	r1, sp, #16
 800554e:	4640      	mov	r0, r8
 8005550:	f000 f882 	bl	8005658 <_printf_i>
 8005554:	e7ea      	b.n	800552c <_svfiprintf_r+0x1b0>
 8005556:	bf00      	nop
 8005558:	08005f00 	.word	0x08005f00
 800555c:	08005f06 	.word	0x08005f06
 8005560:	08005f0a 	.word	0x08005f0a
 8005564:	00000000 	.word	0x00000000
 8005568:	080052c9 	.word	0x080052c9

0800556c <_printf_common>:
 800556c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005570:	4691      	mov	r9, r2
 8005572:	461f      	mov	r7, r3
 8005574:	688a      	ldr	r2, [r1, #8]
 8005576:	690b      	ldr	r3, [r1, #16]
 8005578:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800557c:	4293      	cmp	r3, r2
 800557e:	bfb8      	it	lt
 8005580:	4613      	movlt	r3, r2
 8005582:	f8c9 3000 	str.w	r3, [r9]
 8005586:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800558a:	4606      	mov	r6, r0
 800558c:	460c      	mov	r4, r1
 800558e:	b112      	cbz	r2, 8005596 <_printf_common+0x2a>
 8005590:	3301      	adds	r3, #1
 8005592:	f8c9 3000 	str.w	r3, [r9]
 8005596:	6823      	ldr	r3, [r4, #0]
 8005598:	0699      	lsls	r1, r3, #26
 800559a:	bf42      	ittt	mi
 800559c:	f8d9 3000 	ldrmi.w	r3, [r9]
 80055a0:	3302      	addmi	r3, #2
 80055a2:	f8c9 3000 	strmi.w	r3, [r9]
 80055a6:	6825      	ldr	r5, [r4, #0]
 80055a8:	f015 0506 	ands.w	r5, r5, #6
 80055ac:	d107      	bne.n	80055be <_printf_common+0x52>
 80055ae:	f104 0a19 	add.w	sl, r4, #25
 80055b2:	68e3      	ldr	r3, [r4, #12]
 80055b4:	f8d9 2000 	ldr.w	r2, [r9]
 80055b8:	1a9b      	subs	r3, r3, r2
 80055ba:	42ab      	cmp	r3, r5
 80055bc:	dc28      	bgt.n	8005610 <_printf_common+0xa4>
 80055be:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80055c2:	6822      	ldr	r2, [r4, #0]
 80055c4:	3300      	adds	r3, #0
 80055c6:	bf18      	it	ne
 80055c8:	2301      	movne	r3, #1
 80055ca:	0692      	lsls	r2, r2, #26
 80055cc:	d42d      	bmi.n	800562a <_printf_common+0xbe>
 80055ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80055d2:	4639      	mov	r1, r7
 80055d4:	4630      	mov	r0, r6
 80055d6:	47c0      	blx	r8
 80055d8:	3001      	adds	r0, #1
 80055da:	d020      	beq.n	800561e <_printf_common+0xb2>
 80055dc:	6823      	ldr	r3, [r4, #0]
 80055de:	68e5      	ldr	r5, [r4, #12]
 80055e0:	f8d9 2000 	ldr.w	r2, [r9]
 80055e4:	f003 0306 	and.w	r3, r3, #6
 80055e8:	2b04      	cmp	r3, #4
 80055ea:	bf08      	it	eq
 80055ec:	1aad      	subeq	r5, r5, r2
 80055ee:	68a3      	ldr	r3, [r4, #8]
 80055f0:	6922      	ldr	r2, [r4, #16]
 80055f2:	bf0c      	ite	eq
 80055f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80055f8:	2500      	movne	r5, #0
 80055fa:	4293      	cmp	r3, r2
 80055fc:	bfc4      	itt	gt
 80055fe:	1a9b      	subgt	r3, r3, r2
 8005600:	18ed      	addgt	r5, r5, r3
 8005602:	f04f 0900 	mov.w	r9, #0
 8005606:	341a      	adds	r4, #26
 8005608:	454d      	cmp	r5, r9
 800560a:	d11a      	bne.n	8005642 <_printf_common+0xd6>
 800560c:	2000      	movs	r0, #0
 800560e:	e008      	b.n	8005622 <_printf_common+0xb6>
 8005610:	2301      	movs	r3, #1
 8005612:	4652      	mov	r2, sl
 8005614:	4639      	mov	r1, r7
 8005616:	4630      	mov	r0, r6
 8005618:	47c0      	blx	r8
 800561a:	3001      	adds	r0, #1
 800561c:	d103      	bne.n	8005626 <_printf_common+0xba>
 800561e:	f04f 30ff 	mov.w	r0, #4294967295
 8005622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005626:	3501      	adds	r5, #1
 8005628:	e7c3      	b.n	80055b2 <_printf_common+0x46>
 800562a:	18e1      	adds	r1, r4, r3
 800562c:	1c5a      	adds	r2, r3, #1
 800562e:	2030      	movs	r0, #48	; 0x30
 8005630:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005634:	4422      	add	r2, r4
 8005636:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800563a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800563e:	3302      	adds	r3, #2
 8005640:	e7c5      	b.n	80055ce <_printf_common+0x62>
 8005642:	2301      	movs	r3, #1
 8005644:	4622      	mov	r2, r4
 8005646:	4639      	mov	r1, r7
 8005648:	4630      	mov	r0, r6
 800564a:	47c0      	blx	r8
 800564c:	3001      	adds	r0, #1
 800564e:	d0e6      	beq.n	800561e <_printf_common+0xb2>
 8005650:	f109 0901 	add.w	r9, r9, #1
 8005654:	e7d8      	b.n	8005608 <_printf_common+0x9c>
	...

08005658 <_printf_i>:
 8005658:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800565c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005660:	460c      	mov	r4, r1
 8005662:	7e09      	ldrb	r1, [r1, #24]
 8005664:	b085      	sub	sp, #20
 8005666:	296e      	cmp	r1, #110	; 0x6e
 8005668:	4617      	mov	r7, r2
 800566a:	4606      	mov	r6, r0
 800566c:	4698      	mov	r8, r3
 800566e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005670:	f000 80b3 	beq.w	80057da <_printf_i+0x182>
 8005674:	d822      	bhi.n	80056bc <_printf_i+0x64>
 8005676:	2963      	cmp	r1, #99	; 0x63
 8005678:	d036      	beq.n	80056e8 <_printf_i+0x90>
 800567a:	d80a      	bhi.n	8005692 <_printf_i+0x3a>
 800567c:	2900      	cmp	r1, #0
 800567e:	f000 80b9 	beq.w	80057f4 <_printf_i+0x19c>
 8005682:	2958      	cmp	r1, #88	; 0x58
 8005684:	f000 8083 	beq.w	800578e <_printf_i+0x136>
 8005688:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800568c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005690:	e032      	b.n	80056f8 <_printf_i+0xa0>
 8005692:	2964      	cmp	r1, #100	; 0x64
 8005694:	d001      	beq.n	800569a <_printf_i+0x42>
 8005696:	2969      	cmp	r1, #105	; 0x69
 8005698:	d1f6      	bne.n	8005688 <_printf_i+0x30>
 800569a:	6820      	ldr	r0, [r4, #0]
 800569c:	6813      	ldr	r3, [r2, #0]
 800569e:	0605      	lsls	r5, r0, #24
 80056a0:	f103 0104 	add.w	r1, r3, #4
 80056a4:	d52a      	bpl.n	80056fc <_printf_i+0xa4>
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6011      	str	r1, [r2, #0]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	da03      	bge.n	80056b6 <_printf_i+0x5e>
 80056ae:	222d      	movs	r2, #45	; 0x2d
 80056b0:	425b      	negs	r3, r3
 80056b2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80056b6:	486f      	ldr	r0, [pc, #444]	; (8005874 <_printf_i+0x21c>)
 80056b8:	220a      	movs	r2, #10
 80056ba:	e039      	b.n	8005730 <_printf_i+0xd8>
 80056bc:	2973      	cmp	r1, #115	; 0x73
 80056be:	f000 809d 	beq.w	80057fc <_printf_i+0x1a4>
 80056c2:	d808      	bhi.n	80056d6 <_printf_i+0x7e>
 80056c4:	296f      	cmp	r1, #111	; 0x6f
 80056c6:	d020      	beq.n	800570a <_printf_i+0xb2>
 80056c8:	2970      	cmp	r1, #112	; 0x70
 80056ca:	d1dd      	bne.n	8005688 <_printf_i+0x30>
 80056cc:	6823      	ldr	r3, [r4, #0]
 80056ce:	f043 0320 	orr.w	r3, r3, #32
 80056d2:	6023      	str	r3, [r4, #0]
 80056d4:	e003      	b.n	80056de <_printf_i+0x86>
 80056d6:	2975      	cmp	r1, #117	; 0x75
 80056d8:	d017      	beq.n	800570a <_printf_i+0xb2>
 80056da:	2978      	cmp	r1, #120	; 0x78
 80056dc:	d1d4      	bne.n	8005688 <_printf_i+0x30>
 80056de:	2378      	movs	r3, #120	; 0x78
 80056e0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80056e4:	4864      	ldr	r0, [pc, #400]	; (8005878 <_printf_i+0x220>)
 80056e6:	e055      	b.n	8005794 <_printf_i+0x13c>
 80056e8:	6813      	ldr	r3, [r2, #0]
 80056ea:	1d19      	adds	r1, r3, #4
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6011      	str	r1, [r2, #0]
 80056f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80056f8:	2301      	movs	r3, #1
 80056fa:	e08c      	b.n	8005816 <_printf_i+0x1be>
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	6011      	str	r1, [r2, #0]
 8005700:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005704:	bf18      	it	ne
 8005706:	b21b      	sxthne	r3, r3
 8005708:	e7cf      	b.n	80056aa <_printf_i+0x52>
 800570a:	6813      	ldr	r3, [r2, #0]
 800570c:	6825      	ldr	r5, [r4, #0]
 800570e:	1d18      	adds	r0, r3, #4
 8005710:	6010      	str	r0, [r2, #0]
 8005712:	0628      	lsls	r0, r5, #24
 8005714:	d501      	bpl.n	800571a <_printf_i+0xc2>
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	e002      	b.n	8005720 <_printf_i+0xc8>
 800571a:	0668      	lsls	r0, r5, #25
 800571c:	d5fb      	bpl.n	8005716 <_printf_i+0xbe>
 800571e:	881b      	ldrh	r3, [r3, #0]
 8005720:	4854      	ldr	r0, [pc, #336]	; (8005874 <_printf_i+0x21c>)
 8005722:	296f      	cmp	r1, #111	; 0x6f
 8005724:	bf14      	ite	ne
 8005726:	220a      	movne	r2, #10
 8005728:	2208      	moveq	r2, #8
 800572a:	2100      	movs	r1, #0
 800572c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005730:	6865      	ldr	r5, [r4, #4]
 8005732:	60a5      	str	r5, [r4, #8]
 8005734:	2d00      	cmp	r5, #0
 8005736:	f2c0 8095 	blt.w	8005864 <_printf_i+0x20c>
 800573a:	6821      	ldr	r1, [r4, #0]
 800573c:	f021 0104 	bic.w	r1, r1, #4
 8005740:	6021      	str	r1, [r4, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d13d      	bne.n	80057c2 <_printf_i+0x16a>
 8005746:	2d00      	cmp	r5, #0
 8005748:	f040 808e 	bne.w	8005868 <_printf_i+0x210>
 800574c:	4665      	mov	r5, ip
 800574e:	2a08      	cmp	r2, #8
 8005750:	d10b      	bne.n	800576a <_printf_i+0x112>
 8005752:	6823      	ldr	r3, [r4, #0]
 8005754:	07db      	lsls	r3, r3, #31
 8005756:	d508      	bpl.n	800576a <_printf_i+0x112>
 8005758:	6923      	ldr	r3, [r4, #16]
 800575a:	6862      	ldr	r2, [r4, #4]
 800575c:	429a      	cmp	r2, r3
 800575e:	bfde      	ittt	le
 8005760:	2330      	movle	r3, #48	; 0x30
 8005762:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005766:	f105 35ff 	addle.w	r5, r5, #4294967295
 800576a:	ebac 0305 	sub.w	r3, ip, r5
 800576e:	6123      	str	r3, [r4, #16]
 8005770:	f8cd 8000 	str.w	r8, [sp]
 8005774:	463b      	mov	r3, r7
 8005776:	aa03      	add	r2, sp, #12
 8005778:	4621      	mov	r1, r4
 800577a:	4630      	mov	r0, r6
 800577c:	f7ff fef6 	bl	800556c <_printf_common>
 8005780:	3001      	adds	r0, #1
 8005782:	d14d      	bne.n	8005820 <_printf_i+0x1c8>
 8005784:	f04f 30ff 	mov.w	r0, #4294967295
 8005788:	b005      	add	sp, #20
 800578a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800578e:	4839      	ldr	r0, [pc, #228]	; (8005874 <_printf_i+0x21c>)
 8005790:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005794:	6813      	ldr	r3, [r2, #0]
 8005796:	6821      	ldr	r1, [r4, #0]
 8005798:	1d1d      	adds	r5, r3, #4
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6015      	str	r5, [r2, #0]
 800579e:	060a      	lsls	r2, r1, #24
 80057a0:	d50b      	bpl.n	80057ba <_printf_i+0x162>
 80057a2:	07ca      	lsls	r2, r1, #31
 80057a4:	bf44      	itt	mi
 80057a6:	f041 0120 	orrmi.w	r1, r1, #32
 80057aa:	6021      	strmi	r1, [r4, #0]
 80057ac:	b91b      	cbnz	r3, 80057b6 <_printf_i+0x15e>
 80057ae:	6822      	ldr	r2, [r4, #0]
 80057b0:	f022 0220 	bic.w	r2, r2, #32
 80057b4:	6022      	str	r2, [r4, #0]
 80057b6:	2210      	movs	r2, #16
 80057b8:	e7b7      	b.n	800572a <_printf_i+0xd2>
 80057ba:	064d      	lsls	r5, r1, #25
 80057bc:	bf48      	it	mi
 80057be:	b29b      	uxthmi	r3, r3
 80057c0:	e7ef      	b.n	80057a2 <_printf_i+0x14a>
 80057c2:	4665      	mov	r5, ip
 80057c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80057c8:	fb02 3311 	mls	r3, r2, r1, r3
 80057cc:	5cc3      	ldrb	r3, [r0, r3]
 80057ce:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80057d2:	460b      	mov	r3, r1
 80057d4:	2900      	cmp	r1, #0
 80057d6:	d1f5      	bne.n	80057c4 <_printf_i+0x16c>
 80057d8:	e7b9      	b.n	800574e <_printf_i+0xf6>
 80057da:	6813      	ldr	r3, [r2, #0]
 80057dc:	6825      	ldr	r5, [r4, #0]
 80057de:	6961      	ldr	r1, [r4, #20]
 80057e0:	1d18      	adds	r0, r3, #4
 80057e2:	6010      	str	r0, [r2, #0]
 80057e4:	0628      	lsls	r0, r5, #24
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	d501      	bpl.n	80057ee <_printf_i+0x196>
 80057ea:	6019      	str	r1, [r3, #0]
 80057ec:	e002      	b.n	80057f4 <_printf_i+0x19c>
 80057ee:	066a      	lsls	r2, r5, #25
 80057f0:	d5fb      	bpl.n	80057ea <_printf_i+0x192>
 80057f2:	8019      	strh	r1, [r3, #0]
 80057f4:	2300      	movs	r3, #0
 80057f6:	6123      	str	r3, [r4, #16]
 80057f8:	4665      	mov	r5, ip
 80057fa:	e7b9      	b.n	8005770 <_printf_i+0x118>
 80057fc:	6813      	ldr	r3, [r2, #0]
 80057fe:	1d19      	adds	r1, r3, #4
 8005800:	6011      	str	r1, [r2, #0]
 8005802:	681d      	ldr	r5, [r3, #0]
 8005804:	6862      	ldr	r2, [r4, #4]
 8005806:	2100      	movs	r1, #0
 8005808:	4628      	mov	r0, r5
 800580a:	f7fa fd09 	bl	8000220 <memchr>
 800580e:	b108      	cbz	r0, 8005814 <_printf_i+0x1bc>
 8005810:	1b40      	subs	r0, r0, r5
 8005812:	6060      	str	r0, [r4, #4]
 8005814:	6863      	ldr	r3, [r4, #4]
 8005816:	6123      	str	r3, [r4, #16]
 8005818:	2300      	movs	r3, #0
 800581a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800581e:	e7a7      	b.n	8005770 <_printf_i+0x118>
 8005820:	6923      	ldr	r3, [r4, #16]
 8005822:	462a      	mov	r2, r5
 8005824:	4639      	mov	r1, r7
 8005826:	4630      	mov	r0, r6
 8005828:	47c0      	blx	r8
 800582a:	3001      	adds	r0, #1
 800582c:	d0aa      	beq.n	8005784 <_printf_i+0x12c>
 800582e:	6823      	ldr	r3, [r4, #0]
 8005830:	079b      	lsls	r3, r3, #30
 8005832:	d413      	bmi.n	800585c <_printf_i+0x204>
 8005834:	68e0      	ldr	r0, [r4, #12]
 8005836:	9b03      	ldr	r3, [sp, #12]
 8005838:	4298      	cmp	r0, r3
 800583a:	bfb8      	it	lt
 800583c:	4618      	movlt	r0, r3
 800583e:	e7a3      	b.n	8005788 <_printf_i+0x130>
 8005840:	2301      	movs	r3, #1
 8005842:	464a      	mov	r2, r9
 8005844:	4639      	mov	r1, r7
 8005846:	4630      	mov	r0, r6
 8005848:	47c0      	blx	r8
 800584a:	3001      	adds	r0, #1
 800584c:	d09a      	beq.n	8005784 <_printf_i+0x12c>
 800584e:	3501      	adds	r5, #1
 8005850:	68e3      	ldr	r3, [r4, #12]
 8005852:	9a03      	ldr	r2, [sp, #12]
 8005854:	1a9b      	subs	r3, r3, r2
 8005856:	42ab      	cmp	r3, r5
 8005858:	dcf2      	bgt.n	8005840 <_printf_i+0x1e8>
 800585a:	e7eb      	b.n	8005834 <_printf_i+0x1dc>
 800585c:	2500      	movs	r5, #0
 800585e:	f104 0919 	add.w	r9, r4, #25
 8005862:	e7f5      	b.n	8005850 <_printf_i+0x1f8>
 8005864:	2b00      	cmp	r3, #0
 8005866:	d1ac      	bne.n	80057c2 <_printf_i+0x16a>
 8005868:	7803      	ldrb	r3, [r0, #0]
 800586a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800586e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005872:	e76c      	b.n	800574e <_printf_i+0xf6>
 8005874:	08005f11 	.word	0x08005f11
 8005878:	08005f22 	.word	0x08005f22

0800587c <memmove>:
 800587c:	4288      	cmp	r0, r1
 800587e:	b510      	push	{r4, lr}
 8005880:	eb01 0302 	add.w	r3, r1, r2
 8005884:	d807      	bhi.n	8005896 <memmove+0x1a>
 8005886:	1e42      	subs	r2, r0, #1
 8005888:	4299      	cmp	r1, r3
 800588a:	d00a      	beq.n	80058a2 <memmove+0x26>
 800588c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005890:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005894:	e7f8      	b.n	8005888 <memmove+0xc>
 8005896:	4283      	cmp	r3, r0
 8005898:	d9f5      	bls.n	8005886 <memmove+0xa>
 800589a:	1881      	adds	r1, r0, r2
 800589c:	1ad2      	subs	r2, r2, r3
 800589e:	42d3      	cmn	r3, r2
 80058a0:	d100      	bne.n	80058a4 <memmove+0x28>
 80058a2:	bd10      	pop	{r4, pc}
 80058a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80058a8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80058ac:	e7f7      	b.n	800589e <memmove+0x22>
	...

080058b0 <_free_r>:
 80058b0:	b538      	push	{r3, r4, r5, lr}
 80058b2:	4605      	mov	r5, r0
 80058b4:	2900      	cmp	r1, #0
 80058b6:	d045      	beq.n	8005944 <_free_r+0x94>
 80058b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058bc:	1f0c      	subs	r4, r1, #4
 80058be:	2b00      	cmp	r3, #0
 80058c0:	bfb8      	it	lt
 80058c2:	18e4      	addlt	r4, r4, r3
 80058c4:	f000 f8d2 	bl	8005a6c <__malloc_lock>
 80058c8:	4a1f      	ldr	r2, [pc, #124]	; (8005948 <_free_r+0x98>)
 80058ca:	6813      	ldr	r3, [r2, #0]
 80058cc:	4610      	mov	r0, r2
 80058ce:	b933      	cbnz	r3, 80058de <_free_r+0x2e>
 80058d0:	6063      	str	r3, [r4, #4]
 80058d2:	6014      	str	r4, [r2, #0]
 80058d4:	4628      	mov	r0, r5
 80058d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058da:	f000 b8c8 	b.w	8005a6e <__malloc_unlock>
 80058de:	42a3      	cmp	r3, r4
 80058e0:	d90c      	bls.n	80058fc <_free_r+0x4c>
 80058e2:	6821      	ldr	r1, [r4, #0]
 80058e4:	1862      	adds	r2, r4, r1
 80058e6:	4293      	cmp	r3, r2
 80058e8:	bf04      	itt	eq
 80058ea:	681a      	ldreq	r2, [r3, #0]
 80058ec:	685b      	ldreq	r3, [r3, #4]
 80058ee:	6063      	str	r3, [r4, #4]
 80058f0:	bf04      	itt	eq
 80058f2:	1852      	addeq	r2, r2, r1
 80058f4:	6022      	streq	r2, [r4, #0]
 80058f6:	6004      	str	r4, [r0, #0]
 80058f8:	e7ec      	b.n	80058d4 <_free_r+0x24>
 80058fa:	4613      	mov	r3, r2
 80058fc:	685a      	ldr	r2, [r3, #4]
 80058fe:	b10a      	cbz	r2, 8005904 <_free_r+0x54>
 8005900:	42a2      	cmp	r2, r4
 8005902:	d9fa      	bls.n	80058fa <_free_r+0x4a>
 8005904:	6819      	ldr	r1, [r3, #0]
 8005906:	1858      	adds	r0, r3, r1
 8005908:	42a0      	cmp	r0, r4
 800590a:	d10b      	bne.n	8005924 <_free_r+0x74>
 800590c:	6820      	ldr	r0, [r4, #0]
 800590e:	4401      	add	r1, r0
 8005910:	1858      	adds	r0, r3, r1
 8005912:	4282      	cmp	r2, r0
 8005914:	6019      	str	r1, [r3, #0]
 8005916:	d1dd      	bne.n	80058d4 <_free_r+0x24>
 8005918:	6810      	ldr	r0, [r2, #0]
 800591a:	6852      	ldr	r2, [r2, #4]
 800591c:	605a      	str	r2, [r3, #4]
 800591e:	4401      	add	r1, r0
 8005920:	6019      	str	r1, [r3, #0]
 8005922:	e7d7      	b.n	80058d4 <_free_r+0x24>
 8005924:	d902      	bls.n	800592c <_free_r+0x7c>
 8005926:	230c      	movs	r3, #12
 8005928:	602b      	str	r3, [r5, #0]
 800592a:	e7d3      	b.n	80058d4 <_free_r+0x24>
 800592c:	6820      	ldr	r0, [r4, #0]
 800592e:	1821      	adds	r1, r4, r0
 8005930:	428a      	cmp	r2, r1
 8005932:	bf04      	itt	eq
 8005934:	6811      	ldreq	r1, [r2, #0]
 8005936:	6852      	ldreq	r2, [r2, #4]
 8005938:	6062      	str	r2, [r4, #4]
 800593a:	bf04      	itt	eq
 800593c:	1809      	addeq	r1, r1, r0
 800593e:	6021      	streq	r1, [r4, #0]
 8005940:	605c      	str	r4, [r3, #4]
 8005942:	e7c7      	b.n	80058d4 <_free_r+0x24>
 8005944:	bd38      	pop	{r3, r4, r5, pc}
 8005946:	bf00      	nop
 8005948:	20000134 	.word	0x20000134

0800594c <_malloc_r>:
 800594c:	b570      	push	{r4, r5, r6, lr}
 800594e:	1ccd      	adds	r5, r1, #3
 8005950:	f025 0503 	bic.w	r5, r5, #3
 8005954:	3508      	adds	r5, #8
 8005956:	2d0c      	cmp	r5, #12
 8005958:	bf38      	it	cc
 800595a:	250c      	movcc	r5, #12
 800595c:	2d00      	cmp	r5, #0
 800595e:	4606      	mov	r6, r0
 8005960:	db01      	blt.n	8005966 <_malloc_r+0x1a>
 8005962:	42a9      	cmp	r1, r5
 8005964:	d903      	bls.n	800596e <_malloc_r+0x22>
 8005966:	230c      	movs	r3, #12
 8005968:	6033      	str	r3, [r6, #0]
 800596a:	2000      	movs	r0, #0
 800596c:	bd70      	pop	{r4, r5, r6, pc}
 800596e:	f000 f87d 	bl	8005a6c <__malloc_lock>
 8005972:	4a21      	ldr	r2, [pc, #132]	; (80059f8 <_malloc_r+0xac>)
 8005974:	6814      	ldr	r4, [r2, #0]
 8005976:	4621      	mov	r1, r4
 8005978:	b991      	cbnz	r1, 80059a0 <_malloc_r+0x54>
 800597a:	4c20      	ldr	r4, [pc, #128]	; (80059fc <_malloc_r+0xb0>)
 800597c:	6823      	ldr	r3, [r4, #0]
 800597e:	b91b      	cbnz	r3, 8005988 <_malloc_r+0x3c>
 8005980:	4630      	mov	r0, r6
 8005982:	f000 f863 	bl	8005a4c <_sbrk_r>
 8005986:	6020      	str	r0, [r4, #0]
 8005988:	4629      	mov	r1, r5
 800598a:	4630      	mov	r0, r6
 800598c:	f000 f85e 	bl	8005a4c <_sbrk_r>
 8005990:	1c43      	adds	r3, r0, #1
 8005992:	d124      	bne.n	80059de <_malloc_r+0x92>
 8005994:	230c      	movs	r3, #12
 8005996:	6033      	str	r3, [r6, #0]
 8005998:	4630      	mov	r0, r6
 800599a:	f000 f868 	bl	8005a6e <__malloc_unlock>
 800599e:	e7e4      	b.n	800596a <_malloc_r+0x1e>
 80059a0:	680b      	ldr	r3, [r1, #0]
 80059a2:	1b5b      	subs	r3, r3, r5
 80059a4:	d418      	bmi.n	80059d8 <_malloc_r+0x8c>
 80059a6:	2b0b      	cmp	r3, #11
 80059a8:	d90f      	bls.n	80059ca <_malloc_r+0x7e>
 80059aa:	600b      	str	r3, [r1, #0]
 80059ac:	50cd      	str	r5, [r1, r3]
 80059ae:	18cc      	adds	r4, r1, r3
 80059b0:	4630      	mov	r0, r6
 80059b2:	f000 f85c 	bl	8005a6e <__malloc_unlock>
 80059b6:	f104 000b 	add.w	r0, r4, #11
 80059ba:	1d23      	adds	r3, r4, #4
 80059bc:	f020 0007 	bic.w	r0, r0, #7
 80059c0:	1ac3      	subs	r3, r0, r3
 80059c2:	d0d3      	beq.n	800596c <_malloc_r+0x20>
 80059c4:	425a      	negs	r2, r3
 80059c6:	50e2      	str	r2, [r4, r3]
 80059c8:	e7d0      	b.n	800596c <_malloc_r+0x20>
 80059ca:	428c      	cmp	r4, r1
 80059cc:	684b      	ldr	r3, [r1, #4]
 80059ce:	bf16      	itet	ne
 80059d0:	6063      	strne	r3, [r4, #4]
 80059d2:	6013      	streq	r3, [r2, #0]
 80059d4:	460c      	movne	r4, r1
 80059d6:	e7eb      	b.n	80059b0 <_malloc_r+0x64>
 80059d8:	460c      	mov	r4, r1
 80059da:	6849      	ldr	r1, [r1, #4]
 80059dc:	e7cc      	b.n	8005978 <_malloc_r+0x2c>
 80059de:	1cc4      	adds	r4, r0, #3
 80059e0:	f024 0403 	bic.w	r4, r4, #3
 80059e4:	42a0      	cmp	r0, r4
 80059e6:	d005      	beq.n	80059f4 <_malloc_r+0xa8>
 80059e8:	1a21      	subs	r1, r4, r0
 80059ea:	4630      	mov	r0, r6
 80059ec:	f000 f82e 	bl	8005a4c <_sbrk_r>
 80059f0:	3001      	adds	r0, #1
 80059f2:	d0cf      	beq.n	8005994 <_malloc_r+0x48>
 80059f4:	6025      	str	r5, [r4, #0]
 80059f6:	e7db      	b.n	80059b0 <_malloc_r+0x64>
 80059f8:	20000134 	.word	0x20000134
 80059fc:	20000138 	.word	0x20000138

08005a00 <_realloc_r>:
 8005a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a02:	4607      	mov	r7, r0
 8005a04:	4614      	mov	r4, r2
 8005a06:	460e      	mov	r6, r1
 8005a08:	b921      	cbnz	r1, 8005a14 <_realloc_r+0x14>
 8005a0a:	4611      	mov	r1, r2
 8005a0c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005a10:	f7ff bf9c 	b.w	800594c <_malloc_r>
 8005a14:	b922      	cbnz	r2, 8005a20 <_realloc_r+0x20>
 8005a16:	f7ff ff4b 	bl	80058b0 <_free_r>
 8005a1a:	4625      	mov	r5, r4
 8005a1c:	4628      	mov	r0, r5
 8005a1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a20:	f000 f826 	bl	8005a70 <_malloc_usable_size_r>
 8005a24:	42a0      	cmp	r0, r4
 8005a26:	d20f      	bcs.n	8005a48 <_realloc_r+0x48>
 8005a28:	4621      	mov	r1, r4
 8005a2a:	4638      	mov	r0, r7
 8005a2c:	f7ff ff8e 	bl	800594c <_malloc_r>
 8005a30:	4605      	mov	r5, r0
 8005a32:	2800      	cmp	r0, #0
 8005a34:	d0f2      	beq.n	8005a1c <_realloc_r+0x1c>
 8005a36:	4631      	mov	r1, r6
 8005a38:	4622      	mov	r2, r4
 8005a3a:	f7ff fc11 	bl	8005260 <memcpy>
 8005a3e:	4631      	mov	r1, r6
 8005a40:	4638      	mov	r0, r7
 8005a42:	f7ff ff35 	bl	80058b0 <_free_r>
 8005a46:	e7e9      	b.n	8005a1c <_realloc_r+0x1c>
 8005a48:	4635      	mov	r5, r6
 8005a4a:	e7e7      	b.n	8005a1c <_realloc_r+0x1c>

08005a4c <_sbrk_r>:
 8005a4c:	b538      	push	{r3, r4, r5, lr}
 8005a4e:	4c06      	ldr	r4, [pc, #24]	; (8005a68 <_sbrk_r+0x1c>)
 8005a50:	2300      	movs	r3, #0
 8005a52:	4605      	mov	r5, r0
 8005a54:	4608      	mov	r0, r1
 8005a56:	6023      	str	r3, [r4, #0]
 8005a58:	f7ff fafa 	bl	8005050 <_sbrk>
 8005a5c:	1c43      	adds	r3, r0, #1
 8005a5e:	d102      	bne.n	8005a66 <_sbrk_r+0x1a>
 8005a60:	6823      	ldr	r3, [r4, #0]
 8005a62:	b103      	cbz	r3, 8005a66 <_sbrk_r+0x1a>
 8005a64:	602b      	str	r3, [r5, #0]
 8005a66:	bd38      	pop	{r3, r4, r5, pc}
 8005a68:	200002a8 	.word	0x200002a8

08005a6c <__malloc_lock>:
 8005a6c:	4770      	bx	lr

08005a6e <__malloc_unlock>:
 8005a6e:	4770      	bx	lr

08005a70 <_malloc_usable_size_r>:
 8005a70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a74:	1f18      	subs	r0, r3, #4
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	bfbc      	itt	lt
 8005a7a:	580b      	ldrlt	r3, [r1, r0]
 8005a7c:	18c0      	addlt	r0, r0, r3
 8005a7e:	4770      	bx	lr

08005a80 <_init>:
 8005a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a82:	bf00      	nop
 8005a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a86:	bc08      	pop	{r3}
 8005a88:	469e      	mov	lr, r3
 8005a8a:	4770      	bx	lr

08005a8c <_fini>:
 8005a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a8e:	bf00      	nop
 8005a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a92:	bc08      	pop	{r3}
 8005a94:	469e      	mov	lr, r3
 8005a96:	4770      	bx	lr
