// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "02/04/2022 17:28:01"

// 
// Device: Altera 10CL006YU256C6G Package UFBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RV32I (
	clock,
	reset,
	instruction_fetch,
	instruction_mem_adr,
	write_data_mem,
	read_data_mem,
	MemWrite,
	MemRead);
input 	clock;
input 	reset;
input 	[31:0] instruction_fetch;
output 	[31:0] instruction_mem_adr;
output 	[31:0] write_data_mem;
input 	[31:0] read_data_mem;
output 	MemWrite;
output 	MemRead;

// Design Ports Information
// instruction_mem_adr[0]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[2]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[3]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[4]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[5]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[6]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[7]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[8]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[9]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[10]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[11]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[12]	=>  Location: PIN_L12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[13]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[14]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[15]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[16]	=>  Location: PIN_M12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[17]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[18]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[19]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[20]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[21]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[22]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[23]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[24]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[25]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[26]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[27]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[28]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[29]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[30]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_mem_adr[31]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[1]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[2]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[3]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[5]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[6]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[7]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[8]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[9]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[10]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[11]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[12]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[13]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[14]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[15]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[16]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[17]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[18]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[19]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[20]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[21]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[22]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[23]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[24]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[25]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[26]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[27]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[28]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[29]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[30]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data_mem[31]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemRead	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[3]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[2]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[6]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[5]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[4]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[1]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[0]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[19]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[15]	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[16]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[17]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[18]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[20]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[23]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[21]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[22]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[24]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[2]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[3]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[5]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[6]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[8]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[10]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[11]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[12]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[31]	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[13]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[14]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[15]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[16]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[17]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[18]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[19]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[20]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[21]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[22]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[23]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[24]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[25]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[26]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[27]	=>  Location: PIN_L10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[28]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[29]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data_mem[30]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[7]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[11]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[8]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[9]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[10]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[25]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[26]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[27]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[28]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[29]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[30]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[31]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[12]	=>  Location: PIN_K10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[13]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction_fetch[14]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \instruction_mem_adr[0]~output_o ;
wire \instruction_mem_adr[1]~output_o ;
wire \instruction_mem_adr[2]~output_o ;
wire \instruction_mem_adr[3]~output_o ;
wire \instruction_mem_adr[4]~output_o ;
wire \instruction_mem_adr[5]~output_o ;
wire \instruction_mem_adr[6]~output_o ;
wire \instruction_mem_adr[7]~output_o ;
wire \instruction_mem_adr[8]~output_o ;
wire \instruction_mem_adr[9]~output_o ;
wire \instruction_mem_adr[10]~output_o ;
wire \instruction_mem_adr[11]~output_o ;
wire \instruction_mem_adr[12]~output_o ;
wire \instruction_mem_adr[13]~output_o ;
wire \instruction_mem_adr[14]~output_o ;
wire \instruction_mem_adr[15]~output_o ;
wire \instruction_mem_adr[16]~output_o ;
wire \instruction_mem_adr[17]~output_o ;
wire \instruction_mem_adr[18]~output_o ;
wire \instruction_mem_adr[19]~output_o ;
wire \instruction_mem_adr[20]~output_o ;
wire \instruction_mem_adr[21]~output_o ;
wire \instruction_mem_adr[22]~output_o ;
wire \instruction_mem_adr[23]~output_o ;
wire \instruction_mem_adr[24]~output_o ;
wire \instruction_mem_adr[25]~output_o ;
wire \instruction_mem_adr[26]~output_o ;
wire \instruction_mem_adr[27]~output_o ;
wire \instruction_mem_adr[28]~output_o ;
wire \instruction_mem_adr[29]~output_o ;
wire \instruction_mem_adr[30]~output_o ;
wire \instruction_mem_adr[31]~output_o ;
wire \write_data_mem[0]~output_o ;
wire \write_data_mem[1]~output_o ;
wire \write_data_mem[2]~output_o ;
wire \write_data_mem[3]~output_o ;
wire \write_data_mem[4]~output_o ;
wire \write_data_mem[5]~output_o ;
wire \write_data_mem[6]~output_o ;
wire \write_data_mem[7]~output_o ;
wire \write_data_mem[8]~output_o ;
wire \write_data_mem[9]~output_o ;
wire \write_data_mem[10]~output_o ;
wire \write_data_mem[11]~output_o ;
wire \write_data_mem[12]~output_o ;
wire \write_data_mem[13]~output_o ;
wire \write_data_mem[14]~output_o ;
wire \write_data_mem[15]~output_o ;
wire \write_data_mem[16]~output_o ;
wire \write_data_mem[17]~output_o ;
wire \write_data_mem[18]~output_o ;
wire \write_data_mem[19]~output_o ;
wire \write_data_mem[20]~output_o ;
wire \write_data_mem[21]~output_o ;
wire \write_data_mem[22]~output_o ;
wire \write_data_mem[23]~output_o ;
wire \write_data_mem[24]~output_o ;
wire \write_data_mem[25]~output_o ;
wire \write_data_mem[26]~output_o ;
wire \write_data_mem[27]~output_o ;
wire \write_data_mem[28]~output_o ;
wire \write_data_mem[29]~output_o ;
wire \write_data_mem[30]~output_o ;
wire \write_data_mem[31]~output_o ;
wire \MemWrite~output_o ;
wire \MemRead~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \fetch_stage_1|pc_decode[0]~feeder_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \instruction_fetch[5]~input_o ;
wire \instruction_fetch[4]~input_o ;
wire \instruction_fetch[6]~input_o ;
wire \instruction_fetch[1]~input_o ;
wire \instruction_fetch[3]~input_o ;
wire \instruction_fetch[0]~input_o ;
wire \instruction_fetch[2]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~1_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel1~q ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel2~q ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel3~q ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|stall_proc_jmp~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmp~combout ;
wire \instruction_fetch[17]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~5_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout ;
wire \decode_stage_1|immediate_generator_1|Mux12~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ;
wire \instruction_fetch[9]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~3_combout ;
wire \instruction_fetch[15]~input_o ;
wire \instruction_fetch[7]~input_o ;
wire \fetch_stage_1|instruction_decode[7]~feeder_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~1_combout ;
wire \instruction_fetch[16]~input_o ;
wire \instruction_fetch[8]~input_o ;
wire \fetch_stage_1|instruction_decode[8]~feeder_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~2_combout ;
wire \instruction_fetch[18]~input_o ;
wire \instruction_fetch[10]~input_o ;
wire \fetch_stage_1|instruction_decode[10]~feeder_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~4_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~5_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~8_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~17_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemRead_execute_int~q ;
wire \instruction_fetch[20]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1_combout ;
wire \instruction_fetch[23]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2_combout ;
wire \instruction_fetch[21]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3_combout ;
wire \instruction_fetch[22]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4_combout ;
wire \instruction_fetch[11]~input_o ;
wire \instruction_fetch[24]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~1_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~2_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~3_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~4_combout ;
wire \instruction_fetch[19]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux31~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux31~1_combout ;
wire \decode_stage_1|target_address_fetch[0]~32_combout ;
wire \RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~7_combout ;
wire \RV32I_control_1|execute_stage_control_1|MemToReg_mem[0]~feeder_combout ;
wire \RV32I_control_1|mem_stage_control_1|MemToReg[0]~feeder_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~9_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~12_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~13_combout ;
wire \instruction_fetch[13]~input_o ;
wire \fetch_stage_1|instruction_decode[13]~feeder_combout ;
wire \instruction_fetch[12]~input_o ;
wire \instruction_fetch[30]~input_o ;
wire \instruction_fetch[14]~input_o ;
wire \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|control_1|Mux11~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~14_combout ;
wire \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~16_combout ;
wire \RV32I_control_1|decode_stage_control_1|AbsSel~q ;
wire \RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~0_combout ;
wire \RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~1_combout ;
wire \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|control_1|Mux4~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[6]~10_combout ;
wire \RV32I_control_1|decode_stage_control_1|RegWrite_execute~q ;
wire \RV32I_control_1|execute_stage_control_1|RegWrite_mem_int~q ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~2_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~3_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~1_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~0_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~1_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2_combout ;
wire \decode_stage_1|shamt_execute[4]~feeder_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~4_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~2_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~3_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~6_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~7_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~4_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~5_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~8_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[0]~0_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~10_combout ;
wire \RV32I_control_1|mem_stage_control_1|RegWrite~q ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~11_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~0_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~1_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~2_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~3_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~4_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~5_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~6_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[0]~feeder_combout ;
wire \decode_stage_1|register_file|dec|Ram0~48_combout ;
wire \decode_stage_1|register_file|dec|Ram0~63_combout ;
wire \decode_stage_1|register_file|dec|Ram0~66_combout ;
wire \decode_stage_1|register_file|dec|Ram0~64_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~17_combout ;
wire \decode_stage_1|register_file|dec|Ram0~52_combout ;
wire \decode_stage_1|register_file|dec|Ram0~65_combout ;
wire \decode_stage_1|register_file|dec|Ram0~57_combout ;
wire \decode_stage_1|register_file|dec|Ram0~67_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~18_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~1_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~0_combout ;
wire \decode_stage_1|register_file|dec|Ram0~40_combout ;
wire \decode_stage_1|register_file|dec|Ram0~68_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[0]~feeder_combout ;
wire \decode_stage_1|register_file|dec|Ram0~39_combout ;
wire \decode_stage_1|register_file|dec|Ram0~43_combout ;
wire \decode_stage_1|register_file|dec|Ram0~69_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[0]~feeder_combout ;
wire \decode_stage_1|register_file|dec|Ram0~41_combout ;
wire \decode_stage_1|register_file|dec|Ram0~42_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~10_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[0]~feeder_combout ;
wire \decode_stage_1|register_file|dec|Ram0~44_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~11_combout ;
wire \decode_stage_1|register_file|dec|Ram0~77_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~2_combout ;
wire \decode_stage_1|register_file|dec|Ram0~59_combout ;
wire \decode_stage_1|register_file|dec|Ram0~60_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~3_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[0]~feeder_combout ;
wire \decode_stage_1|register_file|dec|Ram0~78_combout ;
wire \decode_stage_1|register_file|dec|Ram0~80_combout ;
wire \decode_stage_1|register_file|dec|Ram0~61_combout ;
wire \decode_stage_1|register_file|dec|Ram0~79_combout ;
wire \decode_stage_1|register_file|gen_reg:5:reg_i|Q[0]~feeder_combout ;
wire \decode_stage_1|register_file|dec|Ram0~62_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~16_combout ;
wire \decode_stage_1|register_file|gen_reg:22:reg_i|Q[0]~feeder_combout ;
wire \decode_stage_1|register_file|dec|Ram0~71_combout ;
wire \decode_stage_1|register_file|dec|Ram0~72_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~0_combout ;
wire \decode_stage_1|register_file|dec|Ram0~73_combout ;
wire \decode_stage_1|register_file|gen_reg:26:reg_i|Q[0]~feeder_combout ;
wire \decode_stage_1|register_file|dec|Ram0~70_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~1_combout ;
wire \decode_stage_1|register_file|dec|Ram0~76_combout ;
wire \decode_stage_1|register_file|dec|Ram0~45_combout ;
wire \decode_stage_1|register_file|dec|Ram0~56_combout ;
wire \decode_stage_1|register_file|dec|Ram0~47_combout ;
wire \decode_stage_1|register_file|dec|Ram0~58_combout ;
wire \decode_stage_1|register_file|dec|Ram0~75_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~8_combout ;
wire \decode_stage_1|register_file|dec|Ram0~38_combout ;
wire \decode_stage_1|register_file|dec|Ram0~55_combout ;
wire \decode_stage_1|register_file|dec|Ram0~53_combout ;
wire \decode_stage_1|register_file|dec|Ram0~54_combout ;
wire \decode_stage_1|register_file|gen_reg:20:reg_i|Q[0]~feeder_combout ;
wire \decode_stage_1|register_file|dec|Ram0~74_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~5_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[0]~feeder_combout ;
wire \decode_stage_1|register_file|dec|Ram0~51_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[0]~feeder_combout ;
wire \decode_stage_1|register_file|dec|Ram0~46_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[0]~feeder_combout ;
wire \decode_stage_1|register_file|dec|Ram0~50_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[0]~feeder_combout ;
wire \decode_stage_1|register_file|dec|Ram0~49_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux31~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[0]~1_combout ;
wire \RV32I_control_1|decode_stage_control_1|control_1|Mux0~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[10]~15_combout ;
wire \RV32I_control_1|decode_stage_control_1|ALUSrc~q ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~11_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSel~q ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~2_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~6_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~5_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int[4]~2_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~0_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~1_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~12_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~3_combout ;
wire \execute_stage_1|mux_PC|out_mux[4]~0_combout ;
wire \execute_stage_1|mux_PC|out_mux[4]~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux31~19_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~13_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~0_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~1_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~2_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_wb_int[4]~2_combout ;
wire \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~3_combout ;
wire \execute_stage_1|mux_PC|out_mux[4]~2_combout ;
wire \execute_stage_1|mux_PC|out_mux[4]~3_combout ;
wire \execute_stage_1|mux_PC|out_mux[4]~4_combout ;
wire \execute_stage_1|mux_PC|out_mux[0]~7_combout ;
wire \execute_stage_1|mux_PC|out_mux[0]~8_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~22_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~1_combout ;
wire \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1_combout ;
wire \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[0]~1_cout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~2_combout ;
wire \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~0_combout ;
wire \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~23_combout ;
wire \execute_stage_1|alu_result_mem[3]~39_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~24_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~25_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe6~feeder_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe6~q ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[0]~feeder_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \fetch_stage_1|pc_decode[2]~feeder_combout ;
wire \decode_stage_1|immediate_generator_1|Mux27~2_combout ;
wire \decode_stage_1|immediate_generator_1|Mux27~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux27~1_combout ;
wire \decode_stage_1|immediate_generator_1|Mux29~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux30~0_combout ;
wire \decode_stage_1|target_address_fetch[0]~33 ;
wire \decode_stage_1|target_address_fetch[1]~34_combout ;
wire \decode_stage_1|target_address_fetch[1]~35 ;
wire \decode_stage_1|target_address_fetch[2]~36_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[2]~0_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[2]~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux28~0_combout ;
wire \fetch_stage_1|pc_decode[3]~feeder_combout ;
wire \decode_stage_1|target_address_fetch[2]~37 ;
wire \decode_stage_1|target_address_fetch[3]~38_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[3]~1_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[2]~1 ;
wire \fetch_stage_1|pcinput_in_mux_0[3]~2_combout ;
wire \decode_stage_1|immediate_generator_1|Mux27~3_combout ;
wire \decode_stage_1|target_address_fetch[3]~39 ;
wire \decode_stage_1|target_address_fetch[4]~40_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[4]~2_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[3]~3 ;
wire \fetch_stage_1|pcinput_in_mux_0[4]~4_combout ;
wire \decode_stage_1|immediate_generator_1|Mux21~0_combout ;
wire \instruction_fetch[25]~input_o ;
wire \decode_stage_1|immediate_generator_1|Mux26~0_combout ;
wire \fetch_stage_1|pc_decode[5]~feeder_combout ;
wire \decode_stage_1|target_address_fetch[4]~41 ;
wire \decode_stage_1|target_address_fetch[5]~42_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[5]~3_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[4]~5 ;
wire \fetch_stage_1|pcinput_in_mux_0[5]~6_combout ;
wire \instruction_fetch[26]~input_o ;
wire \decode_stage_1|immediate_generator_1|Mux25~0_combout ;
wire \decode_stage_1|target_address_fetch[5]~43 ;
wire \decode_stage_1|target_address_fetch[6]~44_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[6]~4_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[5]~7 ;
wire \fetch_stage_1|pcinput_in_mux_0[6]~8_combout ;
wire \instruction_fetch[27]~input_o ;
wire \decode_stage_1|immediate_generator_1|Mux24~0_combout ;
wire \decode_stage_1|target_address_fetch[6]~45 ;
wire \decode_stage_1|target_address_fetch[7]~46_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[7]~5_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[6]~9 ;
wire \fetch_stage_1|pcinput_in_mux_0[7]~10_combout ;
wire \instruction_fetch[28]~input_o ;
wire \decode_stage_1|immediate_generator_1|Mux23~0_combout ;
wire \fetch_stage_1|pc_decode[8]~feeder_combout ;
wire \decode_stage_1|target_address_fetch[7]~47 ;
wire \decode_stage_1|target_address_fetch[8]~48_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[8]~6_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[7]~11 ;
wire \fetch_stage_1|pcinput_in_mux_0[8]~12_combout ;
wire \fetch_stage_1|pc_decode[9]~feeder_combout ;
wire \instruction_fetch[29]~input_o ;
wire \decode_stage_1|immediate_generator_1|Mux22~0_combout ;
wire \decode_stage_1|target_address_fetch[8]~49 ;
wire \decode_stage_1|target_address_fetch[9]~50_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[9]~7_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[8]~13 ;
wire \fetch_stage_1|pcinput_in_mux_0[9]~14_combout ;
wire \decode_stage_1|immediate_generator_1|Mux21~1_combout ;
wire \decode_stage_1|target_address_fetch[9]~51 ;
wire \decode_stage_1|target_address_fetch[10]~52_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[10]~8_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[9]~15 ;
wire \fetch_stage_1|pcinput_in_mux_0[10]~16_combout ;
wire \instruction_fetch[31]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~7_combout ;
wire \decode_stage_1|immediate_generator_1|Mux19~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux20~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux20~1_combout ;
wire \decode_stage_1|target_address_fetch[10]~53 ;
wire \decode_stage_1|target_address_fetch[11]~54_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[11]~9_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[10]~17 ;
wire \fetch_stage_1|pcinput_in_mux_0[11]~18_combout ;
wire \decode_stage_1|immediate_generator_1|Mux19~1_combout ;
wire \decode_stage_1|immediate_generator_1|Mux19~2_combout ;
wire \fetch_stage_1|pc_decode[12]~feeder_combout ;
wire \decode_stage_1|target_address_fetch[11]~55 ;
wire \decode_stage_1|target_address_fetch[12]~56_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[12]~10_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[11]~19 ;
wire \fetch_stage_1|pcinput_in_mux_0[12]~20_combout ;
wire \fetch_stage_1|pc_decode[13]~feeder_combout ;
wire \decode_stage_1|immediate_generator_1|Mux18~0_combout ;
wire \decode_stage_1|target_address_fetch[12]~57 ;
wire \decode_stage_1|target_address_fetch[13]~58_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[13]~11_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[12]~21 ;
wire \fetch_stage_1|pcinput_in_mux_0[13]~22_combout ;
wire \decode_stage_1|immediate_generator_1|Mux17~0_combout ;
wire \decode_stage_1|target_address_fetch[13]~59 ;
wire \decode_stage_1|target_address_fetch[14]~60_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[14]~12_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[13]~23 ;
wire \fetch_stage_1|pcinput_in_mux_0[14]~24_combout ;
wire \decode_stage_1|immediate_generator_1|Mux16~0_combout ;
wire \decode_stage_1|target_address_fetch[14]~61 ;
wire \decode_stage_1|target_address_fetch[15]~62_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[15]~13_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[14]~25 ;
wire \fetch_stage_1|pcinput_in_mux_0[15]~26_combout ;
wire \fetch_stage_1|pc_decode[16]~feeder_combout ;
wire \decode_stage_1|immediate_generator_1|Mux15~0_combout ;
wire \decode_stage_1|target_address_fetch[15]~63 ;
wire \decode_stage_1|target_address_fetch[16]~64_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[16]~14_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[15]~27 ;
wire \fetch_stage_1|pcinput_in_mux_0[16]~28_combout ;
wire \decode_stage_1|immediate_generator_1|Mux14~0_combout ;
wire \fetch_stage_1|pc_decode[17]~feeder_combout ;
wire \decode_stage_1|target_address_fetch[16]~65 ;
wire \decode_stage_1|target_address_fetch[17]~66_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[17]~15_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[16]~29 ;
wire \fetch_stage_1|pcinput_in_mux_0[17]~30_combout ;
wire \fetch_stage_1|pc_decode[18]~feeder_combout ;
wire \decode_stage_1|immediate_generator_1|Mux13~0_combout ;
wire \decode_stage_1|target_address_fetch[17]~67 ;
wire \decode_stage_1|target_address_fetch[18]~68_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[18]~16_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[17]~31 ;
wire \fetch_stage_1|pcinput_in_mux_0[18]~32_combout ;
wire \decode_stage_1|immediate_generator_1|Mux12~1_combout ;
wire \decode_stage_1|target_address_fetch[18]~69 ;
wire \decode_stage_1|target_address_fetch[19]~70_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[19]~17_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[18]~33 ;
wire \fetch_stage_1|pcinput_in_mux_0[19]~34_combout ;
wire \decode_stage_1|immediate_generator_1|Mux11~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux1~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux11~1_combout ;
wire \fetch_stage_1|pc_decode[20]~feeder_combout ;
wire \decode_stage_1|target_address_fetch[19]~71 ;
wire \decode_stage_1|target_address_fetch[20]~72_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[20]~18_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[19]~35 ;
wire \fetch_stage_1|pcinput_in_mux_0[20]~36_combout ;
wire \fetch_stage_1|pc_decode[21]~feeder_combout ;
wire \decode_stage_1|immediate_generator_1|Mux10~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux10~1_combout ;
wire \decode_stage_1|target_address_fetch[20]~73 ;
wire \decode_stage_1|target_address_fetch[21]~74_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[21]~19_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[20]~37 ;
wire \fetch_stage_1|pcinput_in_mux_0[21]~38_combout ;
wire \decode_stage_1|immediate_generator_1|Mux9~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux9~1_combout ;
wire \decode_stage_1|target_address_fetch[21]~75 ;
wire \decode_stage_1|target_address_fetch[22]~76_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[22]~20_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[21]~39 ;
wire \fetch_stage_1|pcinput_in_mux_0[22]~40_combout ;
wire \fetch_stage_1|pc_decode[23]~feeder_combout ;
wire \decode_stage_1|immediate_generator_1|Mux8~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux8~1_combout ;
wire \decode_stage_1|target_address_fetch[22]~77 ;
wire \decode_stage_1|target_address_fetch[23]~78_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[23]~21_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[22]~41 ;
wire \fetch_stage_1|pcinput_in_mux_0[23]~42_combout ;
wire \decode_stage_1|immediate_generator_1|Mux7~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux7~1_combout ;
wire \fetch_stage_1|pc_decode[24]~feeder_combout ;
wire \decode_stage_1|target_address_fetch[23]~79 ;
wire \decode_stage_1|target_address_fetch[24]~80_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[24]~22_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[23]~43 ;
wire \fetch_stage_1|pcinput_in_mux_0[24]~44_combout ;
wire \fetch_stage_1|pc_decode[25]~feeder_combout ;
wire \decode_stage_1|immediate_generator_1|Mux6~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux6~1_combout ;
wire \decode_stage_1|target_address_fetch[24]~81 ;
wire \decode_stage_1|target_address_fetch[25]~82_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[25]~23_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[24]~45 ;
wire \fetch_stage_1|pcinput_in_mux_0[25]~46_combout ;
wire \decode_stage_1|immediate_generator_1|Mux5~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux5~1_combout ;
wire \decode_stage_1|target_address_fetch[25]~83 ;
wire \decode_stage_1|target_address_fetch[26]~84_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[26]~24_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[25]~47 ;
wire \fetch_stage_1|pcinput_in_mux_0[26]~48_combout ;
wire \fetch_stage_1|pc_decode[27]~feeder_combout ;
wire \decode_stage_1|immediate_generator_1|Mux4~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux4~1_combout ;
wire \decode_stage_1|target_address_fetch[26]~85 ;
wire \decode_stage_1|target_address_fetch[27]~86_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[27]~25_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[26]~49 ;
wire \fetch_stage_1|pcinput_in_mux_0[27]~50_combout ;
wire \decode_stage_1|immediate_generator_1|Mux3~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux3~1_combout ;
wire \fetch_stage_1|pc_decode[28]~feeder_combout ;
wire \decode_stage_1|target_address_fetch[27]~87 ;
wire \decode_stage_1|target_address_fetch[28]~88_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[28]~26_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[27]~51 ;
wire \fetch_stage_1|pcinput_in_mux_0[28]~52_combout ;
wire \decode_stage_1|immediate_generator_1|Mux2~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux2~1_combout ;
wire \fetch_stage_1|pc_decode[29]~feeder_combout ;
wire \decode_stage_1|target_address_fetch[28]~89 ;
wire \decode_stage_1|target_address_fetch[29]~90_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[29]~27_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[28]~53 ;
wire \fetch_stage_1|pcinput_in_mux_0[29]~54_combout ;
wire \decode_stage_1|immediate_generator_1|Mux1~1_combout ;
wire \decode_stage_1|immediate_generator_1|Mux1~2_combout ;
wire \decode_stage_1|target_address_fetch[29]~91 ;
wire \decode_stage_1|target_address_fetch[30]~92_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[30]~28_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[29]~55 ;
wire \fetch_stage_1|pcinput_in_mux_0[30]~56_combout ;
wire \decode_stage_1|immediate_generator_1|Mux0~0_combout ;
wire \decode_stage_1|immediate_generator_1|Mux0~1_combout ;
wire \decode_stage_1|target_address_fetch[30]~93 ;
wire \decode_stage_1|target_address_fetch[31]~94_combout ;
wire \fetch_stage_1|pcinputmux|out_mux[31]~29_combout ;
wire \fetch_stage_1|pcinput_in_mux_0[30]~57 ;
wire \fetch_stage_1|pcinput_in_mux_0[31]~58_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a29 ;
wire \execute_stage_1|alu_result_mem[15]~33_combout ;
wire \execute_stage_1|alu_result_mem[15]~38_combout ;
wire \execute_stage_1|alu_result_mem[15]~35_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ;
wire \read_data_mem[10]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a9 ;
wire \execute_stage_1|alu_result_mem[15]~34_combout ;
wire \read_data_mem[8]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a7 ;
wire \wb_stage_1|mux_4to1_1|out_mux[8]~16_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~18_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:31:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~8_combout ;
wire \decode_stage_1|register_file|gen_reg:26:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:30:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:18:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:22:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~1_combout ;
wire \decode_stage_1|register_file|gen_reg:20:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:16:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:24:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~5_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~9_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~11_combout ;
wire \decode_stage_1|register_file|gen_reg:1:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:7:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:4:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:5:reg_i|Q[8]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux23~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[8]~16_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[8]~17_combout ;
wire \execute_stage_1|alu_result_mem[15]~36_combout ;
wire \execute_stage_1|alu_result_mem[5]~30_combout ;
wire \execute_stage_1|alu_result_mem[15]~37_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:16:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:8:mux_i|out_mux~0_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~46_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~47_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~48_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~28_combout ;
wire \read_data_mem[7]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a6 ;
wire \wb_stage_1|mux_4to1_1|out_mux[7]~14_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~18_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[7]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[7]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[7]~feeder_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~10_combout ;
wire \decode_stage_1|register_file|gen_reg:24:reg_i|Q[7]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:16:reg_i|Q[7]~feeder_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~7_combout ;
wire \decode_stage_1|register_file|gen_reg:22:reg_i|Q[7]~feeder_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~8_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[7]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[7]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[7]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[7]~feeder_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux24~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[7]~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[7]~20_combout ;
wire \read_data_mem[4]~input_o ;
wire \mem_stage_1|read_data_wb[4]~feeder_combout ;
wire \read_data_mem[3]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a2 ;
wire \wb_stage_1|mux_4to1_1|out_mux[3]~4_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[3]~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~18_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[3]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[3]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~1_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[3]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[3]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~10_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[3]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[3]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[3]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[3]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~3_combout ;
wire \decode_stage_1|register_file|gen_reg:22:reg_i|Q[3]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux28~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[3]~7_combout ;
wire \execute_stage_1|alu_result_mem[3]~24_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a1 ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~23_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~24_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~19_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~20_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~26_combout ;
wire \decode_stage_1|register_file|gen_reg:5:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:7:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~15_combout ;
wire \decode_stage_1|register_file|gen_reg:4:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~18_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~21_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~22_combout ;
wire \decode_stage_1|register_file|gen_reg:30:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:22:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~5_combout ;
wire \decode_stage_1|register_file|gen_reg:24:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:20:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:16:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~9_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~6_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~10_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~11_combout ;
wire \decode_stage_1|register_file|gen_reg:31:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[2]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux29~25_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[2]~4_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[2]~5_combout ;
wire \execute_stage_1|absolute_value_1|Add0~1_cout ;
wire \execute_stage_1|absolute_value_1|Add0~2_combout ;
wire \execute_stage_1|alu_result_mem[1]~0_combout ;
wire \decode_stage_1|immediate_execute[1]~feeder_combout ;
wire \read_data_mem[1]~input_o ;
wire \mem_stage_1|next_pc_wb[1]~feeder_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[1]~0_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[1]~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~18_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~1_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~10_combout ;
wire \decode_stage_1|register_file|gen_reg:30:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:22:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:18:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~5_combout ;
wire \decode_stage_1|register_file|gen_reg:24:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:28:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:20:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~8_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~11_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:5:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:7:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:4:reg_i|Q[1]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux30~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[1]~3_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~0_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~3 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~4_combout ;
wire \execute_stage_1|alu_b_mux|out_mux[1]~0_combout ;
wire \execute_stage_1|alu_inst|result[1]~2_combout ;
wire \execute_stage_1|alu_inst|result[1]~3_combout ;
wire \execute_stage_1|alu_inst|result[1]~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:9:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:5:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:3:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~2_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~3_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:25:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:17:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:17:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|result[1]~1_combout ;
wire \execute_stage_1|alu_inst|result[1]~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux30~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[1]~5_combout ;
wire \execute_stage_1|mux_PC|out_mux[1]~6_combout ;
wire \execute_stage_1|absolute_value_1|Add0~3 ;
wire \execute_stage_1|absolute_value_1|Add0~4_combout ;
wire \execute_stage_1|alu_result_mem[3]~28_combout ;
wire \execute_stage_1|alu_result_mem[3]~27_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~2_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~5 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~6_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~128_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~8_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~2_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:26:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~2_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~2_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:18:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:18:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_result_mem[3]~25_combout ;
wire \execute_stage_1|alu_result_mem[3]~26_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:2:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:4:mux_i|out_mux~0_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~6_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~2_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~2_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:10:mux_i|out_mux~0_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~7_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~9_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~10_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~11_combout ;
wire \read_data_mem[2]~input_o ;
wire \mem_stage_1|read_data_wb[2]~feeder_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[2]~2_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux29~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[2]~11_combout ;
wire \execute_stage_1|mux_PC|out_mux[2]~12_combout ;
wire \execute_stage_1|absolute_value_1|Add0~5 ;
wire \execute_stage_1|absolute_value_1|Add0~6_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:27:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~2_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~2_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:19:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:19:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~2_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~12_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~2_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~2_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:11:mux_i|out_mux~0_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~13_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~3_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~7 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~8_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~129_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~14_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~15_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~16_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux28~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[3]~15_combout ;
wire \execute_stage_1|mux_PC|out_mux[3]~16_combout ;
wire \execute_stage_1|absolute_value_1|Add0~7 ;
wire \execute_stage_1|absolute_value_1|Add0~8_combout ;
wire \execute_stage_1|alu_result_mem[4]~1_combout ;
wire \execute_stage_1|alu_result_mem[5]~29_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~1_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~3_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~16_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~17_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~18_combout ;
wire \decode_stage_1|register_file|gen_reg:26:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:30:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:22:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:18:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~5_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:31:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~7_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~9_combout ;
wire \decode_stage_1|register_file|gen_reg:20:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:16:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:24:reg_i|Q[4]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux27~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[4]~8_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[4]~9_combout ;
wire \execute_stage_1|alu_b_mux|out_mux[4]~1_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~4_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~9 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~10_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:20:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:20:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_result_mem[5]~31_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~1_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~18_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:12:mux_i|out_mux~0_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~19_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~20_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~21_combout ;
wire \execute_stage_1|alu_result_mem[5]~32_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a3 ;
wire \wb_stage_1|mux_4to1_1|out_mux[4]~6_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ;
wire \execute_stage_1|mux_PC|out_mux[4]~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux27~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[4]~14_combout ;
wire \execute_stage_1|absolute_value_1|Add0~9 ;
wire \execute_stage_1|absolute_value_1|Add0~10_combout ;
wire \execute_stage_1|alu_result_mem[5]~2_combout ;
wire \read_data_mem[5]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a4 ;
wire \wb_stage_1|mux_4to1_1|out_mux[5]~10_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[5]~10_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[5]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:15:reg_i|Q[5]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[5]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[5]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~18_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[5]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~1_combout ;
wire \decode_stage_1|register_file|gen_reg:5:reg_i|Q[5]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[5]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~8_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[5]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[5]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[5]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[5]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux26~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[5]~11_combout ;
wire \execute_stage_1|alu_b_mux|out_mux[5]~2_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~31_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~11 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~12_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:13:mux_i|out_mux~0_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~34_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:21:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:21:mux_i|out_mux~0_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~35_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~36_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~37_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux26~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[5]~23_combout ;
wire \execute_stage_1|mux_PC|out_mux[5]~24_combout ;
wire \execute_stage_1|absolute_value_1|Add0~11 ;
wire \execute_stage_1|absolute_value_1|Add0~12_combout ;
wire \execute_stage_1|alu_result_mem[6]~3_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a5 ;
wire \wb_stage_1|mux_4to1_1|out_mux[6]~12_combout ;
wire \read_data_mem[6]~input_o ;
wire \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[6]~12_combout ;
wire \decode_stage_1|register_file|gen_reg:26:reg_i|Q[6]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~1_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~8_combout ;
wire \decode_stage_1|register_file|gen_reg:28:reg_i|Q[6]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:16:reg_i|Q[6]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~5_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[6]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[6]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[6]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[6]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~15_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[6]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[6]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~16_combout ;
wire \decode_stage_1|register_file|gen_reg:15:reg_i|Q[6]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[6]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[6]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[6]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~18_combout ;
wire \decode_stage_1|register_file|mux2|Mux25~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[6]~13_combout ;
wire \execute_stage_1|alu_b_mux|out_mux[6]~3_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~30_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~13 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~14_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~38_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:22:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:22:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:14:mux_i|out_mux~0_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~39_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~40_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~41_combout ;
wire \execute_stage_1|mux_PC|out_mux[6]~21_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux25~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[6]~22_combout ;
wire \execute_stage_1|absolute_value_1|Add0~13 ;
wire \execute_stage_1|absolute_value_1|Add0~14_combout ;
wire \execute_stage_1|alu_result_mem[7]~4_combout ;
wire \execute_stage_1|alu_b_mux|out_mux[7]~4_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~15 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~16_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:23:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:23:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:15:mux_i|out_mux~0_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~42_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~43_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~44_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~45_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~22_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~23_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~18_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~19_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~20_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~21_combout ;
wire \decode_stage_1|register_file|mux2|Mux24~24_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[7]~14_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[7]~15_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~29_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~17 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~18_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~49_combout ;
wire \execute_stage_1|absolute_value_1|Add0~15 ;
wire \execute_stage_1|absolute_value_1|Add0~16_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~51_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux23~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[8]~17_combout ;
wire \execute_stage_1|mux_PC|out_mux[8]~18_combout ;
wire \execute_stage_1|absolute_value_1|Add0~17 ;
wire \execute_stage_1|absolute_value_1|Add0~18_combout ;
wire \read_data_mem[9]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a8 ;
wire \wb_stage_1|mux_4to1_1|out_mux[9]~18_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[9]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[9]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[9]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[9]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~1_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~10_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[9]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~16_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[9]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:15:reg_i|Q[9]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[9]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[9]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~18_combout ;
wire \decode_stage_1|register_file|mux2|Mux22~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[9]~18_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[9]~19_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~27_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~19 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~20_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~52_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~53_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~54_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~55_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~56_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux22~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[9]~35_combout ;
wire \execute_stage_1|mux_PC|out_mux[9]~36_combout ;
wire \execute_stage_1|absolute_value_1|Add0~19 ;
wire \execute_stage_1|absolute_value_1|Add0~20_combout ;
wire \decode_stage_1|immediate_execute[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~18_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~11_combout ;
wire \decode_stage_1|register_file|gen_reg:1:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:4:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:5:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~16_combout ;
wire \decode_stage_1|register_file|gen_reg:26:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:30:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:22:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:18:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~1_combout ;
wire \decode_stage_1|register_file|gen_reg:31:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~8_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~2_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~3_combout ;
wire \decode_stage_1|register_file|gen_reg:20:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:24:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:16:reg_i|Q[10]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux21~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[10]~20_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[10]~21_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~57_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~58_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~59_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~26_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~21 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~22_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~60_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~61_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[10]~20_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ;
wire \execute_stage_1|mux_PC|out_mux[10]~39_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux21~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[10]~40_combout ;
wire \execute_stage_1|absolute_value_1|Add0~21 ;
wire \execute_stage_1|absolute_value_1|Add0~22_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a10 ;
wire \wb_stage_1|mux_4to1_1|out_mux[11]~22_combout ;
wire \read_data_mem[11]~input_o ;
wire \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~1_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~10_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~3_combout ;
wire \decode_stage_1|register_file|gen_reg:24:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~11_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:1:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:5:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~16_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[11]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~18_combout ;
wire \decode_stage_1|register_file|mux2|Mux20~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[11]~22_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[11]~23_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~62_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~63_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~64_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~25_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~23 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~24_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~65_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~66_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux20~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[11]~33_combout ;
wire \execute_stage_1|mux_PC|out_mux[11]~34_combout ;
wire \execute_stage_1|absolute_value_1|Add0~23 ;
wire \execute_stage_1|absolute_value_1|Add0~24_combout ;
wire \read_data_mem[12]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a11 ;
wire \wb_stage_1|mux_4to1_1|out_mux[12]~24_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~18_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~11_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~13_combout ;
wire \decode_stage_1|register_file|gen_reg:1:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~16_combout ;
wire \decode_stage_1|register_file|gen_reg:26:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~1_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~5_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~6_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:31:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[12]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux19~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[12]~24_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[12]~25_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~24_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~25 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~26_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~67_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~68_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~69_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~70_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~71_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux19~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[12]~37_combout ;
wire \execute_stage_1|mux_PC|out_mux[12]~38_combout ;
wire \execute_stage_1|absolute_value_1|Add0~25 ;
wire \execute_stage_1|absolute_value_1|Add0~26_combout ;
wire \read_data_mem[13]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a12 ;
wire \wb_stage_1|mux_4to1_1|out_mux[13]~28_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[13]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:15:reg_i|Q[13]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~18_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[13]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[13]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[13]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[13]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~1_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~15_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[13]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~9_combout ;
wire \decode_stage_1|register_file|gen_reg:31:reg_i|Q[13]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~8_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[13]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[13]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux18~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[13]~26_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[13]~27_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~23_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~27 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~28_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~75_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~76_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~77_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~78_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~79_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux18~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[13]~27_combout ;
wire \execute_stage_1|mux_PC|out_mux[13]~28_combout ;
wire \execute_stage_1|absolute_value_1|Add0~27 ;
wire \execute_stage_1|absolute_value_1|Add0~28_combout ;
wire \read_data_mem[14]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a13 ;
wire \wb_stage_1|mux_4to1_1|out_mux[14]~30_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~18_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[14]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[14]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~11_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[14]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~8_combout ;
wire \decode_stage_1|register_file|gen_reg:26:reg_i|Q[14]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:18:reg_i|Q[14]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:22:reg_i|Q[14]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~1_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~5_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[14]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[14]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux17~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[14]~28_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[14]~29_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~22_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~29 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~30_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~80_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~81_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~82_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~83_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~84_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~22_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~23_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~19_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~20_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~21_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux17~24_combout ;
wire \execute_stage_1|mux_PC|out_mux[14]~31_combout ;
wire \execute_stage_1|mux_PC|out_mux[14]~32_combout ;
wire \execute_stage_1|absolute_value_1|Add0~29 ;
wire \execute_stage_1|absolute_value_1|Add0~30_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a14 ;
wire \wb_stage_1|mux_4to1_1|out_mux[15]~32_combout ;
wire \read_data_mem[15]~input_o ;
wire \wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~15_combout ;
wire \decode_stage_1|register_file|gen_reg:18:reg_i|Q[15]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~16_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[15]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[15]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[15]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[15]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~1_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~18_combout ;
wire \decode_stage_1|register_file|mux2|Mux16~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[15]~30_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[15]~31_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~85_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~86_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~87_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~21_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~31 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~32_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~88_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~89_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux16~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[15]~25_combout ;
wire \execute_stage_1|mux_PC|out_mux[15]~26_combout ;
wire \execute_stage_1|absolute_value_1|Add0~31 ;
wire \execute_stage_1|absolute_value_1|Add0~32_combout ;
wire \execute_stage_1|alu_result_mem[16]~5_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a15 ;
wire \wb_stage_1|mux_4to1_1|out_mux[16]~34_combout ;
wire \read_data_mem[16]~input_o ;
wire \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[16]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[16]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~18_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[16]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[16]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[16]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~6_combout ;
wire \decode_stage_1|register_file|gen_reg:30:reg_i|Q[16]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:26:reg_i|Q[16]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:18:reg_i|Q[16]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:22:reg_i|Q[16]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~1_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~9_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[16]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[16]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~11_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[16]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux15~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[16]~32_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[16]~33_combout ;
wire \execute_stage_1|alu_b_mux|out_mux[16]~5_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~20_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~33 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~34_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[16]~90_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[16]~91_combout ;
wire \execute_stage_1|mux_PC|out_mux[16]~29_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux15~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[16]~30_combout ;
wire \execute_stage_1|absolute_value_1|Add0~33 ;
wire \execute_stage_1|absolute_value_1|Add0~34_combout ;
wire \execute_stage_1|alu_result_mem[17]~6_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a16 ;
wire \wb_stage_1|mux_4to1_1|out_mux[17]~36_combout ;
wire \read_data_mem[17]~input_o ;
wire \wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[17]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[17]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[17]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~1_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[17]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[17]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~18_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~10_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[17]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~3_combout ;
wire \decode_stage_1|register_file|gen_reg:30:reg_i|Q[17]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:18:reg_i|Q[17]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux14~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[17]~34_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[17]~35_combout ;
wire \execute_stage_1|alu_b_mux|out_mux[17]~6_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~19_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~35 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~36_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[17]~92_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[17]~93_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux14~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[17]~63_combout ;
wire \execute_stage_1|mux_PC|out_mux[17]~64_combout ;
wire \execute_stage_1|absolute_value_1|Add0~35 ;
wire \execute_stage_1|absolute_value_1|Add0~36_combout ;
wire \execute_stage_1|alu_result_mem[18]~7_combout ;
wire \read_data_mem[18]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a17 ;
wire \wb_stage_1|mux_4to1_1|out_mux[18]~38_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[18]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[18]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~18_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~5_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[18]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~1_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[18]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[18]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~9_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[18]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[18]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~11_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[18]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux13~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[18]~36_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[18]~37_combout ;
wire \execute_stage_1|alu_b_mux|out_mux[18]~7_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~18_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~37 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~38_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[18]~94_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[18]~95_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux13~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[18]~67_combout ;
wire \execute_stage_1|mux_PC|out_mux[18]~68_combout ;
wire \execute_stage_1|absolute_value_1|Add0~37 ;
wire \execute_stage_1|absolute_value_1|Add0~38_combout ;
wire \execute_stage_1|alu_result_mem[19]~8_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a18 ;
wire \wb_stage_1|mux_4to1_1|out_mux[19]~40_combout ;
wire \read_data_mem[19]~input_o ;
wire \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[19]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[19]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[19]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~1_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[19]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:15:reg_i|Q[19]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~18_combout ;
wire \decode_stage_1|register_file|gen_reg:2:reg_i|Q[19]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[19]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~15_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[19]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~10_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[19]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[19]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[19]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux12~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[19]~38_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[19]~39_combout ;
wire \execute_stage_1|alu_b_mux|out_mux[19]~8_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~17_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~39 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~40_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[19]~96_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[19]~97_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux12~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[19]~61_combout ;
wire \execute_stage_1|mux_PC|out_mux[19]~62_combout ;
wire \execute_stage_1|absolute_value_1|Add0~39 ;
wire \execute_stage_1|absolute_value_1|Add0~40_combout ;
wire \execute_stage_1|alu_result_mem[20]~9_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a19 ;
wire \wb_stage_1|mux_4to1_1|out_mux[20]~42_combout ;
wire \read_data_mem[20]~input_o ;
wire \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~18_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~12_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~15_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~16_combout ;
wire \decode_stage_1|register_file|gen_reg:26:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:30:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:18:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:22:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~1_combout ;
wire \decode_stage_1|register_file|gen_reg:31:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~5_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[20]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux11~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[20]~40_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[20]~41_combout ;
wire \execute_stage_1|alu_b_mux|out_mux[20]~9_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~16_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~41 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~42_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[20]~98_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[20]~99_combout ;
wire \execute_stage_1|mux_PC|out_mux[20]~65_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux11~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[20]~66_combout ;
wire \execute_stage_1|absolute_value_1|Add0~41 ;
wire \execute_stage_1|absolute_value_1|Add0~42_combout ;
wire \execute_stage_1|alu_result_mem[21]~10_combout ;
wire \read_data_mem[21]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a20 ;
wire \wb_stage_1|mux_4to1_1|out_mux[21]~44_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[21]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[21]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[21]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~1_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[21]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~18_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~11_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[21]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux10~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[21]~42_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[21]~43_combout ;
wire \execute_stage_1|alu_b_mux|out_mux[21]~10_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~15_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~43 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~44_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[21]~100_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[21]~101_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux10~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[21]~55_combout ;
wire \execute_stage_1|mux_PC|out_mux[21]~56_combout ;
wire \execute_stage_1|absolute_value_1|Add0~43 ;
wire \execute_stage_1|absolute_value_1|Add0~44_combout ;
wire \execute_stage_1|alu_result_mem[22]~11_combout ;
wire \read_data_mem[22]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a21 ;
wire \wb_stage_1|mux_4to1_1|out_mux[22]~46_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[22]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~18_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[22]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~15_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[22]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[22]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[22]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~16_combout ;
wire \decode_stage_1|register_file|gen_reg:30:reg_i|Q[22]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~1_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~5_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[22]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[22]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~6_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[22]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:31:reg_i|Q[22]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[22]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[22]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux9~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[22]~44_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[22]~45_combout ;
wire \execute_stage_1|alu_b_mux|out_mux[22]~11_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~14_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~45 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~46_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[22]~102_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[22]~103_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux9~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[22]~59_combout ;
wire \execute_stage_1|mux_PC|out_mux[22]~60_combout ;
wire \execute_stage_1|absolute_value_1|Add0~45 ;
wire \execute_stage_1|absolute_value_1|Add0~46_combout ;
wire \execute_stage_1|alu_result_mem[23]~12_combout ;
wire \read_data_mem[23]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a22 ;
wire \wb_stage_1|mux_4to1_1|out_mux[23]~48_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[23]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[23]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[23]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~0_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[23]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~1_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[23]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~18_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~3_combout ;
wire \decode_stage_1|register_file|gen_reg:18:reg_i|Q[23]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~5_combout ;
wire \decode_stage_1|register_file|gen_reg:28:reg_i|Q[23]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~8_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[23]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[23]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[23]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~11_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[23]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux8~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[23]~46_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[23]~47_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~104_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~105_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~13_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~47 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~48_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~106_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux8~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[23]~53_combout ;
wire \execute_stage_1|mux_PC|out_mux[23]~54_combout ;
wire \execute_stage_1|absolute_value_1|Add0~47 ;
wire \execute_stage_1|absolute_value_1|Add0~48_combout ;
wire \execute_stage_1|alu_result_mem[24]~13_combout ;
wire \read_data_mem[24]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a23 ;
wire \wb_stage_1|mux_4to1_1|out_mux[24]~50_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ;
wire \decode_stage_1|register_file|gen_reg:15:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~17_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~18_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~2_combout ;
wire \decode_stage_1|register_file|gen_reg:29:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~6_combout ;
wire \decode_stage_1|register_file|gen_reg:30:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:18:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:22:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~0_combout ;
wire \decode_stage_1|register_file|gen_reg:26:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~1_combout ;
wire \decode_stage_1|register_file|gen_reg:31:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~9_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:2:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:5:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~15_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[24]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux7~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[24]~48_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[24]~49_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~107_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~108_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~12_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~49 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~50_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~109_combout ;
wire \execute_stage_1|mux_PC|out_mux[24]~57_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux7~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[24]~58_combout ;
wire \execute_stage_1|absolute_value_1|Add0~49 ;
wire \execute_stage_1|absolute_value_1|Add0~50_combout ;
wire \execute_stage_1|alu_result_mem[25]~14_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a24 ;
wire \wb_stage_1|mux_4to1_1|out_mux[25]~52_combout ;
wire \read_data_mem[25]~input_o ;
wire \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ;
wire \decode_stage_1|register_file|gen_reg:8:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~0_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~1_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~17_combout ;
wire \decode_stage_1|register_file|gen_reg:15:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~18_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~10_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~3_combout ;
wire \decode_stage_1|register_file|gen_reg:30:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:18:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~11_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:5:reg_i|Q[25]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux6~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[25]~50_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[25]~51_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~110_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~111_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~11_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~51 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~52_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~112_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux6~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[25]~47_combout ;
wire \execute_stage_1|mux_PC|out_mux[25]~48_combout ;
wire \execute_stage_1|absolute_value_1|Add0~51 ;
wire \execute_stage_1|absolute_value_1|Add0~52_combout ;
wire \execute_stage_1|alu_result_mem[26]~15_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a25 ;
wire \wb_stage_1|mux_4to1_1|out_mux[26]~54_combout ;
wire \read_data_mem[26]~input_o ;
wire \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ;
wire \decode_stage_1|register_file|gen_reg:15:reg_i|Q[26]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[26]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[26]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[26]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~18_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[26]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~11_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[26]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:5:reg_i|Q[26]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~16_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[26]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[26]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[26]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~8_combout ;
wire \decode_stage_1|register_file|gen_reg:22:reg_i|Q[26]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~1_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~5_combout ;
wire \decode_stage_1|register_file|gen_reg:17:reg_i|Q[26]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux5~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[26]~52_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[26]~53_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~113_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~114_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~10_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~53 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~54_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~115_combout ;
wire \execute_stage_1|mux_PC|out_mux[26]~51_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux5~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[26]~52_combout ;
wire \execute_stage_1|absolute_value_1|Add0~53 ;
wire \execute_stage_1|absolute_value_1|Add0~54_combout ;
wire \execute_stage_1|alu_result_mem[27]~16_combout ;
wire \read_data_mem[27]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a26 ;
wire \wb_stage_1|mux_4to1_1|out_mux[27]~56_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[27]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~0_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[27]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~1_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[27]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~18_combout ;
wire \decode_stage_1|register_file|gen_reg:31:reg_i|Q[27]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[27]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[27]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~9_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[27]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~4_combout ;
wire \decode_stage_1|register_file|gen_reg:26:reg_i|Q[27]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~8_combout ;
wire \decode_stage_1|register_file|gen_reg:21:reg_i|Q[27]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[27]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~11_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[27]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux4~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[27]~54_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[27]~55_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~9_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~55 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~56_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~116_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~117_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~118_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux4~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[27]~45_combout ;
wire \execute_stage_1|mux_PC|out_mux[27]~46_combout ;
wire \execute_stage_1|absolute_value_1|Add0~55 ;
wire \execute_stage_1|absolute_value_1|Add0~57 ;
wire \execute_stage_1|absolute_value_1|Add0~58_combout ;
wire \execute_stage_1|alu_result_mem[29]~18_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a28 ;
wire \wb_stage_1|mux_4to1_1|out_mux[29]~60_combout ;
wire \read_data_mem[29]~input_o ;
wire \wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[29]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[29]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~1_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[29]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[29]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~18_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[29]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~7_combout ;
wire \decode_stage_1|register_file|gen_reg:30:reg_i|Q[29]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:18:reg_i|Q[29]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~8_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[29]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~11_combout ;
wire \decode_stage_1|register_file|gen_reg:2:reg_i|Q[29]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:4:reg_i|Q[29]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux2~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[29]~58_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[29]~59_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~122_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~123_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~7_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a27 ;
wire \wb_stage_1|mux_4to1_1|out_mux[28]~58_combout ;
wire \read_data_mem[28]~input_o ;
wire \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[28]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:15:reg_i|Q[28]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[28]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[28]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~18_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~1_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[28]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~6_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[28]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:31:reg_i|Q[28]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[28]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[28]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~9_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[28]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:5:reg_i|Q[28]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~12_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~15_combout ;
wire \decode_stage_1|register_file|gen_reg:11:reg_i|Q[28]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~10_combout ;
wire \decode_stage_1|register_file|gen_reg:9:reg_i|Q[28]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~16_combout ;
wire \decode_stage_1|register_file|mux2|Mux3~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[28]~56_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[28]~57_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~8_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~57 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~59 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~60_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~124_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux2~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[29]~43_combout ;
wire \execute_stage_1|mux_PC|out_mux[29]~44_combout ;
wire \execute_stage_1|absolute_value_1|Add0~59 ;
wire \execute_stage_1|absolute_value_1|Add0~60_combout ;
wire \execute_stage_1|alu_result_mem[30]~19_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[30]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[30]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~18_combout ;
wire \decode_stage_1|register_file|gen_reg:10:reg_i|Q[30]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~11_combout ;
wire \decode_stage_1|register_file|gen_reg:2:reg_i|Q[30]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:1:reg_i|Q[30]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:5:reg_i|Q[30]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~12_combout ;
wire \decode_stage_1|register_file|gen_reg:6:reg_i|Q[30]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~14_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~16_combout ;
wire \decode_stage_1|register_file|gen_reg:31:reg_i|Q[30]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:19:reg_i|Q[30]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:23:reg_i|Q[30]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~7_combout ;
wire \decode_stage_1|register_file|gen_reg:27:reg_i|Q[30]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~1_combout ;
wire \decode_stage_1|register_file|gen_reg:25:reg_i|Q[30]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux1~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[30]~60_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[30]~61_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~125_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~126_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~6_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~61 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[31]~62_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~127_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[30]~62_combout ;
wire \read_data_mem[30]~input_o ;
wire \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ;
wire \execute_stage_1|mux_PC|out_mux[30]~41_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux1~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[30]~42_combout ;
wire \execute_stage_1|absolute_value_1|Add0~61 ;
wire \execute_stage_1|absolute_value_1|Add0~62_combout ;
wire \read_data_mem[31]~input_o ;
wire \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a30 ;
wire \wb_stage_1|mux_4to1_1|out_mux[31]~26_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~0_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~1_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~12_combout ;
wire \decode_stage_1|register_file|gen_reg:5:reg_i|Q[31]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~13_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~14_combout ;
wire \decode_stage_1|register_file|gen_reg:3:reg_i|Q[31]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~15_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~6_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~7_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~4_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~5_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~8_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~2_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~3_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~9_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~10_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~11_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~16_combout ;
wire \decode_stage_1|register_file|gen_reg:13:reg_i|Q[31]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:15:reg_i|Q[31]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:12:reg_i|Q[31]~feeder_combout ;
wire \decode_stage_1|register_file|gen_reg:14:reg_i|Q[31]~feeder_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~17_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~18_combout ;
wire \decode_stage_1|register_file|mux2|Mux0~19_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[31]~62_combout ;
wire \execute_stage_1|forward_B_mux|out_mux[31]~63_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~5_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[31]~63 ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[32]~64_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~72_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~73_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~74_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~130_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux0~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[31]~9_combout ;
wire \execute_stage_1|mux_PC|out_mux[31]~10_combout ;
wire \execute_stage_1|absolute_value_1|Add0~56_combout ;
wire \execute_stage_1|alu_result_mem[28]~17_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~119_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~120_combout ;
wire \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~58_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~121_combout ;
wire \execute_stage_1|mux_PC|out_mux[28]~49_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~17_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~18_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~0_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~1_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~7_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~8_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~4_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~5_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~2_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~3_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~6_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~9_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~10_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~11_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~12_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~13_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~14_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~15_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~16_combout ;
wire \decode_stage_1|register_file|mux1|Mux3~19_combout ;
wire \execute_stage_1|mux_PC|out_mux[28]~50_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:24:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:16:mux_i|out_mux~0_combout ;
wire \execute_stage_1|alu_inst|result[0]~5_combout ;
wire \execute_stage_1|alu_inst|result[0]~6_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~27_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~28_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~31_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~26_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~29_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~30_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~32_combout ;
wire \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~33_combout ;
wire \read_data_mem[0]~input_o ;
wire \mem_stage_1|read_data_wb[0]~feeder_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[0]~8_combout ;
wire \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~1_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~2_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~9_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|Equal3~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~8_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~6_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~7_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~8_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~9_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~1_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~0_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~3_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~4_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~1_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~2_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~2_combout ;
wire \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~4_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~5_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[2]~1_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~2_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~3_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~1_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~4_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~5_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[3]~2_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~2_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[1]~0_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~0_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~1_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~0_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[4]~3_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~6_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~7_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~3_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~2_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~3_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[10]~11_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~20_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~21_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~9_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~22_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~23_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[11]~12_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~10_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[9]~10_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~18_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~19_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~8_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[12]~13_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~24_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~25_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~11_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~5_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~14_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~15_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[7]~8_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~6_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~16_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~17_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[8]~9_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~7_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~10_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~11_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[5]~6_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~4_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[6]~7_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~12_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~13_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~5_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~4_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~6_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~60_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~61_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[29]~31_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~29_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~62_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~63_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[30]~32_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~30_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~26_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~27_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[31]~14_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~12_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~14_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[19]~21_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~40_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~41_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~19_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[17]~19_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~36_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~37_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~17_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~38_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~39_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[18]~20_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~18_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~42_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~43_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[20]~22_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~20_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~9_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~50_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~51_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[24]~26_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~24_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[22]~24_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~46_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~47_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~22_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~44_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~45_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[21]~23_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~21_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~48_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~49_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[23]~25_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~23_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~10_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~30_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~31_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[14]~16_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~14_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~32_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~33_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[15]~17_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~15_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[13]~15_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~28_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~29_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~13_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[16]~18_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~34_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~35_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~16_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~8_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[28]~30_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~58_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~59_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~28_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[25]~27_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~52_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~53_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~25_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[26]~28_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~54_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~55_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~26_combout ;
wire \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[27]~29_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~56_combout ;
wire \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~57_combout ;
wire \decode_stage_1|equality_checker_1|equal_vector~27_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~11_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~12_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~13_combout ;
wire \RV32I_control_1|decode_stage_control_1|PCSrc~combout ;
wire \fetch_stage_1|PC|Q[0]~0_combout ;
wire \execute_stage_1|write_data_mem[1]~feeder_combout ;
wire \execute_stage_1|write_data_mem[7]~feeder_combout ;
wire \execute_stage_1|write_data_mem[16]~feeder_combout ;
wire \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[4]~18_combout ;
wire \RV32I_control_1|decode_stage_control_1|MemWrite_execute~q ;
wire \RV32I_control_1|execute_stage_control_1|MemWrite~feeder_combout ;
wire \RV32I_control_1|execute_stage_control_1|MemWrite~q ;
wire \RV32I_control_1|execute_stage_control_1|MemRead~feeder_combout ;
wire \RV32I_control_1|execute_stage_control_1|MemRead~q ;
wire [0:0] \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_reg_bit ;
wire [31:0] \execute_stage_1|alu_inst|and_result ;
wire [31:0] \fetch_stage_1|next_pc_decode ;
wire [3:0] \decode_stage_1|alu_ctrl_execute ;
wire [31:0] \execute_stage_1|alu_inst|xor_result ;
wire [1:0] \RV32I_control_1|decode_stage_control_1|ALUOp_execute ;
wire [31:0] \decode_stage_1|pc_execute ;
wire [1:0] \RV32I_control_1|execute_stage_control_1|MemToReg_mem ;
wire [1:0] \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a ;
wire [1:0] \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [31:0] \execute_stage_1|next_pc_mem ;
wire [31:0] \fetch_stage_1|pc_decode ;
wire [31:0] \decode_stage_1|register_file|gen_reg:29:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:8:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:9:reg_i|Q ;
wire [4:0] \decode_stage_1|shamt_execute ;
wire [31:0] \decode_stage_1|register_file|gen_reg:12:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:5:reg_i|Q ;
wire [1:0] \RV32I_control_1|mem_stage_control_1|MemToReg ;
wire [31:0] \decode_stage_1|register_file|gen_reg:18:reg_i|Q ;
wire [31:0] \execute_stage_1|write_data_mem ;
wire [31:0] \decode_stage_1|register_file|gen_reg:11:reg_i|Q ;
wire [31:0] \fetch_stage_1|PC|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:21:reg_i|Q ;
wire [31:0] \mem_stage_1|alu_result_wb ;
wire [31:0] \decode_stage_1|register_file|gen_reg:10:reg_i|Q ;
wire [31:0] \decode_stage_1|target_address_fetch ;
wire [31:0] \decode_stage_1|register_file|gen_reg:22:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:17:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:26:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:2:reg_i|Q ;
wire [4:0] \execute_stage_1|rd_mem ;
wire [31:0] \mem_stage_1|read_data_wb ;
wire [31:0] \decode_stage_1|register_file|gen_reg:28:reg_i|Q ;
wire [31:0] \fetch_stage_1|instruction_decode ;
wire [4:0] \mem_stage_1|rd_wb ;
wire [31:0] \decode_stage_1|register_file|gen_reg:25:reg_i|Q ;
wire [31:0] \mem_stage_1|next_pc_wb ;
wire [31:0] \decode_stage_1|register_file|gen_reg:30:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:24:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:20:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:16:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:27:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:23:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:19:reg_i|Q ;
wire [31:0] \execute_stage_1|alu_result_mem ;
wire [31:0] \decode_stage_1|register_file|gen_reg:31:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:3:reg_i|Q ;
wire [4:0] \decode_stage_1|Rs1_execute ;
wire [31:0] \decode_stage_1|register_file|gen_reg:1:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:6:reg_i|Q ;
wire [31:0] \decode_stage_1|immediate_execute ;
wire [31:0] \decode_stage_1|register_file|gen_reg:4:reg_i|Q ;
wire [4:0] \decode_stage_1|rd_execute ;
wire [31:0] \decode_stage_1|register_file|gen_reg:7:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:13:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:14:reg_i|Q ;
wire [31:0] \decode_stage_1|register_file|gen_reg:15:reg_i|Q ;
wire [6:0] \RV32I_control_1|decode_stage_control_1|opcode_execute ;

wire [35:0] \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus ;

assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [0];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a1  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [1];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a2  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [2];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a3  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [3];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a4  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [4];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a5  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [5];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a6  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [6];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a7  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [7];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a8  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [8];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a9  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [9];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a10  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [10];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a11  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [11];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a12  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [12];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a13  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [13];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a14  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [14];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a15  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [15];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a16  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [16];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a17  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [17];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a18  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [18];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a19  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [19];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a20  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [20];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a21  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [21];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a22  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [22];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a23  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [23];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a24  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [24];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a25  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [25];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a26  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [26];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a27  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [27];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a28  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [28];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a29  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [29];
assign \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a30  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [30];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y24_N23
cyclone10lp_io_obuf \instruction_mem_adr[0]~output (
	.i(\fetch_stage_1|PC|Q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[0]~output .bus_hold = "false";
defparam \instruction_mem_adr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cyclone10lp_io_obuf \instruction_mem_adr[1]~output (
	.i(\fetch_stage_1|PC|Q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[1]~output .bus_hold = "false";
defparam \instruction_mem_adr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N16
cyclone10lp_io_obuf \instruction_mem_adr[2]~output (
	.i(\fetch_stage_1|PC|Q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[2]~output .bus_hold = "false";
defparam \instruction_mem_adr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N9
cyclone10lp_io_obuf \instruction_mem_adr[3]~output (
	.i(\fetch_stage_1|PC|Q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[3]~output .bus_hold = "false";
defparam \instruction_mem_adr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cyclone10lp_io_obuf \instruction_mem_adr[4]~output (
	.i(\fetch_stage_1|PC|Q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[4]~output .bus_hold = "false";
defparam \instruction_mem_adr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cyclone10lp_io_obuf \instruction_mem_adr[5]~output (
	.i(\fetch_stage_1|PC|Q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[5]~output .bus_hold = "false";
defparam \instruction_mem_adr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cyclone10lp_io_obuf \instruction_mem_adr[6]~output (
	.i(\fetch_stage_1|PC|Q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[6]~output .bus_hold = "false";
defparam \instruction_mem_adr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cyclone10lp_io_obuf \instruction_mem_adr[7]~output (
	.i(\fetch_stage_1|PC|Q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[7]~output .bus_hold = "false";
defparam \instruction_mem_adr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y24_N23
cyclone10lp_io_obuf \instruction_mem_adr[8]~output (
	.i(\fetch_stage_1|PC|Q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[8]~output .bus_hold = "false";
defparam \instruction_mem_adr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N2
cyclone10lp_io_obuf \instruction_mem_adr[9]~output (
	.i(\fetch_stage_1|PC|Q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[9]~output .bus_hold = "false";
defparam \instruction_mem_adr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cyclone10lp_io_obuf \instruction_mem_adr[10]~output (
	.i(\fetch_stage_1|PC|Q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[10]~output .bus_hold = "false";
defparam \instruction_mem_adr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cyclone10lp_io_obuf \instruction_mem_adr[11]~output (
	.i(\fetch_stage_1|PC|Q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[11]~output .bus_hold = "false";
defparam \instruction_mem_adr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y3_N23
cyclone10lp_io_obuf \instruction_mem_adr[12]~output (
	.i(\fetch_stage_1|PC|Q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[12]~output .bus_hold = "false";
defparam \instruction_mem_adr[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclone10lp_io_obuf \instruction_mem_adr[13]~output (
	.i(\fetch_stage_1|PC|Q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[13]~output .bus_hold = "false";
defparam \instruction_mem_adr[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cyclone10lp_io_obuf \instruction_mem_adr[14]~output (
	.i(\fetch_stage_1|PC|Q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[14]~output .bus_hold = "false";
defparam \instruction_mem_adr[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cyclone10lp_io_obuf \instruction_mem_adr[15]~output (
	.i(\fetch_stage_1|PC|Q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[15]~output .bus_hold = "false";
defparam \instruction_mem_adr[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cyclone10lp_io_obuf \instruction_mem_adr[16]~output (
	.i(\fetch_stage_1|PC|Q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[16]~output .bus_hold = "false";
defparam \instruction_mem_adr[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cyclone10lp_io_obuf \instruction_mem_adr[17]~output (
	.i(\fetch_stage_1|PC|Q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[17]~output .bus_hold = "false";
defparam \instruction_mem_adr[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N2
cyclone10lp_io_obuf \instruction_mem_adr[18]~output (
	.i(\fetch_stage_1|PC|Q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[18]~output .bus_hold = "false";
defparam \instruction_mem_adr[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cyclone10lp_io_obuf \instruction_mem_adr[19]~output (
	.i(\fetch_stage_1|PC|Q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[19]~output .bus_hold = "false";
defparam \instruction_mem_adr[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N16
cyclone10lp_io_obuf \instruction_mem_adr[20]~output (
	.i(\fetch_stage_1|PC|Q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[20]~output .bus_hold = "false";
defparam \instruction_mem_adr[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cyclone10lp_io_obuf \instruction_mem_adr[21]~output (
	.i(\fetch_stage_1|PC|Q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[21]~output .bus_hold = "false";
defparam \instruction_mem_adr[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cyclone10lp_io_obuf \instruction_mem_adr[22]~output (
	.i(\fetch_stage_1|PC|Q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[22]~output .bus_hold = "false";
defparam \instruction_mem_adr[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N2
cyclone10lp_io_obuf \instruction_mem_adr[23]~output (
	.i(\fetch_stage_1|PC|Q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[23]~output .bus_hold = "false";
defparam \instruction_mem_adr[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cyclone10lp_io_obuf \instruction_mem_adr[24]~output (
	.i(\fetch_stage_1|PC|Q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[24]~output .bus_hold = "false";
defparam \instruction_mem_adr[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cyclone10lp_io_obuf \instruction_mem_adr[25]~output (
	.i(\fetch_stage_1|PC|Q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[25]~output .bus_hold = "false";
defparam \instruction_mem_adr[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cyclone10lp_io_obuf \instruction_mem_adr[26]~output (
	.i(\fetch_stage_1|PC|Q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[26]~output .bus_hold = "false";
defparam \instruction_mem_adr[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cyclone10lp_io_obuf \instruction_mem_adr[27]~output (
	.i(\fetch_stage_1|PC|Q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[27]~output .bus_hold = "false";
defparam \instruction_mem_adr[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cyclone10lp_io_obuf \instruction_mem_adr[28]~output (
	.i(\fetch_stage_1|PC|Q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[28]~output .bus_hold = "false";
defparam \instruction_mem_adr[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N23
cyclone10lp_io_obuf \instruction_mem_adr[29]~output (
	.i(\fetch_stage_1|PC|Q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[29]~output .bus_hold = "false";
defparam \instruction_mem_adr[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cyclone10lp_io_obuf \instruction_mem_adr[30]~output (
	.i(\fetch_stage_1|PC|Q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[30]~output .bus_hold = "false";
defparam \instruction_mem_adr[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cyclone10lp_io_obuf \instruction_mem_adr[31]~output (
	.i(\fetch_stage_1|PC|Q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction_mem_adr[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction_mem_adr[31]~output .bus_hold = "false";
defparam \instruction_mem_adr[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cyclone10lp_io_obuf \write_data_mem[0]~output (
	.i(\execute_stage_1|write_data_mem [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[0]~output .bus_hold = "false";
defparam \write_data_mem[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cyclone10lp_io_obuf \write_data_mem[1]~output (
	.i(\execute_stage_1|write_data_mem [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[1]~output .bus_hold = "false";
defparam \write_data_mem[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N9
cyclone10lp_io_obuf \write_data_mem[2]~output (
	.i(\execute_stage_1|write_data_mem [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[2]~output .bus_hold = "false";
defparam \write_data_mem[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cyclone10lp_io_obuf \write_data_mem[3]~output (
	.i(\execute_stage_1|write_data_mem [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[3]~output .bus_hold = "false";
defparam \write_data_mem[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N9
cyclone10lp_io_obuf \write_data_mem[4]~output (
	.i(\execute_stage_1|write_data_mem [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[4]~output .bus_hold = "false";
defparam \write_data_mem[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cyclone10lp_io_obuf \write_data_mem[5]~output (
	.i(\execute_stage_1|write_data_mem [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[5]~output .bus_hold = "false";
defparam \write_data_mem[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cyclone10lp_io_obuf \write_data_mem[6]~output (
	.i(\execute_stage_1|write_data_mem [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[6]~output .bus_hold = "false";
defparam \write_data_mem[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cyclone10lp_io_obuf \write_data_mem[7]~output (
	.i(\execute_stage_1|write_data_mem [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[7]~output .bus_hold = "false";
defparam \write_data_mem[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N2
cyclone10lp_io_obuf \write_data_mem[8]~output (
	.i(\execute_stage_1|write_data_mem [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[8]~output .bus_hold = "false";
defparam \write_data_mem[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N2
cyclone10lp_io_obuf \write_data_mem[9]~output (
	.i(\execute_stage_1|write_data_mem [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[9]~output .bus_hold = "false";
defparam \write_data_mem[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N2
cyclone10lp_io_obuf \write_data_mem[10]~output (
	.i(\execute_stage_1|write_data_mem [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[10]~output .bus_hold = "false";
defparam \write_data_mem[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cyclone10lp_io_obuf \write_data_mem[11]~output (
	.i(\execute_stage_1|write_data_mem [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[11]~output .bus_hold = "false";
defparam \write_data_mem[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cyclone10lp_io_obuf \write_data_mem[12]~output (
	.i(\execute_stage_1|write_data_mem [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[12]~output .bus_hold = "false";
defparam \write_data_mem[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cyclone10lp_io_obuf \write_data_mem[13]~output (
	.i(\execute_stage_1|write_data_mem [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[13]~output .bus_hold = "false";
defparam \write_data_mem[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y11_N9
cyclone10lp_io_obuf \write_data_mem[14]~output (
	.i(\execute_stage_1|write_data_mem [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[14]~output .bus_hold = "false";
defparam \write_data_mem[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclone10lp_io_obuf \write_data_mem[15]~output (
	.i(\execute_stage_1|write_data_mem [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[15]~output .bus_hold = "false";
defparam \write_data_mem[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N23
cyclone10lp_io_obuf \write_data_mem[16]~output (
	.i(\execute_stage_1|write_data_mem [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[16]~output .bus_hold = "false";
defparam \write_data_mem[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y8_N23
cyclone10lp_io_obuf \write_data_mem[17]~output (
	.i(\execute_stage_1|write_data_mem [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[17]~output .bus_hold = "false";
defparam \write_data_mem[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y24_N9
cyclone10lp_io_obuf \write_data_mem[18]~output (
	.i(\execute_stage_1|write_data_mem [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[18]~output .bus_hold = "false";
defparam \write_data_mem[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cyclone10lp_io_obuf \write_data_mem[19]~output (
	.i(\execute_stage_1|write_data_mem [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[19]~output .bus_hold = "false";
defparam \write_data_mem[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cyclone10lp_io_obuf \write_data_mem[20]~output (
	.i(\execute_stage_1|write_data_mem [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[20]~output .bus_hold = "false";
defparam \write_data_mem[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cyclone10lp_io_obuf \write_data_mem[21]~output (
	.i(\execute_stage_1|write_data_mem [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[21]~output .bus_hold = "false";
defparam \write_data_mem[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cyclone10lp_io_obuf \write_data_mem[22]~output (
	.i(\execute_stage_1|write_data_mem [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[22]~output .bus_hold = "false";
defparam \write_data_mem[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cyclone10lp_io_obuf \write_data_mem[23]~output (
	.i(\execute_stage_1|write_data_mem [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[23]~output .bus_hold = "false";
defparam \write_data_mem[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cyclone10lp_io_obuf \write_data_mem[24]~output (
	.i(\execute_stage_1|write_data_mem [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[24]~output .bus_hold = "false";
defparam \write_data_mem[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cyclone10lp_io_obuf \write_data_mem[25]~output (
	.i(\execute_stage_1|write_data_mem [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[25]~output .bus_hold = "false";
defparam \write_data_mem[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N16
cyclone10lp_io_obuf \write_data_mem[26]~output (
	.i(\execute_stage_1|write_data_mem [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[26]~output .bus_hold = "false";
defparam \write_data_mem[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N23
cyclone10lp_io_obuf \write_data_mem[27]~output (
	.i(\execute_stage_1|write_data_mem [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[27]~output .bus_hold = "false";
defparam \write_data_mem[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N23
cyclone10lp_io_obuf \write_data_mem[28]~output (
	.i(\execute_stage_1|write_data_mem [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[28]~output .bus_hold = "false";
defparam \write_data_mem[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cyclone10lp_io_obuf \write_data_mem[29]~output (
	.i(\execute_stage_1|write_data_mem [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[29]~output .bus_hold = "false";
defparam \write_data_mem[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N9
cyclone10lp_io_obuf \write_data_mem[30]~output (
	.i(\execute_stage_1|write_data_mem [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[30]~output .bus_hold = "false";
defparam \write_data_mem[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclone10lp_io_obuf \write_data_mem[31]~output (
	.i(\execute_stage_1|write_data_mem [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\write_data_mem[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \write_data_mem[31]~output .bus_hold = "false";
defparam \write_data_mem[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cyclone10lp_io_obuf \MemWrite~output (
	.i(\RV32I_control_1|execute_stage_control_1|MemWrite~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y24_N9
cyclone10lp_io_obuf \MemRead~output (
	.i(\RV32I_control_1|execute_stage_control_1|MemRead~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemRead~output_o ),
	.obar());
// synopsys translate_off
defparam \MemRead~output .bus_hold = "false";
defparam \MemRead~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cyclone10lp_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N16
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[0]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[0]~feeder_combout  = \fetch_stage_1|PC|Q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [0]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[0]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cyclone10lp_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cyclone10lp_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N22
cyclone10lp_io_ibuf \instruction_fetch[5]~input (
	.i(instruction_fetch[5]),
	.ibar(gnd),
	.o(\instruction_fetch[5]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[5]~input .bus_hold = "false";
defparam \instruction_fetch[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N15
cyclone10lp_io_ibuf \instruction_fetch[4]~input (
	.i(instruction_fetch[4]),
	.ibar(gnd),
	.o(\instruction_fetch[4]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[4]~input .bus_hold = "false";
defparam \instruction_fetch[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cyclone10lp_io_ibuf \instruction_fetch[6]~input (
	.i(instruction_fetch[6]),
	.ibar(gnd),
	.o(\instruction_fetch[6]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[6]~input .bus_hold = "false";
defparam \instruction_fetch[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N8
cyclone10lp_io_ibuf \instruction_fetch[1]~input (
	.i(instruction_fetch[1]),
	.ibar(gnd),
	.o(\instruction_fetch[1]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[1]~input .bus_hold = "false";
defparam \instruction_fetch[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cyclone10lp_io_ibuf \instruction_fetch[3]~input (
	.i(instruction_fetch[3]),
	.ibar(gnd),
	.o(\instruction_fetch[3]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[3]~input .bus_hold = "false";
defparam \instruction_fetch[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N1
cyclone10lp_io_ibuf \instruction_fetch[0]~input (
	.i(instruction_fetch[0]),
	.ibar(gnd),
	.o(\instruction_fetch[0]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[0]~input .bus_hold = "false";
defparam \instruction_fetch[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cyclone10lp_io_ibuf \instruction_fetch[2]~input (
	.i(instruction_fetch[2]),
	.ibar(gnd),
	.o(\instruction_fetch[2]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[2]~input .bus_hold = "false";
defparam \instruction_fetch[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N14
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~0_combout  = (\instruction_fetch[1]~input_o  & (\instruction_fetch[0]~input_o  & (\instruction_fetch[3]~input_o  $ (!\instruction_fetch[2]~input_o ))))

	.dataa(\instruction_fetch[1]~input_o ),
	.datab(\instruction_fetch[3]~input_o ),
	.datac(\instruction_fetch[0]~input_o ),
	.datad(\instruction_fetch[2]~input_o ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~0 .lut_mask = 16'h8020;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N10
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~1 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~1_combout  = (\instruction_fetch[5]~input_o  & (!\instruction_fetch[4]~input_o  & (\instruction_fetch[6]~input_o  & \RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~0_combout )))

	.dataa(\instruction_fetch[5]~input_o ),
	.datab(\instruction_fetch[4]~input_o ),
	.datac(\instruction_fetch[6]~input_o ),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~1 .lut_mask = 16'h2000;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N21
dffeas \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel1 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmp~combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel1 .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel1 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N7
dffeas \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel2 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel1~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel2 .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel2 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N9
dffeas \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel3 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel2~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel3 .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|stall_proc_jmp~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|stall_proc_jmp~0_combout  = (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel1~q ) # ((\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel2~q ) # 
// (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel3~q ))

	.dataa(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel1~q ),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel2~q ),
	.datac(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|stall_proc_jmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|stall_proc_jmp~0 .lut_mask = 16'hFEFE;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|stall_proc_jmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N2
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmp (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmp~combout  = (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|stall_proc_jmp~0_combout  & ((\RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~1_combout ) # 
// (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmp~combout )))

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|comb~1_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|stall_proc_jmp~0_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmp~combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmp~combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmp .lut_mask = 16'h0F0C;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmp .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N1
cyclone10lp_io_ibuf \instruction_fetch[17]~input (
	.i(instruction_fetch[17]),
	.ibar(gnd),
	.o(\instruction_fetch[17]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[17]~input .bus_hold = "false";
defparam \instruction_fetch[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \fetch_stage_1|instruction_decode[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[17]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[17] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N11
dffeas \fetch_stage_1|instruction_decode[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[6]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[6] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N17
dffeas \fetch_stage_1|instruction_decode[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[4]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[4] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \fetch_stage_1|instruction_decode[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[2]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[2] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N29
dffeas \fetch_stage_1|instruction_decode[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[3]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[3] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N5
dffeas \fetch_stage_1|instruction_decode[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[0]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[0] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N19
dffeas \fetch_stage_1|instruction_decode[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[1]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[1] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N24
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~0_combout  = (!\fetch_stage_1|instruction_decode [2] & (!\fetch_stage_1|instruction_decode [3] & (\fetch_stage_1|instruction_decode [0] & \fetch_stage_1|instruction_decode [1])))

	.dataa(\fetch_stage_1|instruction_decode [2]),
	.datab(\fetch_stage_1|instruction_decode [3]),
	.datac(\fetch_stage_1|instruction_decode [0]),
	.datad(\fetch_stage_1|instruction_decode [1]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~0 .lut_mask = 16'h1000;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N25
dffeas \fetch_stage_1|instruction_decode[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[5]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[5] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N22
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout  = (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~0_combout  & (((!\fetch_stage_1|instruction_decode [4] & \fetch_stage_1|instruction_decode [5])) # 
// (!\fetch_stage_1|instruction_decode [6])))

	.dataa(\fetch_stage_1|instruction_decode [6]),
	.datab(\fetch_stage_1|instruction_decode [4]),
	.datac(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~0_combout ),
	.datad(\fetch_stage_1|instruction_decode [5]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1 .lut_mask = 16'h7050;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~5 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~5_combout  = (!\fetch_stage_1|instruction_decode [6] & (\fetch_stage_1|instruction_decode [4] & !\fetch_stage_1|instruction_decode [3]))

	.dataa(\fetch_stage_1|instruction_decode [6]),
	.datab(\fetch_stage_1|instruction_decode [4]),
	.datac(gnd),
	.datad(\fetch_stage_1|instruction_decode [3]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~5 .lut_mask = 16'h0044;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N20
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout  = (\fetch_stage_1|instruction_decode [6] & (!\fetch_stage_1|instruction_decode [4] & \fetch_stage_1|instruction_decode [5]))

	.dataa(\fetch_stage_1|instruction_decode [6]),
	.datab(\fetch_stage_1|instruction_decode [4]),
	.datac(gnd),
	.datad(\fetch_stage_1|instruction_decode [5]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4 .lut_mask = 16'h2200;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N28
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux12~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux12~0_combout  = (\fetch_stage_1|instruction_decode [2] & ((\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~5_combout ) # ((\fetch_stage_1|instruction_decode [3] & 
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~5_combout ),
	.datab(\fetch_stage_1|instruction_decode [2]),
	.datac(\fetch_stage_1|instruction_decode [3]),
	.datad(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux12~0 .lut_mask = 16'hC888;
defparam \decode_stage_1|immediate_generator_1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N30
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout  = (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout ) # ((\fetch_stage_1|instruction_decode [1] & (\fetch_stage_1|instruction_decode [0] & 
// \decode_stage_1|immediate_generator_1|Mux12~0_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout ),
	.datab(\fetch_stage_1|instruction_decode [1]),
	.datac(\fetch_stage_1|instruction_decode [0]),
	.datad(\decode_stage_1|immediate_generator_1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0 .lut_mask = 16'hEAAA;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N1
cyclone10lp_io_ibuf \instruction_fetch[9]~input (
	.i(instruction_fetch[9]),
	.ibar(gnd),
	.o(\instruction_fetch[9]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[9]~input .bus_hold = "false";
defparam \instruction_fetch[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y10_N23
dffeas \fetch_stage_1|instruction_decode[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[9]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[9] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N1
dffeas \decode_stage_1|rd_execute[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [9]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|rd_execute [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|rd_execute[2] .is_wysiwyg = "true";
defparam \decode_stage_1|rd_execute[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N16
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~3 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~3_combout  = (\fetch_stage_1|instruction_decode [17] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout  $ 
// (((\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout  & \decode_stage_1|rd_execute [2]))))) # (!\fetch_stage_1|instruction_decode [17] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout  & 
// (\decode_stage_1|rd_execute [2])))

	.dataa(\fetch_stage_1|instruction_decode [17]),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ),
	.datac(\decode_stage_1|rd_execute [2]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~3 .lut_mask = 16'h6AC0;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cyclone10lp_io_ibuf \instruction_fetch[15]~input (
	.i(instruction_fetch[15]),
	.ibar(gnd),
	.o(\instruction_fetch[15]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[15]~input .bus_hold = "false";
defparam \instruction_fetch[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y13_N7
dffeas \fetch_stage_1|instruction_decode[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[15]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[15] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cyclone10lp_io_ibuf \instruction_fetch[7]~input (
	.i(instruction_fetch[7]),
	.ibar(gnd),
	.o(\instruction_fetch[7]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[7]~input .bus_hold = "false";
defparam \instruction_fetch[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cyclone10lp_lcell_comb \fetch_stage_1|instruction_decode[7]~feeder (
// Equation(s):
// \fetch_stage_1|instruction_decode[7]~feeder_combout  = \instruction_fetch[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_fetch[7]~input_o ),
	.cin(gnd),
	.combout(\fetch_stage_1|instruction_decode[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[7]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|instruction_decode[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N11
dffeas \fetch_stage_1|instruction_decode[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|instruction_decode[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[7] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N21
dffeas \decode_stage_1|rd_execute[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [7]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|rd_execute [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|rd_execute[0] .is_wysiwyg = "true";
defparam \decode_stage_1|rd_execute[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N20
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~1 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~1_combout  = (\fetch_stage_1|instruction_decode [15] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout  $ (((\decode_stage_1|rd_execute [0] & 
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ))))) # (!\fetch_stage_1|instruction_decode [15] & (((\decode_stage_1|rd_execute [0] & \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ))))

	.dataa(\fetch_stage_1|instruction_decode [15]),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout ),
	.datac(\decode_stage_1|rd_execute [0]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~1 .lut_mask = 16'h7888;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cyclone10lp_io_ibuf \instruction_fetch[16]~input (
	.i(instruction_fetch[16]),
	.ibar(gnd),
	.o(\instruction_fetch[16]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[16]~input .bus_hold = "false";
defparam \instruction_fetch[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \fetch_stage_1|instruction_decode[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[16]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[16] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cyclone10lp_io_ibuf \instruction_fetch[8]~input (
	.i(instruction_fetch[8]),
	.ibar(gnd),
	.o(\instruction_fetch[8]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[8]~input .bus_hold = "false";
defparam \instruction_fetch[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N26
cyclone10lp_lcell_comb \fetch_stage_1|instruction_decode[8]~feeder (
// Equation(s):
// \fetch_stage_1|instruction_decode[8]~feeder_combout  = \instruction_fetch[8]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_fetch[8]~input_o ),
	.cin(gnd),
	.combout(\fetch_stage_1|instruction_decode[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[8]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|instruction_decode[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N27
dffeas \fetch_stage_1|instruction_decode[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|instruction_decode[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[8] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N3
dffeas \decode_stage_1|rd_execute[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [8]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|rd_execute [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|rd_execute[1] .is_wysiwyg = "true";
defparam \decode_stage_1|rd_execute[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N12
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~2 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~2_combout  = (\fetch_stage_1|instruction_decode [16] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout  $ 
// (((\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout  & \decode_stage_1|rd_execute [1]))))) # (!\fetch_stage_1|instruction_decode [16] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout  & 
// (\decode_stage_1|rd_execute [1])))

	.dataa(\fetch_stage_1|instruction_decode [16]),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ),
	.datac(\decode_stage_1|rd_execute [1]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~2 .lut_mask = 16'h6AC0;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N1
cyclone10lp_io_ibuf \instruction_fetch[18]~input (
	.i(instruction_fetch[18]),
	.ibar(gnd),
	.o(\instruction_fetch[18]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[18]~input .bus_hold = "false";
defparam \instruction_fetch[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \fetch_stage_1|instruction_decode[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[18]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[18] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cyclone10lp_io_ibuf \instruction_fetch[10]~input (
	.i(instruction_fetch[10]),
	.ibar(gnd),
	.o(\instruction_fetch[10]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[10]~input .bus_hold = "false";
defparam \instruction_fetch[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N8
cyclone10lp_lcell_comb \fetch_stage_1|instruction_decode[10]~feeder (
// Equation(s):
// \fetch_stage_1|instruction_decode[10]~feeder_combout  = \instruction_fetch[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_fetch[10]~input_o ),
	.cin(gnd),
	.combout(\fetch_stage_1|instruction_decode[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[10]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|instruction_decode[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N9
dffeas \fetch_stage_1|instruction_decode[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|instruction_decode[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[10] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N15
dffeas \decode_stage_1|rd_execute[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [10]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|rd_execute [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|rd_execute[3] .is_wysiwyg = "true";
defparam \decode_stage_1|rd_execute[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N28
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~4 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~4_combout  = (\fetch_stage_1|instruction_decode [18] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout  $ 
// (((\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout  & \decode_stage_1|rd_execute [3]))))) # (!\fetch_stage_1|instruction_decode [18] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout  & 
// (\decode_stage_1|rd_execute [3])))

	.dataa(\fetch_stage_1|instruction_decode [18]),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ),
	.datac(\decode_stage_1|rd_execute [3]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~4 .lut_mask = 16'h6AC0;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N10
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~5 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~5_combout  = (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~3_combout  & (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~1_combout  & 
// (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~2_combout  & !\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~4_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~3_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~1_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~2_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~5 .lut_mask = 16'h0001;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout  = (\fetch_stage_1|instruction_decode [1] & (\fetch_stage_1|instruction_decode [0] & \RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0_combout ))

	.dataa(gnd),
	.datab(\fetch_stage_1|instruction_decode [1]),
	.datac(\fetch_stage_1|instruction_decode [0]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6 .lut_mask = 16'hC000;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N18
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~8 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~8_combout  = (!\fetch_stage_1|instruction_decode [6] & (!\fetch_stage_1|instruction_decode [4] & \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout ))

	.dataa(gnd),
	.datab(\fetch_stage_1|instruction_decode [6]),
	.datac(\fetch_stage_1|instruction_decode [4]),
	.datad(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~8 .lut_mask = 16'h0300;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~17 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~17_combout  = (!\fetch_stage_1|instruction_decode [2] & (!\fetch_stage_1|instruction_decode [3] & (!\fetch_stage_1|instruction_decode [5] & 
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~8_combout )))

	.dataa(\fetch_stage_1|instruction_decode [2]),
	.datab(\fetch_stage_1|instruction_decode [3]),
	.datac(\fetch_stage_1|instruction_decode [5]),
	.datad(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~8_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~17 .lut_mask = 16'h0100;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N15
dffeas \RV32I_control_1|decode_stage_control_1|MemRead_execute_int (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~17_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|MemRead_execute_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemRead_execute_int .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|MemRead_execute_int .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N15
cyclone10lp_io_ibuf \instruction_fetch[20]~input (
	.i(instruction_fetch[20]),
	.ibar(gnd),
	.o(\instruction_fetch[20]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[20]~input .bus_hold = "false";
defparam \instruction_fetch[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y13_N5
dffeas \fetch_stage_1|instruction_decode[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[20]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[20] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout  = (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~0_combout  & (\fetch_stage_1|instruction_decode [5] & ((!\fetch_stage_1|instruction_decode [6]) # 
// (!\fetch_stage_1|instruction_decode [4]))))

	.dataa(\fetch_stage_1|instruction_decode [4]),
	.datab(\fetch_stage_1|instruction_decode [6]),
	.datac(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~0_combout ),
	.datad(\fetch_stage_1|instruction_decode [5]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0 .lut_mask = 16'h7000;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1_combout  = (\fetch_stage_1|instruction_decode [20] & \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch_stage_1|instruction_decode [20]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1 .lut_mask = 16'hF000;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cyclone10lp_io_ibuf \instruction_fetch[23]~input (
	.i(instruction_fetch[23]),
	.ibar(gnd),
	.o(\instruction_fetch[23]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[23]~input .bus_hold = "false";
defparam \instruction_fetch[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y13_N19
dffeas \fetch_stage_1|instruction_decode[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[23]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[23] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2_combout  = (\fetch_stage_1|instruction_decode [23] & \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch_stage_1|instruction_decode [23]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2 .lut_mask = 16'hF000;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N8
cyclone10lp_io_ibuf \instruction_fetch[21]~input (
	.i(instruction_fetch[21]),
	.ibar(gnd),
	.o(\instruction_fetch[21]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[21]~input .bus_hold = "false";
defparam \instruction_fetch[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y13_N9
dffeas \fetch_stage_1|instruction_decode[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[21]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[21] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N8
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3_combout  = (\fetch_stage_1|instruction_decode [21] & \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch_stage_1|instruction_decode [21]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3 .lut_mask = 16'hF000;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y24_N8
cyclone10lp_io_ibuf \instruction_fetch[22]~input (
	.i(instruction_fetch[22]),
	.ibar(gnd),
	.o(\instruction_fetch[22]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[22]~input .bus_hold = "false";
defparam \instruction_fetch[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y13_N31
dffeas \fetch_stage_1|instruction_decode[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[22]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[22] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4_combout  = (\fetch_stage_1|instruction_decode [22] & \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch_stage_1|instruction_decode [22]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4 .lut_mask = 16'hF000;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cyclone10lp_io_ibuf \instruction_fetch[11]~input (
	.i(instruction_fetch[11]),
	.ibar(gnd),
	.o(\instruction_fetch[11]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[11]~input .bus_hold = "false";
defparam \instruction_fetch[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y10_N31
dffeas \fetch_stage_1|instruction_decode[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[11]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[11] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N7
dffeas \decode_stage_1|rd_execute[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [11]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|rd_execute [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|rd_execute[4] .is_wysiwyg = "true";
defparam \decode_stage_1|rd_execute[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N1
cyclone10lp_io_ibuf \instruction_fetch[24]~input (
	.i(instruction_fetch[24]),
	.ibar(gnd),
	.o(\instruction_fetch[24]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[24]~input .bus_hold = "false";
defparam \instruction_fetch[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y10_N19
dffeas \fetch_stage_1|instruction_decode[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[24]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[24] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N18
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~0_combout  = (\decode_stage_1|rd_execute [4] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout  $ 
// (((\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout  & \fetch_stage_1|instruction_decode [24]))))) # (!\decode_stage_1|rd_execute [4] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout  & 
// (\fetch_stage_1|instruction_decode [24])))

	.dataa(\decode_stage_1|rd_execute [4]),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout ),
	.datac(\fetch_stage_1|instruction_decode [24]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~0 .lut_mask = 16'h6AC0;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N0
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~1 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~1_combout  = (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~0_combout ) # (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4_combout  $ 
// (((\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout  & \decode_stage_1|rd_execute [2]))))

	.dataa(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ),
	.datac(\decode_stage_1|rd_execute [2]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~1 .lut_mask = 16'hFF6A;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N2
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~2 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~2_combout  = (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~1_combout ) # (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3_combout  $ 
// (((\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout  & \decode_stage_1|rd_execute [1]))))

	.dataa(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ),
	.datac(\decode_stage_1|rd_execute [1]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~2 .lut_mask = 16'hFF6A;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N14
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~3 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~3_combout  = (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~2_combout ) # (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2_combout  $ 
// (((\decode_stage_1|rd_execute [3] & \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~2_combout ),
	.datac(\decode_stage_1|rd_execute [3]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~3 .lut_mask = 16'hDEEE;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N4
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~4 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~4_combout  = (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~3_combout  & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1_combout  $ 
// (((!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ) # (!\decode_stage_1|rd_execute [0])))))

	.dataa(\decode_stage_1|rd_execute [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~3_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~4 .lut_mask = 16'h0087;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cyclone10lp_io_ibuf \instruction_fetch[19]~input (
	.i(instruction_fetch[19]),
	.ibar(gnd),
	.o(\instruction_fetch[19]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[19]~input .bus_hold = "false";
defparam \instruction_fetch[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \fetch_stage_1|instruction_decode[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[19]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[19] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N6
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~0_combout  = (\fetch_stage_1|instruction_decode [19] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout  $ (((\decode_stage_1|rd_execute [4] & 
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ))))) # (!\fetch_stage_1|instruction_decode [19] & (((\decode_stage_1|rd_execute [4] & \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ))))

	.dataa(\fetch_stage_1|instruction_decode [19]),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs1_decode_int~1_combout ),
	.datac(\decode_stage_1|rd_execute [4]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rd_execute_int[4]~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~0 .lut_mask = 16'h7888;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N24
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0_combout  = ((!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~4_combout  & ((\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~0_combout ) # 
// (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~5_combout )))) # (!\RV32I_control_1|decode_stage_control_1|MemRead_execute_int~q )

	.dataa(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~5_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|MemRead_execute_int~q ),
	.datac(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal1~4_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Equal0~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0 .lut_mask = 16'h3F37;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout  = (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0_combout  & ((\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmp~combout ) # 
// ((!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel2~q  & !\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel1~q ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmp~combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel2~q ),
	.datac(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel1~q ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0 .lut_mask = 16'hA0B0;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N17
dffeas \fetch_stage_1|pc_decode[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[0] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux31~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux31~0_combout  = (\fetch_stage_1|instruction_decode [5] & (\fetch_stage_1|instruction_decode [7] & ((!\fetch_stage_1|instruction_decode [4])))) # (!\fetch_stage_1|instruction_decode [5] & 
// (((\fetch_stage_1|instruction_decode [20]))))

	.dataa(\fetch_stage_1|instruction_decode [7]),
	.datab(\fetch_stage_1|instruction_decode [20]),
	.datac(\fetch_stage_1|instruction_decode [4]),
	.datad(\fetch_stage_1|instruction_decode [5]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux31~0 .lut_mask = 16'h0ACC;
defparam \decode_stage_1|immediate_generator_1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux31~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux31~1_combout  = (!\fetch_stage_1|instruction_decode [6] & (\decode_stage_1|immediate_generator_1|Mux31~0_combout  & (!\fetch_stage_1|instruction_decode [2] & !\fetch_stage_1|instruction_decode [3])))

	.dataa(\fetch_stage_1|instruction_decode [6]),
	.datab(\decode_stage_1|immediate_generator_1|Mux31~0_combout ),
	.datac(\fetch_stage_1|instruction_decode [2]),
	.datad(\fetch_stage_1|instruction_decode [3]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux31~1 .lut_mask = 16'h0004;
defparam \decode_stage_1|immediate_generator_1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[0]~32 (
// Equation(s):
// \decode_stage_1|target_address_fetch[0]~32_combout  = (\fetch_stage_1|pc_decode [0] & (\decode_stage_1|immediate_generator_1|Mux31~1_combout  $ (VCC))) # (!\fetch_stage_1|pc_decode [0] & (\decode_stage_1|immediate_generator_1|Mux31~1_combout  & VCC))
// \decode_stage_1|target_address_fetch[0]~33  = CARRY((\fetch_stage_1|pc_decode [0] & \decode_stage_1|immediate_generator_1|Mux31~1_combout ))

	.dataa(\fetch_stage_1|pc_decode [0]),
	.datab(\decode_stage_1|immediate_generator_1|Mux31~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\decode_stage_1|target_address_fetch[0]~32_combout ),
	.cout(\decode_stage_1|target_address_fetch[0]~33 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[0]~32 .lut_mask = 16'h6688;
defparam \decode_stage_1|target_address_fetch[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \decode_stage_1|target_address_fetch[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[0]~32_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[0] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout  = (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmp~combout  & (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel2~q  & 
// (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0_combout  & !\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel1~q )))

	.dataa(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmp~combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel2~q ),
	.datac(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|StallJmpDel1~q ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0 .lut_mask = 16'h0010;
defparam \RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~7 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~7_combout  = (\fetch_stage_1|instruction_decode [3] & (\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout  & (\fetch_stage_1|instruction_decode [2] & 
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout )))

	.dataa(\fetch_stage_1|instruction_decode [3]),
	.datab(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout ),
	.datac(\fetch_stage_1|instruction_decode [2]),
	.datad(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~7 .lut_mask = 16'h8000;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|MemToReg_mem[0]~feeder (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|MemToReg_mem[0]~feeder_combout  = \RV32I_control_1|decode_stage_control_1|MemRead_execute_int~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|MemRead_execute_int~q ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|MemToReg_mem[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|MemToReg_mem[0]~feeder .lut_mask = 16'hFF00;
defparam \RV32I_control_1|execute_stage_control_1|MemToReg_mem[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y11_N29
dffeas \RV32I_control_1|execute_stage_control_1|MemToReg_mem[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|execute_stage_control_1|MemToReg_mem[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|execute_stage_control_1|MemToReg_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|MemToReg_mem[0] .is_wysiwyg = "true";
defparam \RV32I_control_1|execute_stage_control_1|MemToReg_mem[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cyclone10lp_lcell_comb \RV32I_control_1|mem_stage_control_1|MemToReg[0]~feeder (
// Equation(s):
// \RV32I_control_1|mem_stage_control_1|MemToReg[0]~feeder_combout  = \RV32I_control_1|execute_stage_control_1|MemToReg_mem [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RV32I_control_1|execute_stage_control_1|MemToReg_mem [0]),
	.cin(gnd),
	.combout(\RV32I_control_1|mem_stage_control_1|MemToReg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|mem_stage_control_1|MemToReg[0]~feeder .lut_mask = 16'hFF00;
defparam \RV32I_control_1|mem_stage_control_1|MemToReg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \RV32I_control_1|mem_stage_control_1|MemToReg[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|mem_stage_control_1|MemToReg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|mem_stage_control_1|MemToReg[0] .is_wysiwyg = "true";
defparam \RV32I_control_1|mem_stage_control_1|MemToReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~9 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~9_combout  = (\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout  & (\fetch_stage_1|instruction_decode [3] & \fetch_stage_1|instruction_decode [2]))

	.dataa(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout ),
	.datab(gnd),
	.datac(\fetch_stage_1|instruction_decode [3]),
	.datad(\fetch_stage_1|instruction_decode [2]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~9 .lut_mask = 16'hA000;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~12 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~12_combout  = (!\fetch_stage_1|instruction_decode [2] & (!\fetch_stage_1|instruction_decode [3] & (\fetch_stage_1|instruction_decode [4] & !\fetch_stage_1|instruction_decode [6])))

	.dataa(\fetch_stage_1|instruction_decode [2]),
	.datab(\fetch_stage_1|instruction_decode [3]),
	.datac(\fetch_stage_1|instruction_decode [4]),
	.datad(\fetch_stage_1|instruction_decode [6]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~12 .lut_mask = 16'h0010;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~13 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~13_combout  = (\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout  & ((\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~9_combout ) # 
// (\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~12_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~9_combout ),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~12_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~13 .lut_mask = 16'hFA00;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N11
dffeas \RV32I_control_1|decode_stage_control_1|ALUOp_execute[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[1]~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|ALUOp_execute[1] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|ALUOp_execute[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cyclone10lp_io_ibuf \instruction_fetch[13]~input (
	.i(instruction_fetch[13]),
	.ibar(gnd),
	.o(\instruction_fetch[13]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[13]~input .bus_hold = "false";
defparam \instruction_fetch[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N26
cyclone10lp_lcell_comb \fetch_stage_1|instruction_decode[13]~feeder (
// Equation(s):
// \fetch_stage_1|instruction_decode[13]~feeder_combout  = \instruction_fetch[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction_fetch[13]~input_o ),
	.cin(gnd),
	.combout(\fetch_stage_1|instruction_decode[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[13]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|instruction_decode[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N27
dffeas \fetch_stage_1|instruction_decode[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|instruction_decode[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[13] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N23
dffeas \decode_stage_1|alu_ctrl_execute[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [13]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|alu_ctrl_execute [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|alu_ctrl_execute[1] .is_wysiwyg = "true";
defparam \decode_stage_1|alu_ctrl_execute[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N15
cyclone10lp_io_ibuf \instruction_fetch[12]~input (
	.i(instruction_fetch[12]),
	.ibar(gnd),
	.o(\instruction_fetch[12]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[12]~input .bus_hold = "false";
defparam \instruction_fetch[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y9_N15
dffeas \fetch_stage_1|instruction_decode[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[12]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[12] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N9
dffeas \decode_stage_1|alu_ctrl_execute[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [12]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|alu_ctrl_execute [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|alu_ctrl_execute[0] .is_wysiwyg = "true";
defparam \decode_stage_1|alu_ctrl_execute[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N22
cyclone10lp_io_ibuf \instruction_fetch[30]~input (
	.i(instruction_fetch[30]),
	.ibar(gnd),
	.o(\instruction_fetch[30]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[30]~input .bus_hold = "false";
defparam \instruction_fetch[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y8_N31
dffeas \fetch_stage_1|instruction_decode[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[30]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[30] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N19
dffeas \decode_stage_1|alu_ctrl_execute[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [30]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|alu_ctrl_execute [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|alu_ctrl_execute[3] .is_wysiwyg = "true";
defparam \decode_stage_1|alu_ctrl_execute[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cyclone10lp_io_ibuf \instruction_fetch[14]~input (
	.i(instruction_fetch[14]),
	.ibar(gnd),
	.o(\instruction_fetch[14]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[14]~input .bus_hold = "false";
defparam \instruction_fetch[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y8_N15
dffeas \fetch_stage_1|instruction_decode[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[14]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[14] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N29
dffeas \decode_stage_1|alu_ctrl_execute[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [14]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|alu_ctrl_execute [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|alu_ctrl_execute[2] .is_wysiwyg = "true";
defparam \decode_stage_1|alu_ctrl_execute[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N18
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout  = (\decode_stage_1|alu_ctrl_execute [1] & (\decode_stage_1|alu_ctrl_execute [0] & ((\decode_stage_1|alu_ctrl_execute [2])))) # (!\decode_stage_1|alu_ctrl_execute [1] & 
// (!\decode_stage_1|alu_ctrl_execute [0] & ((!\decode_stage_1|alu_ctrl_execute [2]) # (!\decode_stage_1|alu_ctrl_execute [3]))))

	.dataa(\decode_stage_1|alu_ctrl_execute [1]),
	.datab(\decode_stage_1|alu_ctrl_execute [0]),
	.datac(\decode_stage_1|alu_ctrl_execute [3]),
	.datad(\decode_stage_1|alu_ctrl_execute [2]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0 .lut_mask = 16'h8911;
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N4
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|control_1|Mux11~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|control_1|Mux11~0_combout  = (\fetch_stage_1|instruction_decode [0] & (\fetch_stage_1|instruction_decode [1] & (\fetch_stage_1|instruction_decode [2] $ (!\fetch_stage_1|instruction_decode [3]))))

	.dataa(\fetch_stage_1|instruction_decode [2]),
	.datab(\fetch_stage_1|instruction_decode [3]),
	.datac(\fetch_stage_1|instruction_decode [0]),
	.datad(\fetch_stage_1|instruction_decode [1]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|control_1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|control_1|Mux11~0 .lut_mask = 16'h9000;
defparam \RV32I_control_1|decode_stage_control_1|control_1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~14 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~14_combout  = (\RV32I_control_1|decode_stage_control_1|control_1|Mux11~0_combout  & (\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout  & 
// \RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0_combout ))

	.dataa(\RV32I_control_1|decode_stage_control_1|control_1|Mux11~0_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout ),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|hazard_proc~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~14 .lut_mask = 16'h8800;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N27
dffeas \RV32I_control_1|decode_stage_control_1|ALUOp_execute[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~14_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|ALUOp_execute[0] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|ALUOp_execute[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N8
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout  = ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout  & !\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1])

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1]),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1 .lut_mask = 16'h5D5D;
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N6
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~16 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~16_combout  = (!\fetch_stage_1|instruction_decode [2] & (\fetch_stage_1|instruction_decode [3] & (!\fetch_stage_1|instruction_decode [5] & 
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~8_combout )))

	.dataa(\fetch_stage_1|instruction_decode [2]),
	.datab(\fetch_stage_1|instruction_decode [3]),
	.datac(\fetch_stage_1|instruction_decode [5]),
	.datad(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~8_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~16 .lut_mask = 16'h0400;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N7
dffeas \RV32I_control_1|decode_stage_control_1|AbsSel (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~16_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|AbsSel .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|AbsSel .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N12
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~0 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~0_combout  = (!\decode_stage_1|alu_ctrl_execute [1] & (\decode_stage_1|alu_ctrl_execute [2] & (\decode_stage_1|alu_ctrl_execute [0] & \decode_stage_1|alu_ctrl_execute [3])))

	.dataa(\decode_stage_1|alu_ctrl_execute [1]),
	.datab(\decode_stage_1|alu_ctrl_execute [2]),
	.datac(\decode_stage_1|alu_ctrl_execute [0]),
	.datad(\decode_stage_1|alu_ctrl_execute [3]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~0 .lut_mask = 16'h4000;
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N24
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~1 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~1_combout  = (!\decode_stage_1|alu_ctrl_execute [0] & (!\decode_stage_1|alu_ctrl_execute [3] & (\decode_stage_1|alu_ctrl_execute [1] $ (\decode_stage_1|alu_ctrl_execute [2]))))

	.dataa(\decode_stage_1|alu_ctrl_execute [1]),
	.datab(\decode_stage_1|alu_ctrl_execute [2]),
	.datac(\decode_stage_1|alu_ctrl_execute [0]),
	.datad(\decode_stage_1|alu_ctrl_execute [3]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~1 .lut_mask = 16'h0006;
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N20
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  = (\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0] & (((\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1])))) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0] & (((!\RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~0_combout  & !\RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~1_combout )) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1])))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~0_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1]),
	.datad(\RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~1_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0 .lut_mask = 16'hC3D3;
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N23
dffeas \decode_stage_1|immediate_execute[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux31~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[0] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \execute_stage_1|rd_mem[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|rd_execute [4]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|rd_mem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|rd_mem[4] .is_wysiwyg = "true";
defparam \execute_stage_1|rd_mem[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \execute_stage_1|rd_mem[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|rd_execute [2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|rd_mem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|rd_mem[2] .is_wysiwyg = "true";
defparam \execute_stage_1|rd_mem[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N9
dffeas \execute_stage_1|rd_mem[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|rd_execute [0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|rd_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|rd_mem[0] .is_wysiwyg = "true";
defparam \execute_stage_1|rd_mem[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N21
dffeas \execute_stage_1|rd_mem[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|rd_execute [1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|rd_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|rd_mem[1] .is_wysiwyg = "true";
defparam \execute_stage_1|rd_mem[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N29
dffeas \execute_stage_1|rd_mem[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|rd_execute [3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|rd_mem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|rd_mem[3] .is_wysiwyg = "true";
defparam \execute_stage_1|rd_mem[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N20
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~0 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~0_combout  = (\execute_stage_1|rd_mem [2]) # ((\execute_stage_1|rd_mem [0]) # ((\execute_stage_1|rd_mem [1]) # (\execute_stage_1|rd_mem [3])))

	.dataa(\execute_stage_1|rd_mem [2]),
	.datab(\execute_stage_1|rd_mem [0]),
	.datac(\execute_stage_1|rd_mem [1]),
	.datad(\execute_stage_1|rd_mem [3]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~0 .lut_mask = 16'hFFFE;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|control_1|Mux4~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|control_1|Mux4~0_combout  = (\fetch_stage_1|instruction_decode [4] & (((\fetch_stage_1|instruction_decode [3])))) # (!\fetch_stage_1|instruction_decode [4] & ((\fetch_stage_1|instruction_decode [5]) # 
// ((\fetch_stage_1|instruction_decode [2]))))

	.dataa(\fetch_stage_1|instruction_decode [5]),
	.datab(\fetch_stage_1|instruction_decode [4]),
	.datac(\fetch_stage_1|instruction_decode [3]),
	.datad(\fetch_stage_1|instruction_decode [2]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|control_1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|control_1|Mux4~0 .lut_mask = 16'hF3E2;
defparam \RV32I_control_1|decode_stage_control_1|control_1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N8
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[6]~10 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[6]~10_combout  = (\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout  & ((\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~9_combout ) # 
// ((!\fetch_stage_1|instruction_decode [6] & !\RV32I_control_1|decode_stage_control_1|control_1|Mux4~0_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~9_combout ),
	.datab(\fetch_stage_1|instruction_decode [6]),
	.datac(\RV32I_control_1|decode_stage_control_1|control_1|Mux4~0_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[6]~10 .lut_mask = 16'hAB00;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N9
dffeas \RV32I_control_1|decode_stage_control_1|RegWrite_execute (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[6]~10_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|RegWrite_execute~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|RegWrite_execute .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|RegWrite_execute .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N23
dffeas \RV32I_control_1|execute_stage_control_1|RegWrite_mem_int (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RV32I_control_1|decode_stage_control_1|RegWrite_execute~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|execute_stage_control_1|RegWrite_mem_int~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|RegWrite_mem_int .is_wysiwyg = "true";
defparam \RV32I_control_1|execute_stage_control_1|RegWrite_mem_int .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N27
dffeas \RV32I_control_1|decode_stage_control_1|opcode_execute[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [5]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|opcode_execute [5]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[5] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N3
dffeas \RV32I_control_1|decode_stage_control_1|opcode_execute[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [4]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|opcode_execute [4]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[4] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N9
dffeas \RV32I_control_1|decode_stage_control_1|opcode_execute[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|opcode_execute [3]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[3] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N31
dffeas \RV32I_control_1|decode_stage_control_1|opcode_execute[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [6]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|opcode_execute [6]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[6] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N8
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1_combout  = (!\RV32I_control_1|decode_stage_control_1|opcode_execute [6] & (((!\RV32I_control_1|decode_stage_control_1|opcode_execute [5] & 
// !\RV32I_control_1|decode_stage_control_1|opcode_execute [4])) # (!\RV32I_control_1|decode_stage_control_1|opcode_execute [3])))

	.dataa(\RV32I_control_1|decode_stage_control_1|opcode_execute [5]),
	.datab(\RV32I_control_1|decode_stage_control_1|opcode_execute [4]),
	.datac(\RV32I_control_1|decode_stage_control_1|opcode_execute [3]),
	.datad(\RV32I_control_1|decode_stage_control_1|opcode_execute [6]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1 .lut_mask = 16'h001F;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N21
dffeas \RV32I_control_1|decode_stage_control_1|opcode_execute[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|opcode_execute [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[0] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N19
dffeas \RV32I_control_1|decode_stage_control_1|opcode_execute[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|opcode_execute [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[1] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y13_N1
dffeas \RV32I_control_1|decode_stage_control_1|opcode_execute[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|opcode_execute [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[2] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|opcode_execute[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N18
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout  = (\RV32I_control_1|decode_stage_control_1|opcode_execute [0] & (\RV32I_control_1|decode_stage_control_1|opcode_execute [1] & 
// !\RV32I_control_1|decode_stage_control_1|opcode_execute [2]))

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|opcode_execute [0]),
	.datac(\RV32I_control_1|decode_stage_control_1|opcode_execute [1]),
	.datad(\RV32I_control_1|decode_stage_control_1|opcode_execute [2]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0 .lut_mask = 16'h00C0;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N30
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~2 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~2_combout  = (\RV32I_control_1|decode_stage_control_1|opcode_execute [4] & (((!\RV32I_control_1|decode_stage_control_1|opcode_execute [6] & 
// !\RV32I_control_1|decode_stage_control_1|opcode_execute [3])))) # (!\RV32I_control_1|decode_stage_control_1|opcode_execute [4] & (\RV32I_control_1|decode_stage_control_1|opcode_execute [5] & (\RV32I_control_1|decode_stage_control_1|opcode_execute [6] & 
// \RV32I_control_1|decode_stage_control_1|opcode_execute [3])))

	.dataa(\RV32I_control_1|decode_stage_control_1|opcode_execute [5]),
	.datab(\RV32I_control_1|decode_stage_control_1|opcode_execute [4]),
	.datac(\RV32I_control_1|decode_stage_control_1|opcode_execute [6]),
	.datad(\RV32I_control_1|decode_stage_control_1|opcode_execute [3]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~2 .lut_mask = 16'h200C;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N4
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~3 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~3_combout  = (\RV32I_control_1|decode_stage_control_1|opcode_execute [1] & (\RV32I_control_1|decode_stage_control_1|opcode_execute [2] & 
// (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~2_combout  & \RV32I_control_1|decode_stage_control_1|opcode_execute [0])))

	.dataa(\RV32I_control_1|decode_stage_control_1|opcode_execute [1]),
	.datab(\RV32I_control_1|decode_stage_control_1|opcode_execute [2]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~2_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|opcode_execute [0]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~3 .lut_mask = 16'h8000;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N2
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0_combout  = (\RV32I_control_1|decode_stage_control_1|opcode_execute [5] & (!\RV32I_control_1|decode_stage_control_1|opcode_execute [3] & 
// (!\RV32I_control_1|decode_stage_control_1|opcode_execute [4] & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|opcode_execute [5]),
	.datab(\RV32I_control_1|decode_stage_control_1|opcode_execute [3]),
	.datac(\RV32I_control_1|decode_stage_control_1|opcode_execute [4]),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0 .lut_mask = 16'h0200;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N10
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~3_combout ) # ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0_combout ) 
// # ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1_combout  & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout )))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~3_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4 .lut_mask = 16'hFFF8;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~1 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~1_combout  = (\RV32I_control_1|execute_stage_control_1|RegWrite_mem_int~q  & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  & 
// ((\execute_stage_1|rd_mem [4]) # (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~0_combout ))))

	.dataa(\execute_stage_1|rd_mem [4]),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~0_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|RegWrite_mem_int~q ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~1 .lut_mask = 16'hE000;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~0 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~0_combout  = (!\RV32I_control_1|decode_stage_control_1|opcode_execute [6]) # (!\RV32I_control_1|decode_stage_control_1|opcode_execute [4])

	.dataa(\RV32I_control_1|decode_stage_control_1|opcode_execute [4]),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|opcode_execute [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~0 .lut_mask = 16'h5F5F;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N30
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~1 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~1_combout  = (!\RV32I_control_1|decode_stage_control_1|opcode_execute [3] & \RV32I_control_1|decode_stage_control_1|opcode_execute [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|opcode_execute [3]),
	.datad(\RV32I_control_1|decode_stage_control_1|opcode_execute [5]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~1 .lut_mask = 16'h0F00;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \decode_stage_1|shamt_execute[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [23]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|shamt_execute [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|shamt_execute[3] .is_wysiwyg = "true";
defparam \decode_stage_1|shamt_execute[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout  & 
// (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~0_combout  & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~1_combout  & \decode_stage_1|shamt_execute [3])))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~0_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~1_combout ),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2 .lut_mask = 16'h8000;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|shamt_execute[4]~feeder (
// Equation(s):
// \decode_stage_1|shamt_execute[4]~feeder_combout  = \fetch_stage_1|instruction_decode [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|instruction_decode [24]),
	.cin(gnd),
	.combout(\decode_stage_1|shamt_execute[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|shamt_execute[4]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|shamt_execute[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \decode_stage_1|shamt_execute[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|shamt_execute[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|shamt_execute [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|shamt_execute[4] .is_wysiwyg = "true";
defparam \decode_stage_1|shamt_execute[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N26
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~4 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~4_combout  = (!\RV32I_control_1|decode_stage_control_1|opcode_execute [3] & (\RV32I_control_1|decode_stage_control_1|opcode_execute [5] & 
// ((!\RV32I_control_1|decode_stage_control_1|opcode_execute [6]) # (!\RV32I_control_1|decode_stage_control_1|opcode_execute [4]))))

	.dataa(\RV32I_control_1|decode_stage_control_1|opcode_execute [3]),
	.datab(\RV32I_control_1|decode_stage_control_1|opcode_execute [4]),
	.datac(\RV32I_control_1|decode_stage_control_1|opcode_execute [5]),
	.datad(\RV32I_control_1|decode_stage_control_1|opcode_execute [6]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~4 .lut_mask = 16'h1050;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout  = (\RV32I_control_1|decode_stage_control_1|opcode_execute [1] & (\RV32I_control_1|decode_stage_control_1|opcode_execute [0] & 
// (!\RV32I_control_1|decode_stage_control_1|opcode_execute [2] & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~4_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|opcode_execute [1]),
	.datab(\RV32I_control_1|decode_stage_control_1|opcode_execute [0]),
	.datac(\RV32I_control_1|decode_stage_control_1|opcode_execute [2]),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~4_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5 .lut_mask = 16'h0800;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \decode_stage_1|shamt_execute[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [22]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|shamt_execute [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|shamt_execute[2] .is_wysiwyg = "true";
defparam \decode_stage_1|shamt_execute[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N1
dffeas \decode_stage_1|shamt_execute[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [20]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|shamt_execute [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|shamt_execute[0] .is_wysiwyg = "true";
defparam \decode_stage_1|shamt_execute[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N26
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~2 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~2_combout  = ((!\decode_stage_1|shamt_execute [4] & (!\decode_stage_1|shamt_execute [2] & !\decode_stage_1|shamt_execute [0]))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout )

	.dataa(\decode_stage_1|shamt_execute [4]),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout ),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~2 .lut_mask = 16'h3337;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \decode_stage_1|shamt_execute[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [21]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|shamt_execute [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|shamt_execute[1] .is_wysiwyg = "true";
defparam \decode_stage_1|shamt_execute[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~1_combout  & 
// (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~0_combout  & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout  & \decode_stage_1|shamt_execute [1])))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~1_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~0_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout ),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3 .lut_mask = 16'h8000;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N14
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~3 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~3_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2_combout  & 
// (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~2_combout  & !\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3_combout ))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2_combout ),
	.datab(gnd),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~2_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~3 .lut_mask = 16'h0050;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~6 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~6_combout  = (\decode_stage_1|shamt_execute [4] & (\execute_stage_1|rd_mem [4] & (\execute_stage_1|rd_mem [0] $ (!\decode_stage_1|shamt_execute [0])))) # 
// (!\decode_stage_1|shamt_execute [4] & (!\execute_stage_1|rd_mem [4] & (\execute_stage_1|rd_mem [0] $ (!\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|shamt_execute [4]),
	.datab(\execute_stage_1|rd_mem [4]),
	.datac(\execute_stage_1|rd_mem [0]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~6_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~6 .lut_mask = 16'h9009;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~7 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~7_combout  = ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~6_combout  & (\decode_stage_1|shamt_execute [2] $ (!\execute_stage_1|rd_mem [2])))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout )

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~6_combout ),
	.datad(\execute_stage_1|rd_mem [2]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~7_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~7 .lut_mask = 16'hB373;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N16
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~4 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~4_combout  = (!\execute_stage_1|rd_mem [2] & (!\execute_stage_1|rd_mem [4] & !\execute_stage_1|rd_mem [0]))

	.dataa(\execute_stage_1|rd_mem [2]),
	.datab(\execute_stage_1|rd_mem [4]),
	.datac(gnd),
	.datad(\execute_stage_1|rd_mem [0]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~4_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~4 .lut_mask = 16'h0011;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~5 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~5_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~4_combout  & ((\execute_stage_1|rd_mem [1] $ 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3_combout )))) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~4_combout  & 
// (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout  & (\execute_stage_1|rd_mem [1] $ (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~4_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout ),
	.datac(\execute_stage_1|rd_mem [1]),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~5_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~5 .lut_mask = 16'hE00E;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N16
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~8 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~8_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~7_combout  & 
// (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~5_combout  & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2_combout  $ (!\execute_stage_1|rd_mem [3]))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2_combout ),
	.datab(\execute_stage_1|rd_mem [3]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~7_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~5_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~8_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~8 .lut_mask = 16'h9000;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~1_combout  & 
// ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~8_combout ))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~3_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~1_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~3_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~8_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9 .lut_mask = 16'hA820;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[0]~0 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[0]~0_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|alu_result_mem [0])) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout )))

	.dataa(gnd),
	.datab(\execute_stage_1|alu_result_mem [0]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[0]~0 .lut_mask = 16'hCFC0;
defparam \execute_stage_1|forward_B_mux|out_mux[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N29
dffeas \mem_stage_1|rd_wb[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|rd_mem [2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|rd_wb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|rd_wb[2] .is_wysiwyg = "true";
defparam \mem_stage_1|rd_wb[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N13
dffeas \mem_stage_1|rd_wb[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|rd_mem [1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|rd_wb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|rd_wb[1] .is_wysiwyg = "true";
defparam \mem_stage_1|rd_wb[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N13
dffeas \mem_stage_1|rd_wb[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|rd_mem [3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|rd_wb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|rd_wb[3] .is_wysiwyg = "true";
defparam \mem_stage_1|rd_wb[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N1
dffeas \mem_stage_1|rd_wb[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|rd_mem [4]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|rd_wb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|rd_wb[4] .is_wysiwyg = "true";
defparam \mem_stage_1|rd_wb[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~10 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~10_combout  = (\mem_stage_1|rd_wb [2]) # ((\mem_stage_1|rd_wb [1]) # ((\mem_stage_1|rd_wb [3]) # (\mem_stage_1|rd_wb [4])))

	.dataa(\mem_stage_1|rd_wb [2]),
	.datab(\mem_stage_1|rd_wb [1]),
	.datac(\mem_stage_1|rd_wb [3]),
	.datad(\mem_stage_1|rd_wb [4]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~10_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~10 .lut_mask = 16'hFFFE;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \mem_stage_1|rd_wb[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|rd_mem [0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|rd_wb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|rd_wb[0] .is_wysiwyg = "true";
defparam \mem_stage_1|rd_wb[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N23
dffeas \RV32I_control_1|mem_stage_control_1|RegWrite (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RV32I_control_1|execute_stage_control_1|RegWrite_mem_int~q ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|mem_stage_control_1|RegWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|mem_stage_control_1|RegWrite .is_wysiwyg = "true";
defparam \RV32I_control_1|mem_stage_control_1|RegWrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N22
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~11 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~11_combout  = (\RV32I_control_1|mem_stage_control_1|RegWrite~q  & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  & 
// ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~10_combout ) # (\mem_stage_1|rd_wb [0]))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~10_combout ),
	.datab(\mem_stage_1|rd_wb [0]),
	.datac(\RV32I_control_1|mem_stage_control_1|RegWrite~q ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~11_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~11 .lut_mask = 16'hE000;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N14
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~0 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~0_combout  = ((!\decode_stage_1|shamt_execute [4] & (!\decode_stage_1|shamt_execute [0] & !\decode_stage_1|shamt_execute [2]))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout )

	.dataa(\decode_stage_1|shamt_execute [4]),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout ),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~0 .lut_mask = 16'h3337;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N8
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~1 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~1_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2_combout  & 
// (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~0_combout  & !\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3_combout ))

	.dataa(gnd),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~0_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~1 .lut_mask = 16'h0030;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~2 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~2_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout  & ((\mem_stage_1|rd_wb [0] $ (!\decode_stage_1|shamt_execute [0])))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout  & (!\mem_stage_1|rd_wb [2] & (!\mem_stage_1|rd_wb [0])))

	.dataa(\mem_stage_1|rd_wb [2]),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout ),
	.datac(\mem_stage_1|rd_wb [0]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~2 .lut_mask = 16'hC10D;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~3 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~3_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout  & (\mem_stage_1|rd_wb [1] $ 
// (((!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3_combout ))))) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout  & (!\mem_stage_1|rd_wb [4] & (\mem_stage_1|rd_wb [1] $ 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3_combout ))))

	.dataa(\mem_stage_1|rd_wb [1]),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout ),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[1]~3_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~3 .lut_mask = 16'h8A45;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~4 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~4_combout  = (\mem_stage_1|rd_wb [4] & (\decode_stage_1|shamt_execute [4] & (\mem_stage_1|rd_wb [2] $ (!\decode_stage_1|shamt_execute [2])))) # (!\mem_stage_1|rd_wb [4] & 
// (!\decode_stage_1|shamt_execute [4] & (\mem_stage_1|rd_wb [2] $ (!\decode_stage_1|shamt_execute [2]))))

	.dataa(\mem_stage_1|rd_wb [4]),
	.datab(\mem_stage_1|rd_wb [2]),
	.datac(\decode_stage_1|shamt_execute [4]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~4 .lut_mask = 16'h8421;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~5 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~5_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout  & 
// (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~4_combout  & (\mem_stage_1|rd_wb [3] $ (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout  & (\mem_stage_1|rd_wb [3] $ (((!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2_combout )))))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[4]~5_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~4_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs2_execute_int[3]~2_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~5 .lut_mask = 16'hA251;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~6 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~6_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~2_combout  & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~3_combout  
// & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~5_combout ))

	.dataa(gnd),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~2_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~3_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~5_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~6 .lut_mask = 16'hC000;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N2
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~11_combout  & 
// ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~6_combout ))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~1_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~11_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~1_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~6_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7 .lut_mask = 16'hA820;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[0]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[0]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~48 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~48_combout  = (\RV32I_control_1|mem_stage_control_1|RegWrite~q  & \mem_stage_1|rd_wb [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RV32I_control_1|mem_stage_control_1|RegWrite~q ),
	.datad(\mem_stage_1|rd_wb [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~48_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~48 .lut_mask = 16'hF000;
defparam \decode_stage_1|register_file|dec|Ram0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~63 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~63_combout  = (!\mem_stage_1|rd_wb [4] & !\mem_stage_1|rd_wb [1])

	.dataa(gnd),
	.datab(\mem_stage_1|rd_wb [4]),
	.datac(gnd),
	.datad(\mem_stage_1|rd_wb [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~63_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~63 .lut_mask = 16'h0033;
defparam \decode_stage_1|register_file|dec|Ram0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~66 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~66_combout  = (\mem_stage_1|rd_wb [3] & (!\mem_stage_1|rd_wb [0] & (\decode_stage_1|register_file|dec|Ram0~48_combout  & \decode_stage_1|register_file|dec|Ram0~63_combout )))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(\mem_stage_1|rd_wb [0]),
	.datac(\decode_stage_1|register_file|dec|Ram0~48_combout ),
	.datad(\decode_stage_1|register_file|dec|Ram0~63_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~66 .lut_mask = 16'h2000;
defparam \decode_stage_1|register_file|dec|Ram0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N23
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~64 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~64_combout  = (\mem_stage_1|rd_wb [3] & (\mem_stage_1|rd_wb [0] & (\decode_stage_1|register_file|dec|Ram0~48_combout  & \decode_stage_1|register_file|dec|Ram0~63_combout )))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(\mem_stage_1|rd_wb [0]),
	.datac(\decode_stage_1|register_file|dec|Ram0~48_combout ),
	.datad(\decode_stage_1|register_file|dec|Ram0~63_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~64 .lut_mask = 16'h8000;
defparam \decode_stage_1|register_file|dec|Ram0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N21
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [0]) # (\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [0] & ((!\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [0]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [0]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~17 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~52 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~52_combout  = (\RV32I_control_1|mem_stage_control_1|RegWrite~q  & (!\mem_stage_1|rd_wb [0] & (\mem_stage_1|rd_wb [2] & \mem_stage_1|rd_wb [1])))

	.dataa(\RV32I_control_1|mem_stage_control_1|RegWrite~q ),
	.datab(\mem_stage_1|rd_wb [0]),
	.datac(\mem_stage_1|rd_wb [2]),
	.datad(\mem_stage_1|rd_wb [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~52_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~52 .lut_mask = 16'h2000;
defparam \decode_stage_1|register_file|dec|Ram0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~65 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~65_combout  = (\mem_stage_1|rd_wb [3] & (!\mem_stage_1|rd_wb [4] & \decode_stage_1|register_file|dec|Ram0~52_combout ))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(gnd),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\decode_stage_1|register_file|dec|Ram0~52_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~65 .lut_mask = 16'h0A00;
defparam \decode_stage_1|register_file|dec|Ram0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N21
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~57 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~57_combout  = (\RV32I_control_1|mem_stage_control_1|RegWrite~q  & (\mem_stage_1|rd_wb [0] & (\mem_stage_1|rd_wb [2] & \mem_stage_1|rd_wb [1])))

	.dataa(\RV32I_control_1|mem_stage_control_1|RegWrite~q ),
	.datab(\mem_stage_1|rd_wb [0]),
	.datac(\mem_stage_1|rd_wb [2]),
	.datad(\mem_stage_1|rd_wb [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~57_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~57 .lut_mask = 16'h8000;
defparam \decode_stage_1|register_file|dec|Ram0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~67 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~67_combout  = (\mem_stage_1|rd_wb [3] & (!\mem_stage_1|rd_wb [4] & \decode_stage_1|register_file|dec|Ram0~57_combout ))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(gnd),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\decode_stage_1|register_file|dec|Ram0~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~67 .lut_mask = 16'h0A00;
defparam \decode_stage_1|register_file|dec|Ram0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N7
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~18_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux31~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [0]))) # 
// (!\decode_stage_1|register_file|mux2|Mux31~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [0])))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux31~17_combout ))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|mux2|Mux31~17_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~18 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux2|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~1_combout  = (\decode_stage_1|shamt_execute [4]) # ((\decode_stage_1|shamt_execute [3] & \decode_stage_1|shamt_execute [2]))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [4]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~1 .lut_mask = 16'hFFC0;
defparam \decode_stage_1|register_file|mux2|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~0_combout  = (!\decode_stage_1|shamt_execute [4] & \decode_stage_1|shamt_execute [3])

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [4]),
	.datac(gnd),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~0 .lut_mask = 16'h3300;
defparam \decode_stage_1|register_file|mux2|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~40 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~40_combout  = (!\mem_stage_1|rd_wb [0] & (\RV32I_control_1|mem_stage_control_1|RegWrite~q  & \mem_stage_1|rd_wb [1]))

	.dataa(\mem_stage_1|rd_wb [0]),
	.datab(\RV32I_control_1|mem_stage_control_1|RegWrite~q ),
	.datac(gnd),
	.datad(\mem_stage_1|rd_wb [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~40_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~40 .lut_mask = 16'h4400;
defparam \decode_stage_1|register_file|dec|Ram0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~68 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~68_combout  = (\decode_stage_1|register_file|dec|Ram0~40_combout  & (!\mem_stage_1|rd_wb [2] & (!\mem_stage_1|rd_wb [4] & \mem_stage_1|rd_wb [3])))

	.dataa(\decode_stage_1|register_file|dec|Ram0~40_combout ),
	.datab(\mem_stage_1|rd_wb [2]),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\mem_stage_1|rd_wb [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~68 .lut_mask = 16'h0200;
defparam \decode_stage_1|register_file|dec|Ram0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[0]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[0]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~39 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~39_combout  = (!\mem_stage_1|rd_wb [4] & !\mem_stage_1|rd_wb [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\mem_stage_1|rd_wb [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~39_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~39 .lut_mask = 16'h000F;
defparam \decode_stage_1|register_file|dec|Ram0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~43 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~43_combout  = (\RV32I_control_1|mem_stage_control_1|RegWrite~q  & \mem_stage_1|rd_wb [3])

	.dataa(\RV32I_control_1|mem_stage_control_1|RegWrite~q ),
	.datab(gnd),
	.datac(\mem_stage_1|rd_wb [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~43_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~43 .lut_mask = 16'hA0A0;
defparam \decode_stage_1|register_file|dec|Ram0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~69 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~69_combout  = (!\mem_stage_1|rd_wb [1] & (!\mem_stage_1|rd_wb [0] & (\decode_stage_1|register_file|dec|Ram0~39_combout  & \decode_stage_1|register_file|dec|Ram0~43_combout )))

	.dataa(\mem_stage_1|rd_wb [1]),
	.datab(\mem_stage_1|rd_wb [0]),
	.datac(\decode_stage_1|register_file|dec|Ram0~39_combout ),
	.datad(\decode_stage_1|register_file|dec|Ram0~43_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~69 .lut_mask = 16'h1000;
defparam \decode_stage_1|register_file|dec|Ram0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N13
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[0]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[0]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~41 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~41_combout  = (\RV32I_control_1|mem_stage_control_1|RegWrite~q  & \mem_stage_1|rd_wb [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RV32I_control_1|mem_stage_control_1|RegWrite~q ),
	.datad(\mem_stage_1|rd_wb [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~41_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~41 .lut_mask = 16'hF000;
defparam \decode_stage_1|register_file|dec|Ram0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~42 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~42_combout  = (\mem_stage_1|rd_wb [3] & (\decode_stage_1|register_file|dec|Ram0~39_combout  & (!\mem_stage_1|rd_wb [1] & \decode_stage_1|register_file|dec|Ram0~41_combout )))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(\decode_stage_1|register_file|dec|Ram0~39_combout ),
	.datac(\mem_stage_1|rd_wb [1]),
	.datad(\decode_stage_1|register_file|dec|Ram0~41_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~42 .lut_mask = 16'h0800;
defparam \decode_stage_1|register_file|dec|Ram0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~10_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [0]))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [0]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~10 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[0]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[0]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~44 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~44_combout  = (\mem_stage_1|rd_wb [3] & (\decode_stage_1|register_file|dec|Ram0~39_combout  & (\mem_stage_1|rd_wb [1] & \decode_stage_1|register_file|dec|Ram0~41_combout )))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(\decode_stage_1|register_file|dec|Ram0~39_combout ),
	.datac(\mem_stage_1|rd_wb [1]),
	.datad(\decode_stage_1|register_file|dec|Ram0~41_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~44 .lut_mask = 16'h8000;
defparam \decode_stage_1|register_file|dec|Ram0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N23
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~11_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux31~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [0]))) # 
// (!\decode_stage_1|register_file|mux2|Mux31~10_combout  & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [0])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux31~10_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux31~10_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~11 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux2|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~77 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~77_combout  = (\decode_stage_1|register_file|dec|Ram0~40_combout  & (!\mem_stage_1|rd_wb [2] & (!\mem_stage_1|rd_wb [4] & !\mem_stage_1|rd_wb [3])))

	.dataa(\decode_stage_1|register_file|dec|Ram0~40_combout ),
	.datab(\mem_stage_1|rd_wb [2]),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\mem_stage_1|rd_wb [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~77 .lut_mask = 16'h0002;
defparam \decode_stage_1|register_file|dec|Ram0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N11
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~2_combout  = (\decode_stage_1|shamt_execute [1] & !\decode_stage_1|shamt_execute [2])

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~2 .lut_mask = 16'h00AA;
defparam \decode_stage_1|register_file|mux2|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~59 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~59_combout  = (!\mem_stage_1|rd_wb [3] & (\decode_stage_1|register_file|dec|Ram0~39_combout  & (\mem_stage_1|rd_wb [1] & \decode_stage_1|register_file|dec|Ram0~41_combout )))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(\decode_stage_1|register_file|dec|Ram0~39_combout ),
	.datac(\mem_stage_1|rd_wb [1]),
	.datad(\decode_stage_1|register_file|dec|Ram0~41_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~59 .lut_mask = 16'h4000;
defparam \decode_stage_1|register_file|dec|Ram0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~60 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~60_combout  = (!\mem_stage_1|rd_wb [3] & (\decode_stage_1|register_file|dec|Ram0~39_combout  & (!\mem_stage_1|rd_wb [1] & \decode_stage_1|register_file|dec|Ram0~41_combout )))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(\decode_stage_1|register_file|dec|Ram0~39_combout ),
	.datac(\mem_stage_1|rd_wb [1]),
	.datad(\decode_stage_1|register_file|dec|Ram0~41_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~60 .lut_mask = 16'h0400;
defparam \decode_stage_1|register_file|dec|Ram0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~4_combout  = (\decode_stage_1|shamt_execute [2]) # ((\decode_stage_1|shamt_execute [1] & \decode_stage_1|shamt_execute [0]))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(gnd),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~4 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|register_file|mux2|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~3_combout  = (\decode_stage_1|shamt_execute [2]) # ((!\decode_stage_1|shamt_execute [1] & \decode_stage_1|shamt_execute [0]))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(gnd),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~3 .lut_mask = 16'hAFAA;
defparam \decode_stage_1|register_file|mux2|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[0]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[0]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~78 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~78_combout  = (!\mem_stage_1|rd_wb [3] & (!\mem_stage_1|rd_wb [4] & \decode_stage_1|register_file|dec|Ram0~52_combout ))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(gnd),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\decode_stage_1|register_file|dec|Ram0~52_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~78 .lut_mask = 16'h0500;
defparam \decode_stage_1|register_file|dec|Ram0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N15
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~80 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~80_combout  = (!\mem_stage_1|rd_wb [3] & (!\mem_stage_1|rd_wb [4] & \decode_stage_1|register_file|dec|Ram0~57_combout ))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(gnd),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\decode_stage_1|register_file|dec|Ram0~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~80 .lut_mask = 16'h0500;
defparam \decode_stage_1|register_file|dec|Ram0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~61 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~61_combout  = (!\mem_stage_1|rd_wb [4] & !\mem_stage_1|rd_wb [3])

	.dataa(gnd),
	.datab(\mem_stage_1|rd_wb [4]),
	.datac(gnd),
	.datad(\mem_stage_1|rd_wb [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~61_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~61 .lut_mask = 16'h0033;
defparam \decode_stage_1|register_file|dec|Ram0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~79 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~79_combout  = (!\mem_stage_1|rd_wb [1] & (!\mem_stage_1|rd_wb [0] & (\decode_stage_1|register_file|dec|Ram0~48_combout  & \decode_stage_1|register_file|dec|Ram0~61_combout )))

	.dataa(\mem_stage_1|rd_wb [1]),
	.datab(\mem_stage_1|rd_wb [0]),
	.datac(\decode_stage_1|register_file|dec|Ram0~48_combout ),
	.datad(\decode_stage_1|register_file|dec|Ram0~61_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~79 .lut_mask = 16'h1000;
defparam \decode_stage_1|register_file|dec|Ram0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:5:reg_i|Q[0]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:5:reg_i|Q[0]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~62 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~62_combout  = (!\mem_stage_1|rd_wb [1] & (\mem_stage_1|rd_wb [0] & (\decode_stage_1|register_file|dec|Ram0~48_combout  & \decode_stage_1|register_file|dec|Ram0~61_combout )))

	.dataa(\mem_stage_1|rd_wb [1]),
	.datab(\mem_stage_1|rd_wb [0]),
	.datac(\decode_stage_1|register_file|dec|Ram0~48_combout ),
	.datad(\decode_stage_1|register_file|dec|Ram0~61_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~62 .lut_mask = 16'h4000;
defparam \decode_stage_1|register_file|dec|Ram0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1]) # (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [0])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [0] & (!\decode_stage_1|shamt_execute [1])))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [0]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~12 .lut_mask = 16'hCEC2;
defparam \decode_stage_1|register_file|mux2|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux31~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [0]))) # 
// (!\decode_stage_1|register_file|mux2|Mux31~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [0])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux31~12_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [0]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux31~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~13 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux31~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [0] & (\decode_stage_1|register_file|mux2|Mux24~3_combout )))

	.dataa(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux31~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~14 .lut_mask = 16'hEC2C;
defparam \decode_stage_1|register_file|mux2|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux31~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [0]))) # 
// (!\decode_stage_1|register_file|mux2|Mux31~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [0])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux31~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux31~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~15 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux31~11_combout ) # ((\decode_stage_1|register_file|mux2|Mux24~1_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((!\decode_stage_1|register_file|mux2|Mux24~1_combout  & \decode_stage_1|register_file|mux2|Mux31~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux31~11_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux31~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~16 .lut_mask = 16'hADA8;
defparam \decode_stage_1|register_file|mux2|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:22:reg_i|Q[0]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:22:reg_i|Q[0]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~71 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~71_combout  = (!\mem_stage_1|rd_wb [3] & (\mem_stage_1|rd_wb [4] & \decode_stage_1|register_file|dec|Ram0~52_combout ))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(gnd),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\decode_stage_1|register_file|dec|Ram0~52_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~71 .lut_mask = 16'h5000;
defparam \decode_stage_1|register_file|dec|Ram0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~72 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~72_combout  = (\decode_stage_1|register_file|dec|Ram0~40_combout  & (!\mem_stage_1|rd_wb [2] & (\mem_stage_1|rd_wb [4] & !\mem_stage_1|rd_wb [3])))

	.dataa(\decode_stage_1|register_file|dec|Ram0~40_combout ),
	.datab(\mem_stage_1|rd_wb [2]),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\mem_stage_1|rd_wb [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~72 .lut_mask = 16'h0020;
defparam \decode_stage_1|register_file|dec|Ram0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [0]) # ((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (((!\decode_stage_1|shamt_execute [3] & \decode_stage_1|register_file|gen_reg:18:reg_i|Q [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [0]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~0 .lut_mask = 16'hCBC8;
defparam \decode_stage_1|register_file|mux2|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~73 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~73_combout  = (\mem_stage_1|rd_wb [3] & (\mem_stage_1|rd_wb [4] & \decode_stage_1|register_file|dec|Ram0~52_combout ))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(gnd),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\decode_stage_1|register_file|dec|Ram0~52_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~73 .lut_mask = 16'hA000;
defparam \decode_stage_1|register_file|dec|Ram0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:26:reg_i|Q[0]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:26:reg_i|Q[0]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~70 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~70_combout  = (\decode_stage_1|register_file|dec|Ram0~40_combout  & (!\mem_stage_1|rd_wb [2] & (\mem_stage_1|rd_wb [4] & \mem_stage_1|rd_wb [3])))

	.dataa(\decode_stage_1|register_file|dec|Ram0~40_combout ),
	.datab(\mem_stage_1|rd_wb [2]),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\mem_stage_1|rd_wb [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~70 .lut_mask = 16'h2000;
defparam \decode_stage_1|register_file|dec|Ram0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~1_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux31~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [0])) # 
// (!\decode_stage_1|register_file|mux2|Mux31~0_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [0]))))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|mux2|Mux31~0_combout ))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|mux2|Mux31~0_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~1 .lut_mask = 16'hE6C4;
defparam \decode_stage_1|register_file|mux2|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~76 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~76_combout  = (\mem_stage_1|rd_wb [3] & (\mem_stage_1|rd_wb [4] & \decode_stage_1|register_file|dec|Ram0~57_combout ))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(gnd),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\decode_stage_1|register_file|dec|Ram0~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~76 .lut_mask = 16'hA000;
defparam \decode_stage_1|register_file|dec|Ram0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N15
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~45 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~45_combout  = (\mem_stage_1|rd_wb [4] & \mem_stage_1|rd_wb [3])

	.dataa(gnd),
	.datab(\mem_stage_1|rd_wb [4]),
	.datac(gnd),
	.datad(\mem_stage_1|rd_wb [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~45_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~45 .lut_mask = 16'hCC00;
defparam \decode_stage_1|register_file|dec|Ram0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~56 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~56_combout  = (\decode_stage_1|register_file|dec|Ram0~45_combout  & (\mem_stage_1|rd_wb [1] & (\decode_stage_1|register_file|dec|Ram0~41_combout  & !\mem_stage_1|rd_wb [2])))

	.dataa(\decode_stage_1|register_file|dec|Ram0~45_combout ),
	.datab(\mem_stage_1|rd_wb [1]),
	.datac(\decode_stage_1|register_file|dec|Ram0~41_combout ),
	.datad(\mem_stage_1|rd_wb [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~56 .lut_mask = 16'h0080;
defparam \decode_stage_1|register_file|dec|Ram0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~47 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~47_combout  = (\mem_stage_1|rd_wb [4] & !\mem_stage_1|rd_wb [3])

	.dataa(gnd),
	.datab(\mem_stage_1|rd_wb [4]),
	.datac(\mem_stage_1|rd_wb [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~47_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~47 .lut_mask = 16'h0C0C;
defparam \decode_stage_1|register_file|dec|Ram0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~58 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~58_combout  = (\decode_stage_1|register_file|dec|Ram0~41_combout  & (\mem_stage_1|rd_wb [1] & (!\mem_stage_1|rd_wb [2] & \decode_stage_1|register_file|dec|Ram0~47_combout )))

	.dataa(\decode_stage_1|register_file|dec|Ram0~41_combout ),
	.datab(\mem_stage_1|rd_wb [1]),
	.datac(\mem_stage_1|rd_wb [2]),
	.datad(\decode_stage_1|register_file|dec|Ram0~47_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~58 .lut_mask = 16'h0800;
defparam \decode_stage_1|register_file|dec|Ram0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~75 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~75_combout  = (!\mem_stage_1|rd_wb [3] & (\mem_stage_1|rd_wb [4] & \decode_stage_1|register_file|dec|Ram0~57_combout ))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(gnd),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\decode_stage_1|register_file|dec|Ram0~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~75 .lut_mask = 16'h5000;
defparam \decode_stage_1|register_file|dec|Ram0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~7_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [0]) # (\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [0] & ((!\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [0]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [0]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~7 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~8_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux31~7_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [0])) # 
// (!\decode_stage_1|register_file|mux2|Mux31~7_combout  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [0]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux31~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [0]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux31~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~8 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~38 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~38_combout  = (!\mem_stage_1|rd_wb [1] & !\mem_stage_1|rd_wb [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_stage_1|rd_wb [1]),
	.datad(\mem_stage_1|rd_wb [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~38_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~38 .lut_mask = 16'h000F;
defparam \decode_stage_1|register_file|dec|Ram0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~55 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~55_combout  = (\mem_stage_1|rd_wb [4] & (\decode_stage_1|register_file|dec|Ram0~38_combout  & (\mem_stage_1|rd_wb [3] & \decode_stage_1|register_file|dec|Ram0~48_combout )))

	.dataa(\mem_stage_1|rd_wb [4]),
	.datab(\decode_stage_1|register_file|dec|Ram0~38_combout ),
	.datac(\mem_stage_1|rd_wb [3]),
	.datad(\decode_stage_1|register_file|dec|Ram0~48_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~55 .lut_mask = 16'h8000;
defparam \decode_stage_1|register_file|dec|Ram0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~53 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~53_combout  = (\mem_stage_1|rd_wb [4] & (\decode_stage_1|register_file|dec|Ram0~38_combout  & (!\mem_stage_1|rd_wb [2] & \decode_stage_1|register_file|dec|Ram0~43_combout )))

	.dataa(\mem_stage_1|rd_wb [4]),
	.datab(\decode_stage_1|register_file|dec|Ram0~38_combout ),
	.datac(\mem_stage_1|rd_wb [2]),
	.datad(\decode_stage_1|register_file|dec|Ram0~43_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~53 .lut_mask = 16'h0800;
defparam \decode_stage_1|register_file|dec|Ram0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N31
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~54 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~54_combout  = (\RV32I_control_1|mem_stage_control_1|RegWrite~q  & (!\mem_stage_1|rd_wb [2] & (\decode_stage_1|register_file|dec|Ram0~38_combout  & \decode_stage_1|register_file|dec|Ram0~47_combout )))

	.dataa(\RV32I_control_1|mem_stage_control_1|RegWrite~q ),
	.datab(\mem_stage_1|rd_wb [2]),
	.datac(\decode_stage_1|register_file|dec|Ram0~38_combout ),
	.datad(\decode_stage_1|register_file|dec|Ram0~47_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~54 .lut_mask = 16'h2000;
defparam \decode_stage_1|register_file|dec|Ram0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:20:reg_i|Q[0]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:20:reg_i|Q[0]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:20:reg_i|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~74 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~74_combout  = (\decode_stage_1|register_file|dec|Ram0~48_combout  & (\decode_stage_1|register_file|dec|Ram0~47_combout  & (!\mem_stage_1|rd_wb [1] & !\mem_stage_1|rd_wb [0])))

	.dataa(\decode_stage_1|register_file|dec|Ram0~48_combout ),
	.datab(\decode_stage_1|register_file|dec|Ram0~47_combout ),
	.datac(\mem_stage_1|rd_wb [1]),
	.datad(\mem_stage_1|rd_wb [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~74 .lut_mask = 16'h0008;
defparam \decode_stage_1|register_file|dec|Ram0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N21
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:20:reg_i|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~4_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3]) # ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [0])))) # (!\decode_stage_1|shamt_execute [2] & 
// (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [0])))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~4 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux2|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~5_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux31~4_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [0])) # 
// (!\decode_stage_1|register_file|mux2|Mux31~4_combout  & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [0]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux31~4_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [0]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux31~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[0]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[0]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~51 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~51_combout  = (\decode_stage_1|register_file|dec|Ram0~45_combout  & (\mem_stage_1|rd_wb [0] & (\decode_stage_1|register_file|dec|Ram0~48_combout  & !\mem_stage_1|rd_wb [1])))

	.dataa(\decode_stage_1|register_file|dec|Ram0~45_combout ),
	.datab(\mem_stage_1|rd_wb [0]),
	.datac(\decode_stage_1|register_file|dec|Ram0~48_combout ),
	.datad(\mem_stage_1|rd_wb [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~51 .lut_mask = 16'h0080;
defparam \decode_stage_1|register_file|dec|Ram0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N23
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[0]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[0]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~46 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~46_combout  = (!\mem_stage_1|rd_wb [1] & (\decode_stage_1|register_file|dec|Ram0~41_combout  & (!\mem_stage_1|rd_wb [2] & \decode_stage_1|register_file|dec|Ram0~45_combout )))

	.dataa(\mem_stage_1|rd_wb [1]),
	.datab(\decode_stage_1|register_file|dec|Ram0~41_combout ),
	.datac(\mem_stage_1|rd_wb [2]),
	.datad(\decode_stage_1|register_file|dec|Ram0~45_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~46 .lut_mask = 16'h0400;
defparam \decode_stage_1|register_file|dec|Ram0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N29
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[0]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[0]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~50 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~50_combout  = (\decode_stage_1|register_file|dec|Ram0~41_combout  & (!\mem_stage_1|rd_wb [1] & (!\mem_stage_1|rd_wb [2] & \decode_stage_1|register_file|dec|Ram0~47_combout )))

	.dataa(\decode_stage_1|register_file|dec|Ram0~41_combout ),
	.datab(\mem_stage_1|rd_wb [1]),
	.datac(\mem_stage_1|rd_wb [2]),
	.datad(\decode_stage_1|register_file|dec|Ram0~47_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~50 .lut_mask = 16'h0200;
defparam \decode_stage_1|register_file|dec|Ram0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N23
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[0]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[0]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[0]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|dec|Ram0~49 (
// Equation(s):
// \decode_stage_1|register_file|dec|Ram0~49_combout  = (\decode_stage_1|register_file|dec|Ram0~48_combout  & (\decode_stage_1|register_file|dec|Ram0~47_combout  & (!\mem_stage_1|rd_wb [1] & \mem_stage_1|rd_wb [0])))

	.dataa(\decode_stage_1|register_file|dec|Ram0~48_combout ),
	.datab(\decode_stage_1|register_file|dec|Ram0~47_combout ),
	.datac(\mem_stage_1|rd_wb [1]),
	.datad(\mem_stage_1|rd_wb [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|dec|Ram0~49 .lut_mask = 16'h0800;
defparam \decode_stage_1|register_file|dec|Ram0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N25
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[0] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~2_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [0]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [0]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [0]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~2 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~3_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux31~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [0])) # 
// (!\decode_stage_1|register_file|mux2|Mux31~2_combout  & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [0]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux31~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [0]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [0]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux31~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~3 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux2|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~6_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1]) # ((\decode_stage_1|register_file|mux2|Mux31~3_combout )))) # (!\decode_stage_1|shamt_execute [0] & 
// (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux31~5_combout )))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux31~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux31~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~6 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux2|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~9_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux31~6_combout  & ((\decode_stage_1|register_file|mux2|Mux31~8_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux31~6_combout  & (\decode_stage_1|register_file|mux2|Mux31~1_combout )))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux31~6_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux31~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux31~8_combout ),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux31~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~9 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux31~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux31~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux31~16_combout  & (\decode_stage_1|register_file|mux2|Mux31~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux31~16_combout  & ((\decode_stage_1|register_file|mux2|Mux31~9_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux31~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux31~18_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux31~16_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux31~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux31~19 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux2|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[0]~1 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[0]~1_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (\execute_stage_1|forward_B_mux|out_mux[0]~0_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|forward_B_mux|out_mux[0]~0_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux31~19_combout )))))

	.dataa(\execute_stage_1|forward_B_mux|out_mux[0]~0_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux31~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[0]~1 .lut_mask = 16'hABA8;
defparam \execute_stage_1|forward_B_mux|out_mux[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|control_1|Mux0~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|control_1|Mux0~0_combout  = (\fetch_stage_1|instruction_decode [6]) # ((\fetch_stage_1|instruction_decode [4] & (\fetch_stage_1|instruction_decode [5] & !\fetch_stage_1|instruction_decode [2])) # 
// (!\fetch_stage_1|instruction_decode [4] & ((\fetch_stage_1|instruction_decode [2]))))

	.dataa(\fetch_stage_1|instruction_decode [5]),
	.datab(\fetch_stage_1|instruction_decode [4]),
	.datac(\fetch_stage_1|instruction_decode [2]),
	.datad(\fetch_stage_1|instruction_decode [6]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|control_1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|control_1|Mux0~0 .lut_mask = 16'hFF38;
defparam \RV32I_control_1|decode_stage_control_1|control_1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[10]~15 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[10]~15_combout  = (\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout  & ((\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~9_combout ) # 
// ((!\fetch_stage_1|instruction_decode [3] & !\RV32I_control_1|decode_stage_control_1|control_1|Mux0~0_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~9_combout ),
	.datab(\fetch_stage_1|instruction_decode [3]),
	.datac(\RV32I_control_1|decode_stage_control_1|control_1|Mux0~0_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[10]~15 .lut_mask = 16'hAB00;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N21
dffeas \RV32I_control_1|decode_stage_control_1|ALUSrc (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[10]~15_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|ALUSrc .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|ALUSrc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N14
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~11 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~11_combout  = (\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~5_combout  & (!\fetch_stage_1|instruction_decode [5] & (\fetch_stage_1|instruction_decode [2] & 
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~5_combout ),
	.datab(\fetch_stage_1|instruction_decode [5]),
	.datac(\fetch_stage_1|instruction_decode [2]),
	.datad(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~11 .lut_mask = 16'h2000;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N15
dffeas \RV32I_control_1|decode_stage_control_1|PCSel (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[9]~11_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|PCSel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSel .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|PCSel .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \decode_stage_1|Rs1_execute[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [16]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|Rs1_execute [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|Rs1_execute[1] .is_wysiwyg = "true";
defparam \decode_stage_1|Rs1_execute[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N0
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0_combout ) # 
// ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1_combout  & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout ))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout ),
	.datac(gnd),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3 .lut_mask = 16'hFF88;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N28
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~2 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~2_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  & (\execute_stage_1|rd_mem [1] $ (((\decode_stage_1|Rs1_execute [1] & 
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ))))) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  & (\decode_stage_1|Rs1_execute [1] & 
// (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout )))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ),
	.datad(\execute_stage_1|rd_mem [1]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~2 .lut_mask = 16'h6AC0;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N20
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~6 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~6_combout  = (\RV32I_control_1|decode_stage_control_1|opcode_execute [1] & (!\RV32I_control_1|decode_stage_control_1|opcode_execute [2] & 
// (\RV32I_control_1|decode_stage_control_1|opcode_execute [0] & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|opcode_execute [1]),
	.datab(\RV32I_control_1|decode_stage_control_1|opcode_execute [2]),
	.datac(\RV32I_control_1|decode_stage_control_1|opcode_execute [0]),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~6 .lut_mask = 16'h2000;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N12
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~5 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~5_combout  = (\execute_stage_1|rd_mem [4] & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~3_combout ) # 
// ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0_combout ) # (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~6_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~3_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~6_combout ),
	.datad(\execute_stage_1|rd_mem [4]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~5 .lut_mask = 16'hFE00;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y13_N25
dffeas \decode_stage_1|Rs1_execute[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [19]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|Rs1_execute [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|Rs1_execute[4] .is_wysiwyg = "true";
defparam \decode_stage_1|Rs1_execute[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N24
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int[4]~2 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int[4]~2_combout  = (\decode_stage_1|Rs1_execute [4] & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0_combout ) # 
// ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1_combout  & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~1_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0_combout ),
	.datac(\decode_stage_1|Rs1_execute [4]),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int[4]~2 .lut_mask = 16'hE0C0;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N1
dffeas \decode_stage_1|Rs1_execute[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [17]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|Rs1_execute [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|Rs1_execute[2] .is_wysiwyg = "true";
defparam \decode_stage_1|Rs1_execute[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N6
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~0 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~0_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  & (\execute_stage_1|rd_mem [2] $ 
// (((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout  & \decode_stage_1|Rs1_execute [2]))))) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  & 
// (((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout  & \decode_stage_1|Rs1_execute [2]))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ),
	.datab(\execute_stage_1|rd_mem [2]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~0 .lut_mask = 16'h7888;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \decode_stage_1|Rs1_execute[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [18]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|Rs1_execute [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|Rs1_execute[3] .is_wysiwyg = "true";
defparam \decode_stage_1|Rs1_execute[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~1 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~1_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout  & (\decode_stage_1|Rs1_execute [3] $ (((\execute_stage_1|rd_mem [3] & 
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ))))) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout  & (((\execute_stage_1|rd_mem [3] & 
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\execute_stage_1|rd_mem [3]),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~1 .lut_mask = 16'h7888;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~12 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~12_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~0_combout  & (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~1_combout  & 
// (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~5_combout  $ (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int[4]~2_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~5_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int[4]~2_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~0_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~1_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~12_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~12 .lut_mask = 16'h0009;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \decode_stage_1|Rs1_execute[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|instruction_decode [15]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|Rs1_execute [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|Rs1_execute[0] .is_wysiwyg = "true";
defparam \decode_stage_1|Rs1_execute[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N22
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~3 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~3_combout  = (\execute_stage_1|rd_mem [0] & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  $ (((\decode_stage_1|Rs1_execute [0] & 
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ))))) # (!\execute_stage_1|rd_mem [0] & (\decode_stage_1|Rs1_execute [0] & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout )))

	.dataa(\execute_stage_1|rd_mem [0]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~3 .lut_mask = 16'h6AC0;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[4]~0 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[4]~0_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~1_combout  & !\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~1_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~3_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[4]~0 .lut_mask = 16'h00F0;
defparam \execute_stage_1|mux_PC|out_mux[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[4]~1 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[4]~1_combout  = (\RV32I_control_1|decode_stage_control_1|PCSel~q ) # ((!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~2_combout  & 
// (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~12_combout  & \execute_stage_1|mux_PC|out_mux[4]~0_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|PCSel~q ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~2_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~12_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[4]~1 .lut_mask = 16'hBAAA;
defparam \execute_stage_1|mux_PC|out_mux[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \decode_stage_1|pc_execute[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [0]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[0] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~1_combout  = (\decode_stage_1|Rs1_execute [4]) # ((\decode_stage_1|Rs1_execute [3] & \decode_stage_1|Rs1_execute [2]))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(gnd),
	.datad(\decode_stage_1|Rs1_execute [4]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~1 .lut_mask = 16'hFF88;
defparam \decode_stage_1|register_file|mux1|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~17_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q 
// [0]))) # (!\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [0]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [0]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~17 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux31~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [0]))) # 
// (!\decode_stage_1|register_file|mux1|Mux31~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [0])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux31~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [0]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|mux1|Mux31~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~0_combout  = (!\decode_stage_1|Rs1_execute [4] & \decode_stage_1|Rs1_execute [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\decode_stage_1|Rs1_execute [4]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~0 .lut_mask = 16'h0F00;
defparam \decode_stage_1|register_file|mux1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~10_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [0]) # (\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [0] & ((!\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [0]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [0]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~10 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux1|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~11_combout  = (\decode_stage_1|register_file|mux1|Mux31~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [0]) # ((!\decode_stage_1|Rs1_execute [0])))) # 
// (!\decode_stage_1|register_file|mux1|Mux31~10_combout  & (((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [0] & \decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [0]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux31~10_combout ),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~11 .lut_mask = 16'hACF0;
defparam \decode_stage_1|register_file|mux1|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~2_combout  = (!\decode_stage_1|Rs1_execute [2] & \decode_stage_1|Rs1_execute [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~2 .lut_mask = 16'h0F00;
defparam \decode_stage_1|register_file|mux1|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~3_combout  = (\decode_stage_1|Rs1_execute [2]) # ((!\decode_stage_1|Rs1_execute [1] & \decode_stage_1|Rs1_execute [0]))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(gnd),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~3 .lut_mask = 16'hFF44;
defparam \decode_stage_1|register_file|mux1|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~4_combout  = (\decode_stage_1|Rs1_execute [2]) # ((\decode_stage_1|Rs1_execute [0] & \decode_stage_1|Rs1_execute [1]))

	.dataa(gnd),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~4 .lut_mask = 16'hFFC0;
defparam \decode_stage_1|register_file|mux1|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~12_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [0]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [0] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [0]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [0]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~12 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~13_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux31~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [0]))) # 
// (!\decode_stage_1|register_file|mux1|Mux31~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [0])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux31~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|mux1|Mux31~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux31~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [0])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|mux1|Mux31~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux31~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [0])) # 
// (!\decode_stage_1|register_file|mux1|Mux31~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [0]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux31~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [0]),
	.datab(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|mux1|Mux31~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~15 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux17~0_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~0_combout  & (\decode_stage_1|register_file|mux1|Mux31~11_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux31~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux31~11_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux31~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~16 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux1|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~0_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [0]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [0] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [0]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [0]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~0 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~1_combout  = (\decode_stage_1|register_file|mux1|Mux31~0_combout  & (((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [0]) # (!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux31~0_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [0] & ((\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [0]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux31~0_combout ),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~1 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux1|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~7_combout  = (\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|Rs1_execute [2])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [0]))) 
// # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [0]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~7 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux31~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [0]))) # 
// (!\decode_stage_1|register_file|mux1|Mux31~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [0])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux31~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [0]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|mux1|Mux31~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~8 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~4_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3]) # ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [0])))) # (!\decode_stage_1|Rs1_execute [2] & (!\decode_stage_1|Rs1_execute 
// [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [0])))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~4 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux1|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux31~4_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [0]))) # 
// (!\decode_stage_1|register_file|mux1|Mux31~4_combout  & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q [0])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux31~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [0]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|mux1|Mux31~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~5 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [0]))) # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [0]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [0]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~2 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux31~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [0])) # (!\decode_stage_1|register_file|mux1|Mux31~2_combout 
//  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [0]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux31~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [0]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [0]),
	.datad(\decode_stage_1|register_file|mux1|Mux31~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~3 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~6_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1]) # ((\decode_stage_1|register_file|mux1|Mux31~3_combout )))) # (!\decode_stage_1|Rs1_execute [0] & (!\decode_stage_1|Rs1_execute [1] 
// & (\decode_stage_1|register_file|mux1|Mux31~5_combout )))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux31~5_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux31~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~6 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux1|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux31~6_combout  & ((\decode_stage_1|register_file|mux1|Mux31~8_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux31~6_combout  & (\decode_stage_1|register_file|mux1|Mux31~1_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux31~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|mux1|Mux31~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux31~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux31~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~9 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux31~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux31~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux31~16_combout  & (\decode_stage_1|register_file|mux1|Mux31~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux31~16_combout  & ((\decode_stage_1|register_file|mux1|Mux31~9_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux31~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux31~18_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux31~16_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux31~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux31~19 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux1|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~13 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~13_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~1_combout  & (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~2_combout 
//  & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~12_combout  & !\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~3_combout )))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~1_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~2_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~12_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal3~3_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~13_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~13 .lut_mask = 16'h0020;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N30
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~0 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~0_combout  = (\mem_stage_1|rd_wb [0] & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  $ (((\decode_stage_1|Rs1_execute [0] & 
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ))))) # (!\mem_stage_1|rd_wb [0] & (\decode_stage_1|Rs1_execute [0] & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ))))

	.dataa(\mem_stage_1|rd_wb [0]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~0 .lut_mask = 16'h6CA0;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N26
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~1 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~1_combout  = (\decode_stage_1|Rs1_execute [1] & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout  $ (((\mem_stage_1|rd_wb [1] & 
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ))))) # (!\decode_stage_1|Rs1_execute [1] & (\mem_stage_1|rd_wb [1] & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\mem_stage_1|rd_wb [1]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~1 .lut_mask = 16'h6CA0;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N16
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~2 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~2_combout  = (\mem_stage_1|rd_wb [2] & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  $ (((\decode_stage_1|Rs1_execute [2] & 
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ))))) # (!\mem_stage_1|rd_wb [2] & (\decode_stage_1|Rs1_execute [2] & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout )))

	.dataa(\mem_stage_1|rd_wb [2]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~2 .lut_mask = 16'h6AC0;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_wb_int[4]~2 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_wb_int[4]~2_combout  = (\mem_stage_1|rd_wb [4] & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~6_combout ) # 
// ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~3_combout ) # (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~6_combout ),
	.datab(\mem_stage_1|rd_wb [4]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~3_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal11~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_wb_int[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_wb_int[4]~2 .lut_mask = 16'hCCC8;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_wb_int[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y13_N14
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~3 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~3_combout  = (\mem_stage_1|rd_wb [3] & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout  $ (((\decode_stage_1|Rs1_execute [3] & 
// \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ))))) # (!\mem_stage_1|rd_wb [3] & (\decode_stage_1|Rs1_execute [3] & (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout )))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int~3_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_mem_int[4]~4_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~3 .lut_mask = 16'h6AC0;
defparam \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[4]~2 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[4]~2_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~2_combout ) # ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~3_combout ) # 
// (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int[4]~2_combout  $ (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_wb_int[4]~2_combout )))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~2_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rs1_execute_int[4]~2_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Rd_wb_int[4]~2_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~3_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[4]~2 .lut_mask = 16'hFFBE;
defparam \execute_stage_1|mux_PC|out_mux[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[4]~3 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[4]~3_combout  = ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~0_combout ) # ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~1_combout ) # 
// (\execute_stage_1|mux_PC|out_mux[4]~2_combout ))) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~11_combout )

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~11_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~0_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|Equal1~1_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[4]~3 .lut_mask = 16'hFFFD;
defparam \execute_stage_1|mux_PC|out_mux[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[4]~4 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[4]~4_combout  = (!\RV32I_control_1|decode_stage_control_1|PCSel~q  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~13_combout ) # (\execute_stage_1|mux_PC|out_mux[4]~3_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|PCSel~q ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~13_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~3_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[4]~4 .lut_mask = 16'h5544;
defparam \execute_stage_1|mux_PC|out_mux[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[0]~7 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[0]~7_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux31~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux31~19_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[0]~7 .lut_mask = 16'hFA44;
defparam \execute_stage_1|mux_PC|out_mux[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[0]~8 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[0]~8_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[0]~7_combout  & (\execute_stage_1|alu_result_mem [0])) # (!\execute_stage_1|mux_PC|out_mux[0]~7_combout  & 
// ((\decode_stage_1|pc_execute [0]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[0]~7_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\execute_stage_1|alu_result_mem [0]),
	.datac(\decode_stage_1|pc_execute [0]),
	.datad(\execute_stage_1|mux_PC|out_mux[0]~7_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[0]~8 .lut_mask = 16'hDDA0;
defparam \execute_stage_1|mux_PC|out_mux[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~22 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~22_combout  = \execute_stage_1|mux_PC|out_mux[0]~8_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [0])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q 
//  & ((\execute_stage_1|forward_B_mux|out_mux[0]~1_combout )))))

	.dataa(\decode_stage_1|immediate_execute [0]),
	.datab(\execute_stage_1|forward_B_mux|out_mux[0]~1_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|mux_PC|out_mux[0]~8_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~22 .lut_mask = 16'h53AC;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~1 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~1_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [0])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[0]~1_combout )))))

	.dataa(\decode_stage_1|immediate_execute [0]),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[0]~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~1 .lut_mask = 16'h636C;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N30
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1_combout  = \RV32I_control_1|decode_stage_control_1|ALUOp_execute [0] $ (\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0]),
	.datad(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1 .lut_mask = 16'h0FF0;
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N14
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout  = (!\RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~0_combout  & (\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1] & 
// !\RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~1_combout ))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~0_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1]),
	.datac(gnd),
	.datad(\RV32I_control_1|execute_stage_control_1|alu_control_1|ALUCtrl~1_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2 .lut_mask = 16'h0044;
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[0]~1 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[0]~1_cout  = CARRY((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1_combout  & !\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout ))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[0]~1_cout ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[0]~1 .lut_mask = 16'h0022;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~2 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~2_combout  = (\execute_stage_1|mux_PC|out_mux[0]~8_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~1_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[0]~1_cout )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~1_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[0]~1_cout  & VCC)))) # 
// (!\execute_stage_1|mux_PC|out_mux[0]~8_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~1_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[0]~1_cout ) # (GND))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~1_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[0]~1_cout ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~3  = CARRY((\execute_stage_1|mux_PC|out_mux[0]~8_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~1_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[0]~1_cout )) # (!\execute_stage_1|mux_PC|out_mux[0]~8_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~1_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[0]~1_cout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[0]~8_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[0]~1_cout ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~2_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~3 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~2 .lut_mask = 16'h694D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N28
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~0 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~0_combout  = (\decode_stage_1|alu_ctrl_execute [0] $ (((\decode_stage_1|alu_ctrl_execute [1]) # (\decode_stage_1|alu_ctrl_execute [3])))) # (!\decode_stage_1|alu_ctrl_execute [2])

	.dataa(\decode_stage_1|alu_ctrl_execute [1]),
	.datab(\decode_stage_1|alu_ctrl_execute [0]),
	.datac(\decode_stage_1|alu_ctrl_execute [2]),
	.datad(\decode_stage_1|alu_ctrl_execute [3]),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~0 .lut_mask = 16'h3F6F;
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N6
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1 (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout  = (\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0]) # ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~0_combout ) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1]))

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1]),
	.datad(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1 .lut_mask = 16'hFFCF;
defparam \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N26
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~23 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~23_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~2_combout  & 
// \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout )))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~22_combout  & 
// ((!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~22_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~2_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~23 .lut_mask = 16'hA044;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[3]~39 (
// Equation(s):
// \execute_stage_1|alu_result_mem[3]~39_combout  = (\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1] & (!\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0] & (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout  & 
// \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout ))) # (!\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1] & (((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout )) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0])))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0]),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[3]~39 .lut_mask = 16'h7511;
defparam \execute_stage_1|alu_result_mem[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~24 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~24_combout  = (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout  & ((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [0])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[0]~1_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datab(\decode_stage_1|immediate_execute [0]),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[0]~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~24 .lut_mask = 16'h0D08;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~25 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~25_combout  = (\execute_stage_1|mux_PC|out_mux[0]~8_combout  & ((\RV32I_control_1|decode_stage_control_1|AbsSel~q ) # ((\execute_stage_1|alu_result_mem[3]~39_combout  & 
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~24_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[3]~39_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~24_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[0]~8_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~25 .lut_mask = 16'hEC00;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_reg_bit [0] $ (VCC)
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT  = CARRY(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ),
	.cout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_reg_bit[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ),
	.combout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe6~feeder (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe6~feeder_combout  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe6~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe6~feeder .lut_mask = 16'hFF00;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe6~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N5
dffeas \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe6 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe6~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe6 .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [0] $ (VCC)
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1  = CARRY(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [0])

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout ),
	.cout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0 .lut_mask = 16'h55AA;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout  = (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [1] & 
// ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ) # (GND)))
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3  = CARRY((!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ) # 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~1 ),
	.combout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout ),
	.cout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 ));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2 .lut_mask = 16'h3C3F;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout  & 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout  & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~2_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h008C;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N29
dffeas \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout  = !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[1]~3 ),
	.combout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout  & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [0]) # 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [1]))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[2]~4_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.datac(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|add_sub8_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h5100;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[0]~feeder (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[0]~feeder_combout  = \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[0]~feeder .lut_mask = 16'hFF00;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~0_combout  = !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 16'h00FF;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N19
dffeas \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 16'h00FF;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[2]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[2]~feeder_combout  = \fetch_stage_1|PC|Q [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [2]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[2]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N3
dffeas \fetch_stage_1|pc_decode[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[2] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux27~2 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux27~2_combout  = (\fetch_stage_1|instruction_decode [2]) # (!\fetch_stage_1|instruction_decode [5])

	.dataa(\fetch_stage_1|instruction_decode [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|instruction_decode [2]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux27~2 .lut_mask = 16'hFF55;
defparam \decode_stage_1|immediate_generator_1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N12
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux27~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux27~0_combout  = (\fetch_stage_1|instruction_decode [2] & ((!\fetch_stage_1|instruction_decode [3]) # (!\fetch_stage_1|instruction_decode [6]))) # (!\fetch_stage_1|instruction_decode [2] & 
// ((\fetch_stage_1|instruction_decode [3])))

	.dataa(gnd),
	.datab(\fetch_stage_1|instruction_decode [2]),
	.datac(\fetch_stage_1|instruction_decode [6]),
	.datad(\fetch_stage_1|instruction_decode [3]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux27~0 .lut_mask = 16'h3FCC;
defparam \decode_stage_1|immediate_generator_1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N26
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux27~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux27~1_combout  = (!\decode_stage_1|immediate_generator_1|Mux27~0_combout  & ((\fetch_stage_1|instruction_decode [5] & (!\fetch_stage_1|instruction_decode [4])) # (!\fetch_stage_1|instruction_decode [5] & 
// ((!\fetch_stage_1|instruction_decode [6])))))

	.dataa(\fetch_stage_1|instruction_decode [4]),
	.datab(\fetch_stage_1|instruction_decode [5]),
	.datac(\fetch_stage_1|instruction_decode [6]),
	.datad(\decode_stage_1|immediate_generator_1|Mux27~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux27~1 .lut_mask = 16'h0047;
defparam \decode_stage_1|immediate_generator_1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux29~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux29~0_combout  = (\decode_stage_1|immediate_generator_1|Mux27~1_combout  & ((\decode_stage_1|immediate_generator_1|Mux27~2_combout  & (\fetch_stage_1|instruction_decode [22])) # 
// (!\decode_stage_1|immediate_generator_1|Mux27~2_combout  & ((\fetch_stage_1|instruction_decode [9])))))

	.dataa(\fetch_stage_1|instruction_decode [22]),
	.datab(\decode_stage_1|immediate_generator_1|Mux27~2_combout ),
	.datac(\decode_stage_1|immediate_generator_1|Mux27~1_combout ),
	.datad(\fetch_stage_1|instruction_decode [9]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux29~0 .lut_mask = 16'hB080;
defparam \decode_stage_1|immediate_generator_1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux30~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux30~0_combout  = (\decode_stage_1|immediate_generator_1|Mux27~1_combout  & ((\decode_stage_1|immediate_generator_1|Mux27~2_combout  & ((\fetch_stage_1|instruction_decode [21]))) # 
// (!\decode_stage_1|immediate_generator_1|Mux27~2_combout  & (\fetch_stage_1|instruction_decode [8]))))

	.dataa(\decode_stage_1|immediate_generator_1|Mux27~1_combout ),
	.datab(\decode_stage_1|immediate_generator_1|Mux27~2_combout ),
	.datac(\fetch_stage_1|instruction_decode [8]),
	.datad(\fetch_stage_1|instruction_decode [21]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux30~0 .lut_mask = 16'hA820;
defparam \decode_stage_1|immediate_generator_1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[1]~34 (
// Equation(s):
// \decode_stage_1|target_address_fetch[1]~34_combout  = (\fetch_stage_1|pc_decode [1] & ((\decode_stage_1|immediate_generator_1|Mux30~0_combout  & (\decode_stage_1|target_address_fetch[0]~33  & VCC)) # (!\decode_stage_1|immediate_generator_1|Mux30~0_combout 
//  & (!\decode_stage_1|target_address_fetch[0]~33 )))) # (!\fetch_stage_1|pc_decode [1] & ((\decode_stage_1|immediate_generator_1|Mux30~0_combout  & (!\decode_stage_1|target_address_fetch[0]~33 )) # (!\decode_stage_1|immediate_generator_1|Mux30~0_combout  & 
// ((\decode_stage_1|target_address_fetch[0]~33 ) # (GND)))))
// \decode_stage_1|target_address_fetch[1]~35  = CARRY((\fetch_stage_1|pc_decode [1] & (!\decode_stage_1|immediate_generator_1|Mux30~0_combout  & !\decode_stage_1|target_address_fetch[0]~33 )) # (!\fetch_stage_1|pc_decode [1] & 
// ((!\decode_stage_1|target_address_fetch[0]~33 ) # (!\decode_stage_1|immediate_generator_1|Mux30~0_combout ))))

	.dataa(\fetch_stage_1|pc_decode [1]),
	.datab(\decode_stage_1|immediate_generator_1|Mux30~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[0]~33 ),
	.combout(\decode_stage_1|target_address_fetch[1]~34_combout ),
	.cout(\decode_stage_1|target_address_fetch[1]~35 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[1]~34 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \decode_stage_1|target_address_fetch[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[1]~34_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[1] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N31
dffeas \fetch_stage_1|PC|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|target_address_fetch [1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fetch_stage_1|PC|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[1] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N29
dffeas \fetch_stage_1|pc_decode[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|PC|Q [1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[1] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[2]~36 (
// Equation(s):
// \decode_stage_1|target_address_fetch[2]~36_combout  = ((\fetch_stage_1|pc_decode [2] $ (\decode_stage_1|immediate_generator_1|Mux29~0_combout  $ (!\decode_stage_1|target_address_fetch[1]~35 )))) # (GND)
// \decode_stage_1|target_address_fetch[2]~37  = CARRY((\fetch_stage_1|pc_decode [2] & ((\decode_stage_1|immediate_generator_1|Mux29~0_combout ) # (!\decode_stage_1|target_address_fetch[1]~35 ))) # (!\fetch_stage_1|pc_decode [2] & 
// (\decode_stage_1|immediate_generator_1|Mux29~0_combout  & !\decode_stage_1|target_address_fetch[1]~35 )))

	.dataa(\fetch_stage_1|pc_decode [2]),
	.datab(\decode_stage_1|immediate_generator_1|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[1]~35 ),
	.combout(\decode_stage_1|target_address_fetch[2]~36_combout ),
	.cout(\decode_stage_1|target_address_fetch[2]~37 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[2]~36 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \decode_stage_1|target_address_fetch[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[2]~36_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[2] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[2]~0 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[2]~0_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & ((\decode_stage_1|target_address_fetch [2]))) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// (\fetch_stage_1|pcinput_in_mux_0[2]~0_combout ))

	.dataa(gnd),
	.datab(\fetch_stage_1|pcinput_in_mux_0[2]~0_combout ),
	.datac(\decode_stage_1|target_address_fetch [2]),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[2]~0 .lut_mask = 16'hF0CC;
defparam \fetch_stage_1|pcinputmux|out_mux[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N21
dffeas \fetch_stage_1|PC|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[2]~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[2] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[2]~0 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[2]~0_combout  = \fetch_stage_1|PC|Q [2] $ (VCC)
// \fetch_stage_1|pcinput_in_mux_0[2]~1  = CARRY(\fetch_stage_1|PC|Q [2])

	.dataa(\fetch_stage_1|PC|Q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinput_in_mux_0[2]~0_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[2]~1 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[2]~0 .lut_mask = 16'h55AA;
defparam \fetch_stage_1|pcinput_in_mux_0[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N3
dffeas \fetch_stage_1|next_pc_decode[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[2]~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[2] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux28~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux28~0_combout  = (\decode_stage_1|immediate_generator_1|Mux27~1_combout  & ((\decode_stage_1|immediate_generator_1|Mux27~2_combout  & (\fetch_stage_1|instruction_decode [23])) # 
// (!\decode_stage_1|immediate_generator_1|Mux27~2_combout  & ((\fetch_stage_1|instruction_decode [10])))))

	.dataa(\decode_stage_1|immediate_generator_1|Mux27~1_combout ),
	.datab(\decode_stage_1|immediate_generator_1|Mux27~2_combout ),
	.datac(\fetch_stage_1|instruction_decode [23]),
	.datad(\fetch_stage_1|instruction_decode [10]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux28~0 .lut_mask = 16'hA280;
defparam \decode_stage_1|immediate_generator_1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[3]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[3]~feeder_combout  = \fetch_stage_1|PC|Q [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [3]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[3]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N21
dffeas \fetch_stage_1|pc_decode[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[3] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[3]~38 (
// Equation(s):
// \decode_stage_1|target_address_fetch[3]~38_combout  = (\decode_stage_1|immediate_generator_1|Mux28~0_combout  & ((\fetch_stage_1|pc_decode [3] & (\decode_stage_1|target_address_fetch[2]~37  & VCC)) # (!\fetch_stage_1|pc_decode [3] & 
// (!\decode_stage_1|target_address_fetch[2]~37 )))) # (!\decode_stage_1|immediate_generator_1|Mux28~0_combout  & ((\fetch_stage_1|pc_decode [3] & (!\decode_stage_1|target_address_fetch[2]~37 )) # (!\fetch_stage_1|pc_decode [3] & 
// ((\decode_stage_1|target_address_fetch[2]~37 ) # (GND)))))
// \decode_stage_1|target_address_fetch[3]~39  = CARRY((\decode_stage_1|immediate_generator_1|Mux28~0_combout  & (!\fetch_stage_1|pc_decode [3] & !\decode_stage_1|target_address_fetch[2]~37 )) # (!\decode_stage_1|immediate_generator_1|Mux28~0_combout  & 
// ((!\decode_stage_1|target_address_fetch[2]~37 ) # (!\fetch_stage_1|pc_decode [3]))))

	.dataa(\decode_stage_1|immediate_generator_1|Mux28~0_combout ),
	.datab(\fetch_stage_1|pc_decode [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[2]~37 ),
	.combout(\decode_stage_1|target_address_fetch[3]~38_combout ),
	.cout(\decode_stage_1|target_address_fetch[3]~39 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[3]~38 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \decode_stage_1|target_address_fetch[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[3]~38_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[3] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[3]~1 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[3]~1_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [3])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[3]~2_combout )))

	.dataa(\decode_stage_1|target_address_fetch [3]),
	.datab(\fetch_stage_1|pcinput_in_mux_0[3]~2_combout ),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[3]~1 .lut_mask = 16'hAACC;
defparam \fetch_stage_1|pcinputmux|out_mux[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \fetch_stage_1|PC|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[3]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[3] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N4
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[3]~2 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[3]~2_combout  = (\fetch_stage_1|PC|Q [3] & (!\fetch_stage_1|pcinput_in_mux_0[2]~1 )) # (!\fetch_stage_1|PC|Q [3] & ((\fetch_stage_1|pcinput_in_mux_0[2]~1 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[3]~3  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[2]~1 ) # (!\fetch_stage_1|PC|Q [3]))

	.dataa(\fetch_stage_1|PC|Q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[2]~1 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[3]~2_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[3]~3 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[3]~2 .lut_mask = 16'h5A5F;
defparam \fetch_stage_1|pcinput_in_mux_0[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \fetch_stage_1|next_pc_decode[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[3]~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[3] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux27~3 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux27~3_combout  = (\decode_stage_1|immediate_generator_1|Mux27~1_combout  & ((\decode_stage_1|immediate_generator_1|Mux27~2_combout  & ((\fetch_stage_1|instruction_decode [24]))) # 
// (!\decode_stage_1|immediate_generator_1|Mux27~2_combout  & (\fetch_stage_1|instruction_decode [11]))))

	.dataa(\fetch_stage_1|instruction_decode [11]),
	.datab(\decode_stage_1|immediate_generator_1|Mux27~2_combout ),
	.datac(\decode_stage_1|immediate_generator_1|Mux27~1_combout ),
	.datad(\fetch_stage_1|instruction_decode [24]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux27~3 .lut_mask = 16'hE020;
defparam \decode_stage_1|immediate_generator_1|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N21
dffeas \fetch_stage_1|pc_decode[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|PC|Q [4]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[4] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N8
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[4]~40 (
// Equation(s):
// \decode_stage_1|target_address_fetch[4]~40_combout  = ((\decode_stage_1|immediate_generator_1|Mux27~3_combout  $ (\fetch_stage_1|pc_decode [4] $ (!\decode_stage_1|target_address_fetch[3]~39 )))) # (GND)
// \decode_stage_1|target_address_fetch[4]~41  = CARRY((\decode_stage_1|immediate_generator_1|Mux27~3_combout  & ((\fetch_stage_1|pc_decode [4]) # (!\decode_stage_1|target_address_fetch[3]~39 ))) # (!\decode_stage_1|immediate_generator_1|Mux27~3_combout  & 
// (\fetch_stage_1|pc_decode [4] & !\decode_stage_1|target_address_fetch[3]~39 )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux27~3_combout ),
	.datab(\fetch_stage_1|pc_decode [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[3]~39 ),
	.combout(\decode_stage_1|target_address_fetch[4]~40_combout ),
	.cout(\decode_stage_1|target_address_fetch[4]~41 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[4]~40 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \decode_stage_1|target_address_fetch[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[4]~40_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[4] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[4]~2 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[4]~2_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [4])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[4]~4_combout )))

	.dataa(\decode_stage_1|target_address_fetch [4]),
	.datab(\fetch_stage_1|pcinput_in_mux_0[4]~4_combout ),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[4]~2 .lut_mask = 16'hAACC;
defparam \fetch_stage_1|pcinputmux|out_mux[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \fetch_stage_1|PC|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[4]~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[4] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N6
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[4]~4 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[4]~4_combout  = (\fetch_stage_1|PC|Q [4] & (\fetch_stage_1|pcinput_in_mux_0[3]~3  $ (GND))) # (!\fetch_stage_1|PC|Q [4] & (!\fetch_stage_1|pcinput_in_mux_0[3]~3  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[4]~5  = CARRY((\fetch_stage_1|PC|Q [4] & !\fetch_stage_1|pcinput_in_mux_0[3]~3 ))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[3]~3 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[4]~4_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[4]~5 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[4]~4 .lut_mask = 16'hC30C;
defparam \fetch_stage_1|pcinput_in_mux_0[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N7
dffeas \fetch_stage_1|next_pc_decode[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[4]~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[4] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N18
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux21~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux21~0_combout  = (\fetch_stage_1|instruction_decode [6] & ((\fetch_stage_1|instruction_decode [2] $ (\fetch_stage_1|instruction_decode [3])) # (!\fetch_stage_1|instruction_decode [5]))) # 
// (!\fetch_stage_1|instruction_decode [6] & ((\fetch_stage_1|instruction_decode [2]) # ((\fetch_stage_1|instruction_decode [3]))))

	.dataa(\fetch_stage_1|instruction_decode [2]),
	.datab(\fetch_stage_1|instruction_decode [3]),
	.datac(\fetch_stage_1|instruction_decode [6]),
	.datad(\fetch_stage_1|instruction_decode [5]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux21~0 .lut_mask = 16'h6EFE;
defparam \decode_stage_1|immediate_generator_1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cyclone10lp_io_ibuf \instruction_fetch[25]~input (
	.i(instruction_fetch[25]),
	.ibar(gnd),
	.o(\instruction_fetch[25]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[25]~input .bus_hold = "false";
defparam \instruction_fetch[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y8_N1
dffeas \fetch_stage_1|instruction_decode[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[25]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[25] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N0
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux26~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux26~0_combout  = (!\decode_stage_1|immediate_generator_1|Mux21~0_combout  & (\fetch_stage_1|instruction_decode [25] & ((!\fetch_stage_1|instruction_decode [5]) # (!\fetch_stage_1|instruction_decode [4]))))

	.dataa(\fetch_stage_1|instruction_decode [4]),
	.datab(\decode_stage_1|immediate_generator_1|Mux21~0_combout ),
	.datac(\fetch_stage_1|instruction_decode [25]),
	.datad(\fetch_stage_1|instruction_decode [5]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux26~0 .lut_mask = 16'h1030;
defparam \decode_stage_1|immediate_generator_1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[5]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[5]~feeder_combout  = \fetch_stage_1|PC|Q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [5]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[5]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \fetch_stage_1|pc_decode[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[5] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[5]~42 (
// Equation(s):
// \decode_stage_1|target_address_fetch[5]~42_combout  = (\decode_stage_1|immediate_generator_1|Mux26~0_combout  & ((\fetch_stage_1|pc_decode [5] & (\decode_stage_1|target_address_fetch[4]~41  & VCC)) # (!\fetch_stage_1|pc_decode [5] & 
// (!\decode_stage_1|target_address_fetch[4]~41 )))) # (!\decode_stage_1|immediate_generator_1|Mux26~0_combout  & ((\fetch_stage_1|pc_decode [5] & (!\decode_stage_1|target_address_fetch[4]~41 )) # (!\fetch_stage_1|pc_decode [5] & 
// ((\decode_stage_1|target_address_fetch[4]~41 ) # (GND)))))
// \decode_stage_1|target_address_fetch[5]~43  = CARRY((\decode_stage_1|immediate_generator_1|Mux26~0_combout  & (!\fetch_stage_1|pc_decode [5] & !\decode_stage_1|target_address_fetch[4]~41 )) # (!\decode_stage_1|immediate_generator_1|Mux26~0_combout  & 
// ((!\decode_stage_1|target_address_fetch[4]~41 ) # (!\fetch_stage_1|pc_decode [5]))))

	.dataa(\decode_stage_1|immediate_generator_1|Mux26~0_combout ),
	.datab(\fetch_stage_1|pc_decode [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[4]~41 ),
	.combout(\decode_stage_1|target_address_fetch[5]~42_combout ),
	.cout(\decode_stage_1|target_address_fetch[5]~43 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[5]~42 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \decode_stage_1|target_address_fetch[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[5]~42_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[5] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[5]~3 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[5]~3_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [5])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[5]~6_combout )))

	.dataa(\decode_stage_1|target_address_fetch [5]),
	.datab(gnd),
	.datac(\fetch_stage_1|pcinput_in_mux_0[5]~6_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[5]~3 .lut_mask = 16'hAAF0;
defparam \fetch_stage_1|pcinputmux|out_mux[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \fetch_stage_1|PC|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[5]~3_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[5] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[5]~6 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[5]~6_combout  = (\fetch_stage_1|PC|Q [5] & (!\fetch_stage_1|pcinput_in_mux_0[4]~5 )) # (!\fetch_stage_1|PC|Q [5] & ((\fetch_stage_1|pcinput_in_mux_0[4]~5 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[5]~7  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[4]~5 ) # (!\fetch_stage_1|PC|Q [5]))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[4]~5 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[5]~6_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[5]~7 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[5]~6 .lut_mask = 16'h3C3F;
defparam \fetch_stage_1|pcinput_in_mux_0[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N9
dffeas \fetch_stage_1|next_pc_decode[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[5]~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[5] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N11
dffeas \fetch_stage_1|pc_decode[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|PC|Q [6]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[6] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cyclone10lp_io_ibuf \instruction_fetch[26]~input (
	.i(instruction_fetch[26]),
	.ibar(gnd),
	.o(\instruction_fetch[26]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[26]~input .bus_hold = "false";
defparam \instruction_fetch[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y12_N31
dffeas \fetch_stage_1|instruction_decode[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[26]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[26] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux25~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux25~0_combout  = (\fetch_stage_1|instruction_decode [26] & (!\decode_stage_1|immediate_generator_1|Mux21~0_combout  & ((!\fetch_stage_1|instruction_decode [5]) # (!\fetch_stage_1|instruction_decode [4]))))

	.dataa(\fetch_stage_1|instruction_decode [26]),
	.datab(\fetch_stage_1|instruction_decode [4]),
	.datac(\decode_stage_1|immediate_generator_1|Mux21~0_combout ),
	.datad(\fetch_stage_1|instruction_decode [5]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux25~0 .lut_mask = 16'h020A;
defparam \decode_stage_1|immediate_generator_1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N12
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[6]~44 (
// Equation(s):
// \decode_stage_1|target_address_fetch[6]~44_combout  = ((\fetch_stage_1|pc_decode [6] $ (\decode_stage_1|immediate_generator_1|Mux25~0_combout  $ (!\decode_stage_1|target_address_fetch[5]~43 )))) # (GND)
// \decode_stage_1|target_address_fetch[6]~45  = CARRY((\fetch_stage_1|pc_decode [6] & ((\decode_stage_1|immediate_generator_1|Mux25~0_combout ) # (!\decode_stage_1|target_address_fetch[5]~43 ))) # (!\fetch_stage_1|pc_decode [6] & 
// (\decode_stage_1|immediate_generator_1|Mux25~0_combout  & !\decode_stage_1|target_address_fetch[5]~43 )))

	.dataa(\fetch_stage_1|pc_decode [6]),
	.datab(\decode_stage_1|immediate_generator_1|Mux25~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[5]~43 ),
	.combout(\decode_stage_1|target_address_fetch[6]~44_combout ),
	.cout(\decode_stage_1|target_address_fetch[6]~45 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[6]~44 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \decode_stage_1|target_address_fetch[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[6]~44_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[6] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[6]~4 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[6]~4_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [6])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[6]~8_combout )))

	.dataa(\decode_stage_1|target_address_fetch [6]),
	.datab(gnd),
	.datac(\fetch_stage_1|pcinput_in_mux_0[6]~8_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[6]~4 .lut_mask = 16'hAAF0;
defparam \fetch_stage_1|pcinputmux|out_mux[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \fetch_stage_1|PC|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[6]~4_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[6] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[6]~8 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[6]~8_combout  = (\fetch_stage_1|PC|Q [6] & (\fetch_stage_1|pcinput_in_mux_0[5]~7  $ (GND))) # (!\fetch_stage_1|PC|Q [6] & (!\fetch_stage_1|pcinput_in_mux_0[5]~7  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[6]~9  = CARRY((\fetch_stage_1|PC|Q [6] & !\fetch_stage_1|pcinput_in_mux_0[5]~7 ))

	.dataa(\fetch_stage_1|PC|Q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[5]~7 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[6]~8_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[6]~9 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[6]~8 .lut_mask = 16'hA50A;
defparam \fetch_stage_1|pcinput_in_mux_0[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \fetch_stage_1|next_pc_decode[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[6]~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[6] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \fetch_stage_1|pc_decode[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|PC|Q [7]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[7] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cyclone10lp_io_ibuf \instruction_fetch[27]~input (
	.i(instruction_fetch[27]),
	.ibar(gnd),
	.o(\instruction_fetch[27]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[27]~input .bus_hold = "false";
defparam \instruction_fetch[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y10_N21
dffeas \fetch_stage_1|instruction_decode[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[27]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[27] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux24~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux24~0_combout  = (!\decode_stage_1|immediate_generator_1|Mux21~0_combout  & (\fetch_stage_1|instruction_decode [27] & ((!\fetch_stage_1|instruction_decode [5]) # (!\fetch_stage_1|instruction_decode [4]))))

	.dataa(\decode_stage_1|immediate_generator_1|Mux21~0_combout ),
	.datab(\fetch_stage_1|instruction_decode [4]),
	.datac(\fetch_stage_1|instruction_decode [27]),
	.datad(\fetch_stage_1|instruction_decode [5]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux24~0 .lut_mask = 16'h1050;
defparam \decode_stage_1|immediate_generator_1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[7]~46 (
// Equation(s):
// \decode_stage_1|target_address_fetch[7]~46_combout  = (\fetch_stage_1|pc_decode [7] & ((\decode_stage_1|immediate_generator_1|Mux24~0_combout  & (\decode_stage_1|target_address_fetch[6]~45  & VCC)) # (!\decode_stage_1|immediate_generator_1|Mux24~0_combout 
//  & (!\decode_stage_1|target_address_fetch[6]~45 )))) # (!\fetch_stage_1|pc_decode [7] & ((\decode_stage_1|immediate_generator_1|Mux24~0_combout  & (!\decode_stage_1|target_address_fetch[6]~45 )) # (!\decode_stage_1|immediate_generator_1|Mux24~0_combout  & 
// ((\decode_stage_1|target_address_fetch[6]~45 ) # (GND)))))
// \decode_stage_1|target_address_fetch[7]~47  = CARRY((\fetch_stage_1|pc_decode [7] & (!\decode_stage_1|immediate_generator_1|Mux24~0_combout  & !\decode_stage_1|target_address_fetch[6]~45 )) # (!\fetch_stage_1|pc_decode [7] & 
// ((!\decode_stage_1|target_address_fetch[6]~45 ) # (!\decode_stage_1|immediate_generator_1|Mux24~0_combout ))))

	.dataa(\fetch_stage_1|pc_decode [7]),
	.datab(\decode_stage_1|immediate_generator_1|Mux24~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[6]~45 ),
	.combout(\decode_stage_1|target_address_fetch[7]~46_combout ),
	.cout(\decode_stage_1|target_address_fetch[7]~47 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[7]~46 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \decode_stage_1|target_address_fetch[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[7]~46_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[7] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[7]~5 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[7]~5_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [7])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[7]~10_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|target_address_fetch [7]),
	.datac(\fetch_stage_1|pcinput_in_mux_0[7]~10_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[7]~5 .lut_mask = 16'hCCF0;
defparam \fetch_stage_1|pcinputmux|out_mux[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \fetch_stage_1|PC|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[7]~5_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[7] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[7]~10 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[7]~10_combout  = (\fetch_stage_1|PC|Q [7] & (!\fetch_stage_1|pcinput_in_mux_0[6]~9 )) # (!\fetch_stage_1|PC|Q [7] & ((\fetch_stage_1|pcinput_in_mux_0[6]~9 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[7]~11  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[6]~9 ) # (!\fetch_stage_1|PC|Q [7]))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[6]~9 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[7]~10_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[7]~11 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[7]~10 .lut_mask = 16'h3C3F;
defparam \fetch_stage_1|pcinput_in_mux_0[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N13
dffeas \fetch_stage_1|next_pc_decode[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[7]~10_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[7] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N8
cyclone10lp_io_ibuf \instruction_fetch[28]~input (
	.i(instruction_fetch[28]),
	.ibar(gnd),
	.o(\instruction_fetch[28]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[28]~input .bus_hold = "false";
defparam \instruction_fetch[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \fetch_stage_1|instruction_decode[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[28]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[28] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux23~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux23~0_combout  = (!\decode_stage_1|immediate_generator_1|Mux21~0_combout  & (\fetch_stage_1|instruction_decode [28] & ((!\fetch_stage_1|instruction_decode [4]) # (!\fetch_stage_1|instruction_decode [5]))))

	.dataa(\fetch_stage_1|instruction_decode [5]),
	.datab(\fetch_stage_1|instruction_decode [4]),
	.datac(\decode_stage_1|immediate_generator_1|Mux21~0_combout ),
	.datad(\fetch_stage_1|instruction_decode [28]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux23~0 .lut_mask = 16'h0700;
defparam \decode_stage_1|immediate_generator_1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[8]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[8]~feeder_combout  = \fetch_stage_1|PC|Q [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [8]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[8]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \fetch_stage_1|pc_decode[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[8] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[8]~48 (
// Equation(s):
// \decode_stage_1|target_address_fetch[8]~48_combout  = ((\decode_stage_1|immediate_generator_1|Mux23~0_combout  $ (\fetch_stage_1|pc_decode [8] $ (!\decode_stage_1|target_address_fetch[7]~47 )))) # (GND)
// \decode_stage_1|target_address_fetch[8]~49  = CARRY((\decode_stage_1|immediate_generator_1|Mux23~0_combout  & ((\fetch_stage_1|pc_decode [8]) # (!\decode_stage_1|target_address_fetch[7]~47 ))) # (!\decode_stage_1|immediate_generator_1|Mux23~0_combout  & 
// (\fetch_stage_1|pc_decode [8] & !\decode_stage_1|target_address_fetch[7]~47 )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux23~0_combout ),
	.datab(\fetch_stage_1|pc_decode [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[7]~47 ),
	.combout(\decode_stage_1|target_address_fetch[8]~48_combout ),
	.cout(\decode_stage_1|target_address_fetch[8]~49 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[8]~48 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \decode_stage_1|target_address_fetch[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[8]~48_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[8] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[8]~6 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[8]~6_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [8])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[8]~12_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|target_address_fetch [8]),
	.datac(\fetch_stage_1|pcinput_in_mux_0[8]~12_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[8]~6 .lut_mask = 16'hCCF0;
defparam \fetch_stage_1|pcinputmux|out_mux[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \fetch_stage_1|PC|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[8]~6_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[8] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N14
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[8]~12 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[8]~12_combout  = (\fetch_stage_1|PC|Q [8] & (\fetch_stage_1|pcinput_in_mux_0[7]~11  $ (GND))) # (!\fetch_stage_1|PC|Q [8] & (!\fetch_stage_1|pcinput_in_mux_0[7]~11  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[8]~13  = CARRY((\fetch_stage_1|PC|Q [8] & !\fetch_stage_1|pcinput_in_mux_0[7]~11 ))

	.dataa(\fetch_stage_1|PC|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[7]~11 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[8]~12_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[8]~13 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[8]~12 .lut_mask = 16'hA50A;
defparam \fetch_stage_1|pcinput_in_mux_0[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N15
dffeas \fetch_stage_1|next_pc_decode[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[8]~12_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[8] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[9]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[9]~feeder_combout  = \fetch_stage_1|PC|Q [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [9]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[9]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \fetch_stage_1|pc_decode[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[9] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cyclone10lp_io_ibuf \instruction_fetch[29]~input (
	.i(instruction_fetch[29]),
	.ibar(gnd),
	.o(\instruction_fetch[29]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[29]~input .bus_hold = "false";
defparam \instruction_fetch[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \fetch_stage_1|instruction_decode[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[29]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[29] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux22~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux22~0_combout  = (!\decode_stage_1|immediate_generator_1|Mux21~0_combout  & (\fetch_stage_1|instruction_decode [29] & ((!\fetch_stage_1|instruction_decode [4]) # (!\fetch_stage_1|instruction_decode [5]))))

	.dataa(\fetch_stage_1|instruction_decode [5]),
	.datab(\fetch_stage_1|instruction_decode [4]),
	.datac(\decode_stage_1|immediate_generator_1|Mux21~0_combout ),
	.datad(\fetch_stage_1|instruction_decode [29]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux22~0 .lut_mask = 16'h0700;
defparam \decode_stage_1|immediate_generator_1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[9]~50 (
// Equation(s):
// \decode_stage_1|target_address_fetch[9]~50_combout  = (\fetch_stage_1|pc_decode [9] & ((\decode_stage_1|immediate_generator_1|Mux22~0_combout  & (\decode_stage_1|target_address_fetch[8]~49  & VCC)) # (!\decode_stage_1|immediate_generator_1|Mux22~0_combout 
//  & (!\decode_stage_1|target_address_fetch[8]~49 )))) # (!\fetch_stage_1|pc_decode [9] & ((\decode_stage_1|immediate_generator_1|Mux22~0_combout  & (!\decode_stage_1|target_address_fetch[8]~49 )) # (!\decode_stage_1|immediate_generator_1|Mux22~0_combout  & 
// ((\decode_stage_1|target_address_fetch[8]~49 ) # (GND)))))
// \decode_stage_1|target_address_fetch[9]~51  = CARRY((\fetch_stage_1|pc_decode [9] & (!\decode_stage_1|immediate_generator_1|Mux22~0_combout  & !\decode_stage_1|target_address_fetch[8]~49 )) # (!\fetch_stage_1|pc_decode [9] & 
// ((!\decode_stage_1|target_address_fetch[8]~49 ) # (!\decode_stage_1|immediate_generator_1|Mux22~0_combout ))))

	.dataa(\fetch_stage_1|pc_decode [9]),
	.datab(\decode_stage_1|immediate_generator_1|Mux22~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[8]~49 ),
	.combout(\decode_stage_1|target_address_fetch[9]~50_combout ),
	.cout(\decode_stage_1|target_address_fetch[9]~51 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[9]~50 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \decode_stage_1|target_address_fetch[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[9]~50_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[9] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[9]~7 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[9]~7_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [9])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[9]~14_combout )))

	.dataa(\decode_stage_1|target_address_fetch [9]),
	.datab(gnd),
	.datac(\fetch_stage_1|pcinput_in_mux_0[9]~14_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[9]~7 .lut_mask = 16'hAAF0;
defparam \fetch_stage_1|pcinputmux|out_mux[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \fetch_stage_1|PC|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[9]~7_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[9] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[9]~14 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[9]~14_combout  = (\fetch_stage_1|PC|Q [9] & (!\fetch_stage_1|pcinput_in_mux_0[8]~13 )) # (!\fetch_stage_1|PC|Q [9] & ((\fetch_stage_1|pcinput_in_mux_0[8]~13 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[9]~15  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[8]~13 ) # (!\fetch_stage_1|PC|Q [9]))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[8]~13 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[9]~14_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[9]~15 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[9]~14 .lut_mask = 16'h3C3F;
defparam \fetch_stage_1|pcinput_in_mux_0[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N17
dffeas \fetch_stage_1|next_pc_decode[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[9]~14_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[9] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N30
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux21~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux21~1_combout  = (!\decode_stage_1|immediate_generator_1|Mux21~0_combout  & (\fetch_stage_1|instruction_decode [30] & ((!\fetch_stage_1|instruction_decode [5]) # (!\fetch_stage_1|instruction_decode [4]))))

	.dataa(\fetch_stage_1|instruction_decode [4]),
	.datab(\decode_stage_1|immediate_generator_1|Mux21~0_combout ),
	.datac(\fetch_stage_1|instruction_decode [30]),
	.datad(\fetch_stage_1|instruction_decode [5]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux21~1 .lut_mask = 16'h1030;
defparam \decode_stage_1|immediate_generator_1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \fetch_stage_1|pc_decode[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|PC|Q [10]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[10] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N20
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[10]~52 (
// Equation(s):
// \decode_stage_1|target_address_fetch[10]~52_combout  = ((\decode_stage_1|immediate_generator_1|Mux21~1_combout  $ (\fetch_stage_1|pc_decode [10] $ (!\decode_stage_1|target_address_fetch[9]~51 )))) # (GND)
// \decode_stage_1|target_address_fetch[10]~53  = CARRY((\decode_stage_1|immediate_generator_1|Mux21~1_combout  & ((\fetch_stage_1|pc_decode [10]) # (!\decode_stage_1|target_address_fetch[9]~51 ))) # (!\decode_stage_1|immediate_generator_1|Mux21~1_combout  & 
// (\fetch_stage_1|pc_decode [10] & !\decode_stage_1|target_address_fetch[9]~51 )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux21~1_combout ),
	.datab(\fetch_stage_1|pc_decode [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[9]~51 ),
	.combout(\decode_stage_1|target_address_fetch[10]~52_combout ),
	.cout(\decode_stage_1|target_address_fetch[10]~53 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[10]~52 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \decode_stage_1|target_address_fetch[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[10]~52_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[10] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[10]~8 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[10]~8_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [10])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[10]~16_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|target_address_fetch [10]),
	.datac(\fetch_stage_1|pcinput_in_mux_0[10]~16_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[10]~8 .lut_mask = 16'hCCF0;
defparam \fetch_stage_1|pcinputmux|out_mux[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \fetch_stage_1|PC|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[10]~8_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[10] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[10]~16 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[10]~16_combout  = (\fetch_stage_1|PC|Q [10] & (\fetch_stage_1|pcinput_in_mux_0[9]~15  $ (GND))) # (!\fetch_stage_1|PC|Q [10] & (!\fetch_stage_1|pcinput_in_mux_0[9]~15  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[10]~17  = CARRY((\fetch_stage_1|PC|Q [10] & !\fetch_stage_1|pcinput_in_mux_0[9]~15 ))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[9]~15 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[10]~16_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[10]~17 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[10]~16 .lut_mask = 16'hC30C;
defparam \fetch_stage_1|pcinput_in_mux_0[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N19
dffeas \fetch_stage_1|next_pc_decode[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[10]~16_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[10] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cyclone10lp_io_ibuf \instruction_fetch[31]~input (
	.i(instruction_fetch[31]),
	.ibar(gnd),
	.o(\instruction_fetch[31]~input_o ));
// synopsys translate_off
defparam \instruction_fetch[31]~input .bus_hold = "false";
defparam \instruction_fetch[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X10_Y9_N9
dffeas \fetch_stage_1|instruction_decode[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instruction_fetch[31]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|instruction_decode [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|instruction_decode[31] .is_wysiwyg = "true";
defparam \fetch_stage_1|instruction_decode[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc~7 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~7_combout  = (!\fetch_stage_1|instruction_decode [2] & !\fetch_stage_1|instruction_decode [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\fetch_stage_1|instruction_decode [2]),
	.datad(\fetch_stage_1|instruction_decode [3]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~7_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~7 .lut_mask = 16'h000F;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux19~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux19~0_combout  = (\fetch_stage_1|instruction_decode [31] & (\RV32I_control_1|decode_stage_control_1|PCSrc~7_combout  & ((!\fetch_stage_1|instruction_decode [5]) # (!\fetch_stage_1|instruction_decode [4]))))

	.dataa(\fetch_stage_1|instruction_decode [4]),
	.datab(\fetch_stage_1|instruction_decode [5]),
	.datac(\fetch_stage_1|instruction_decode [31]),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux19~0 .lut_mask = 16'h7000;
defparam \decode_stage_1|immediate_generator_1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N26
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux20~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux20~0_combout  = (\fetch_stage_1|instruction_decode [2] & (((\fetch_stage_1|instruction_decode [20] & \fetch_stage_1|instruction_decode [3])))) # (!\fetch_stage_1|instruction_decode [2] & 
// (\fetch_stage_1|instruction_decode [7] & ((!\fetch_stage_1|instruction_decode [3]))))

	.dataa(\fetch_stage_1|instruction_decode [7]),
	.datab(\fetch_stage_1|instruction_decode [2]),
	.datac(\fetch_stage_1|instruction_decode [20]),
	.datad(\fetch_stage_1|instruction_decode [3]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux20~0 .lut_mask = 16'hC022;
defparam \decode_stage_1|immediate_generator_1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N24
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux20~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux20~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~0_combout  & (((\decode_stage_1|immediate_generator_1|Mux20~0_combout  & \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout )) 
// # (!\fetch_stage_1|instruction_decode [6]))) # (!\decode_stage_1|immediate_generator_1|Mux19~0_combout  & (\decode_stage_1|immediate_generator_1|Mux20~0_combout  & (\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux19~0_combout ),
	.datab(\decode_stage_1|immediate_generator_1|Mux20~0_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout ),
	.datad(\fetch_stage_1|instruction_decode [6]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux20~1 .lut_mask = 16'hC0EA;
defparam \decode_stage_1|immediate_generator_1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \fetch_stage_1|pc_decode[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|PC|Q [11]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[11] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[11]~54 (
// Equation(s):
// \decode_stage_1|target_address_fetch[11]~54_combout  = (\decode_stage_1|immediate_generator_1|Mux20~1_combout  & ((\fetch_stage_1|pc_decode [11] & (\decode_stage_1|target_address_fetch[10]~53  & VCC)) # (!\fetch_stage_1|pc_decode [11] & 
// (!\decode_stage_1|target_address_fetch[10]~53 )))) # (!\decode_stage_1|immediate_generator_1|Mux20~1_combout  & ((\fetch_stage_1|pc_decode [11] & (!\decode_stage_1|target_address_fetch[10]~53 )) # (!\fetch_stage_1|pc_decode [11] & 
// ((\decode_stage_1|target_address_fetch[10]~53 ) # (GND)))))
// \decode_stage_1|target_address_fetch[11]~55  = CARRY((\decode_stage_1|immediate_generator_1|Mux20~1_combout  & (!\fetch_stage_1|pc_decode [11] & !\decode_stage_1|target_address_fetch[10]~53 )) # (!\decode_stage_1|immediate_generator_1|Mux20~1_combout  & 
// ((!\decode_stage_1|target_address_fetch[10]~53 ) # (!\fetch_stage_1|pc_decode [11]))))

	.dataa(\decode_stage_1|immediate_generator_1|Mux20~1_combout ),
	.datab(\fetch_stage_1|pc_decode [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[10]~53 ),
	.combout(\decode_stage_1|target_address_fetch[11]~54_combout ),
	.cout(\decode_stage_1|target_address_fetch[11]~55 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[11]~54 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \decode_stage_1|target_address_fetch[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[11]~54_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[11] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[11]~9 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[11]~9_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [11])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[11]~18_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|target_address_fetch [11]),
	.datac(\fetch_stage_1|pcinput_in_mux_0[11]~18_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[11]~9 .lut_mask = 16'hCCF0;
defparam \fetch_stage_1|pcinputmux|out_mux[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \fetch_stage_1|PC|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[11]~9_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[11] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[11]~18 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[11]~18_combout  = (\fetch_stage_1|PC|Q [11] & (!\fetch_stage_1|pcinput_in_mux_0[10]~17 )) # (!\fetch_stage_1|PC|Q [11] & ((\fetch_stage_1|pcinput_in_mux_0[10]~17 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[11]~19  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[10]~17 ) # (!\fetch_stage_1|PC|Q [11]))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[10]~17 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[11]~18_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[11]~19 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[11]~18 .lut_mask = 16'h3C3F;
defparam \fetch_stage_1|pcinput_in_mux_0[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N21
dffeas \fetch_stage_1|next_pc_decode[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[11]~18_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[11] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux19~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux19~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~0_combout  & ((\fetch_stage_1|instruction_decode [5]) # (!\fetch_stage_1|instruction_decode [6])))

	.dataa(gnd),
	.datab(\fetch_stage_1|instruction_decode [5]),
	.datac(\fetch_stage_1|instruction_decode [6]),
	.datad(\decode_stage_1|immediate_generator_1|Mux19~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux19~1 .lut_mask = 16'hCF00;
defparam \decode_stage_1|immediate_generator_1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N0
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux19~2 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux19~2_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\fetch_stage_1|instruction_decode [12] & \decode_stage_1|immediate_generator_1|Mux12~0_combout ))

	.dataa(gnd),
	.datab(\fetch_stage_1|instruction_decode [12]),
	.datac(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datad(\decode_stage_1|immediate_generator_1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux19~2 .lut_mask = 16'hFCF0;
defparam \decode_stage_1|immediate_generator_1|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[12]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[12]~feeder_combout  = \fetch_stage_1|PC|Q [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [12]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[12]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \fetch_stage_1|pc_decode[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[12] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[12]~56 (
// Equation(s):
// \decode_stage_1|target_address_fetch[12]~56_combout  = ((\decode_stage_1|immediate_generator_1|Mux19~2_combout  $ (\fetch_stage_1|pc_decode [12] $ (!\decode_stage_1|target_address_fetch[11]~55 )))) # (GND)
// \decode_stage_1|target_address_fetch[12]~57  = CARRY((\decode_stage_1|immediate_generator_1|Mux19~2_combout  & ((\fetch_stage_1|pc_decode [12]) # (!\decode_stage_1|target_address_fetch[11]~55 ))) # (!\decode_stage_1|immediate_generator_1|Mux19~2_combout  
// & (\fetch_stage_1|pc_decode [12] & !\decode_stage_1|target_address_fetch[11]~55 )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux19~2_combout ),
	.datab(\fetch_stage_1|pc_decode [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[11]~55 ),
	.combout(\decode_stage_1|target_address_fetch[12]~56_combout ),
	.cout(\decode_stage_1|target_address_fetch[12]~57 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[12]~56 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \decode_stage_1|target_address_fetch[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[12]~56_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[12] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[12]~10 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[12]~10_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [12])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[12]~20_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|target_address_fetch [12]),
	.datac(\fetch_stage_1|pcinput_in_mux_0[12]~20_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[12]~10 .lut_mask = 16'hCCF0;
defparam \fetch_stage_1|pcinputmux|out_mux[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \fetch_stage_1|PC|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[12]~10_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[12] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[12]~20 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[12]~20_combout  = (\fetch_stage_1|PC|Q [12] & (\fetch_stage_1|pcinput_in_mux_0[11]~19  $ (GND))) # (!\fetch_stage_1|PC|Q [12] & (!\fetch_stage_1|pcinput_in_mux_0[11]~19  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[12]~21  = CARRY((\fetch_stage_1|PC|Q [12] & !\fetch_stage_1|pcinput_in_mux_0[11]~19 ))

	.dataa(\fetch_stage_1|PC|Q [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[11]~19 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[12]~20_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[12]~21 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[12]~20 .lut_mask = 16'hA50A;
defparam \fetch_stage_1|pcinput_in_mux_0[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N23
dffeas \fetch_stage_1|next_pc_decode[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[12]~20_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[12] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[13]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[13]~feeder_combout  = \fetch_stage_1|PC|Q [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [13]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[13]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \fetch_stage_1|pc_decode[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[13] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N30
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux18~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux18~0_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\fetch_stage_1|instruction_decode [13] & \decode_stage_1|immediate_generator_1|Mux12~0_combout ))

	.dataa(gnd),
	.datab(\fetch_stage_1|instruction_decode [13]),
	.datac(\decode_stage_1|immediate_generator_1|Mux12~0_combout ),
	.datad(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux18~0 .lut_mask = 16'hFFC0;
defparam \decode_stage_1|immediate_generator_1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[13]~58 (
// Equation(s):
// \decode_stage_1|target_address_fetch[13]~58_combout  = (\fetch_stage_1|pc_decode [13] & ((\decode_stage_1|immediate_generator_1|Mux18~0_combout  & (\decode_stage_1|target_address_fetch[12]~57  & VCC)) # 
// (!\decode_stage_1|immediate_generator_1|Mux18~0_combout  & (!\decode_stage_1|target_address_fetch[12]~57 )))) # (!\fetch_stage_1|pc_decode [13] & ((\decode_stage_1|immediate_generator_1|Mux18~0_combout  & (!\decode_stage_1|target_address_fetch[12]~57 )) # 
// (!\decode_stage_1|immediate_generator_1|Mux18~0_combout  & ((\decode_stage_1|target_address_fetch[12]~57 ) # (GND)))))
// \decode_stage_1|target_address_fetch[13]~59  = CARRY((\fetch_stage_1|pc_decode [13] & (!\decode_stage_1|immediate_generator_1|Mux18~0_combout  & !\decode_stage_1|target_address_fetch[12]~57 )) # (!\fetch_stage_1|pc_decode [13] & 
// ((!\decode_stage_1|target_address_fetch[12]~57 ) # (!\decode_stage_1|immediate_generator_1|Mux18~0_combout ))))

	.dataa(\fetch_stage_1|pc_decode [13]),
	.datab(\decode_stage_1|immediate_generator_1|Mux18~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[12]~57 ),
	.combout(\decode_stage_1|target_address_fetch[13]~58_combout ),
	.cout(\decode_stage_1|target_address_fetch[13]~59 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[13]~58 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \decode_stage_1|target_address_fetch[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[13]~58_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[13] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[13]~11 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[13]~11_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & ((\decode_stage_1|target_address_fetch [13]))) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// (\fetch_stage_1|pcinput_in_mux_0[13]~22_combout ))

	.dataa(\fetch_stage_1|pcinput_in_mux_0[13]~22_combout ),
	.datab(gnd),
	.datac(\decode_stage_1|target_address_fetch [13]),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[13]~11 .lut_mask = 16'hF0AA;
defparam \fetch_stage_1|pcinputmux|out_mux[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \fetch_stage_1|PC|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[13]~11_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[13] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N24
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[13]~22 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[13]~22_combout  = (\fetch_stage_1|PC|Q [13] & (!\fetch_stage_1|pcinput_in_mux_0[12]~21 )) # (!\fetch_stage_1|PC|Q [13] & ((\fetch_stage_1|pcinput_in_mux_0[12]~21 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[13]~23  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[12]~21 ) # (!\fetch_stage_1|PC|Q [13]))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[12]~21 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[13]~22_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[13]~23 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[13]~22 .lut_mask = 16'h3C3F;
defparam \fetch_stage_1|pcinput_in_mux_0[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \fetch_stage_1|next_pc_decode[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[13]~22_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[13] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \fetch_stage_1|pc_decode[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|PC|Q [14]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[14] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux17~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux17~0_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\fetch_stage_1|instruction_decode [14] & \decode_stage_1|immediate_generator_1|Mux12~0_combout ))

	.dataa(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datab(gnd),
	.datac(\fetch_stage_1|instruction_decode [14]),
	.datad(\decode_stage_1|immediate_generator_1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux17~0 .lut_mask = 16'hFAAA;
defparam \decode_stage_1|immediate_generator_1|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[14]~60 (
// Equation(s):
// \decode_stage_1|target_address_fetch[14]~60_combout  = ((\fetch_stage_1|pc_decode [14] $ (\decode_stage_1|immediate_generator_1|Mux17~0_combout  $ (!\decode_stage_1|target_address_fetch[13]~59 )))) # (GND)
// \decode_stage_1|target_address_fetch[14]~61  = CARRY((\fetch_stage_1|pc_decode [14] & ((\decode_stage_1|immediate_generator_1|Mux17~0_combout ) # (!\decode_stage_1|target_address_fetch[13]~59 ))) # (!\fetch_stage_1|pc_decode [14] & 
// (\decode_stage_1|immediate_generator_1|Mux17~0_combout  & !\decode_stage_1|target_address_fetch[13]~59 )))

	.dataa(\fetch_stage_1|pc_decode [14]),
	.datab(\decode_stage_1|immediate_generator_1|Mux17~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[13]~59 ),
	.combout(\decode_stage_1|target_address_fetch[14]~60_combout ),
	.cout(\decode_stage_1|target_address_fetch[14]~61 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[14]~60 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \decode_stage_1|target_address_fetch[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[14]~60_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[14] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[14]~12 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[14]~12_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [14])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[14]~24_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|target_address_fetch [14]),
	.datac(\fetch_stage_1|pcinput_in_mux_0[14]~24_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[14]~12 .lut_mask = 16'hCCF0;
defparam \fetch_stage_1|pcinputmux|out_mux[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \fetch_stage_1|PC|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[14]~12_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[14] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[14]~24 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[14]~24_combout  = (\fetch_stage_1|PC|Q [14] & (\fetch_stage_1|pcinput_in_mux_0[13]~23  $ (GND))) # (!\fetch_stage_1|PC|Q [14] & (!\fetch_stage_1|pcinput_in_mux_0[13]~23  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[14]~25  = CARRY((\fetch_stage_1|PC|Q [14] & !\fetch_stage_1|pcinput_in_mux_0[13]~23 ))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[13]~23 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[14]~24_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[14]~25 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[14]~24 .lut_mask = 16'hC30C;
defparam \fetch_stage_1|pcinput_in_mux_0[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N27
dffeas \fetch_stage_1|next_pc_decode[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[14]~24_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[14] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N17
dffeas \fetch_stage_1|pc_decode[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|PC|Q [15]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[15] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux16~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux16~0_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\fetch_stage_1|instruction_decode [15] & \decode_stage_1|immediate_generator_1|Mux12~0_combout ))

	.dataa(gnd),
	.datab(\fetch_stage_1|instruction_decode [15]),
	.datac(\decode_stage_1|immediate_generator_1|Mux12~0_combout ),
	.datad(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux16~0 .lut_mask = 16'hFFC0;
defparam \decode_stage_1|immediate_generator_1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N30
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[15]~62 (
// Equation(s):
// \decode_stage_1|target_address_fetch[15]~62_combout  = (\fetch_stage_1|pc_decode [15] & ((\decode_stage_1|immediate_generator_1|Mux16~0_combout  & (\decode_stage_1|target_address_fetch[14]~61  & VCC)) # 
// (!\decode_stage_1|immediate_generator_1|Mux16~0_combout  & (!\decode_stage_1|target_address_fetch[14]~61 )))) # (!\fetch_stage_1|pc_decode [15] & ((\decode_stage_1|immediate_generator_1|Mux16~0_combout  & (!\decode_stage_1|target_address_fetch[14]~61 )) # 
// (!\decode_stage_1|immediate_generator_1|Mux16~0_combout  & ((\decode_stage_1|target_address_fetch[14]~61 ) # (GND)))))
// \decode_stage_1|target_address_fetch[15]~63  = CARRY((\fetch_stage_1|pc_decode [15] & (!\decode_stage_1|immediate_generator_1|Mux16~0_combout  & !\decode_stage_1|target_address_fetch[14]~61 )) # (!\fetch_stage_1|pc_decode [15] & 
// ((!\decode_stage_1|target_address_fetch[14]~61 ) # (!\decode_stage_1|immediate_generator_1|Mux16~0_combout ))))

	.dataa(\fetch_stage_1|pc_decode [15]),
	.datab(\decode_stage_1|immediate_generator_1|Mux16~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[14]~61 ),
	.combout(\decode_stage_1|target_address_fetch[15]~62_combout ),
	.cout(\decode_stage_1|target_address_fetch[15]~63 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[15]~62 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \decode_stage_1|target_address_fetch[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[15]~62_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[15] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[15]~13 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[15]~13_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [15])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[15]~26_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|target_address_fetch [15]),
	.datac(\fetch_stage_1|pcinput_in_mux_0[15]~26_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[15]~13 .lut_mask = 16'hCCF0;
defparam \fetch_stage_1|pcinputmux|out_mux[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N31
dffeas \fetch_stage_1|PC|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[15]~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[15] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N28
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[15]~26 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[15]~26_combout  = (\fetch_stage_1|PC|Q [15] & (!\fetch_stage_1|pcinput_in_mux_0[14]~25 )) # (!\fetch_stage_1|PC|Q [15] & ((\fetch_stage_1|pcinput_in_mux_0[14]~25 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[15]~27  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[14]~25 ) # (!\fetch_stage_1|PC|Q [15]))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[14]~25 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[15]~26_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[15]~27 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[15]~26 .lut_mask = 16'h3C3F;
defparam \fetch_stage_1|pcinput_in_mux_0[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N29
dffeas \fetch_stage_1|next_pc_decode[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[15]~26_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[15] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[16]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[16]~feeder_combout  = \fetch_stage_1|PC|Q [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [16]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[16]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \fetch_stage_1|pc_decode[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[16] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux15~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux15~0_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\fetch_stage_1|instruction_decode [16] & \decode_stage_1|immediate_generator_1|Mux12~0_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datac(\fetch_stage_1|instruction_decode [16]),
	.datad(\decode_stage_1|immediate_generator_1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux15~0 .lut_mask = 16'hFCCC;
defparam \decode_stage_1|immediate_generator_1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[16]~64 (
// Equation(s):
// \decode_stage_1|target_address_fetch[16]~64_combout  = ((\fetch_stage_1|pc_decode [16] $ (\decode_stage_1|immediate_generator_1|Mux15~0_combout  $ (!\decode_stage_1|target_address_fetch[15]~63 )))) # (GND)
// \decode_stage_1|target_address_fetch[16]~65  = CARRY((\fetch_stage_1|pc_decode [16] & ((\decode_stage_1|immediate_generator_1|Mux15~0_combout ) # (!\decode_stage_1|target_address_fetch[15]~63 ))) # (!\fetch_stage_1|pc_decode [16] & 
// (\decode_stage_1|immediate_generator_1|Mux15~0_combout  & !\decode_stage_1|target_address_fetch[15]~63 )))

	.dataa(\fetch_stage_1|pc_decode [16]),
	.datab(\decode_stage_1|immediate_generator_1|Mux15~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[15]~63 ),
	.combout(\decode_stage_1|target_address_fetch[16]~64_combout ),
	.cout(\decode_stage_1|target_address_fetch[16]~65 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[16]~64 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N1
dffeas \decode_stage_1|target_address_fetch[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[16]~64_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[16] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[16]~14 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[16]~14_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [16])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[16]~28_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|target_address_fetch [16]),
	.datac(\fetch_stage_1|pcinput_in_mux_0[16]~28_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[16]~14 .lut_mask = 16'hCCF0;
defparam \fetch_stage_1|pcinputmux|out_mux[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \fetch_stage_1|PC|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[16]~14_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[16] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N30
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[16]~28 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[16]~28_combout  = (\fetch_stage_1|PC|Q [16] & (\fetch_stage_1|pcinput_in_mux_0[15]~27  $ (GND))) # (!\fetch_stage_1|PC|Q [16] & (!\fetch_stage_1|pcinput_in_mux_0[15]~27  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[16]~29  = CARRY((\fetch_stage_1|PC|Q [16] & !\fetch_stage_1|pcinput_in_mux_0[15]~27 ))

	.dataa(\fetch_stage_1|PC|Q [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[15]~27 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[16]~28_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[16]~29 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[16]~28 .lut_mask = 16'hA50A;
defparam \fetch_stage_1|pcinput_in_mux_0[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \fetch_stage_1|next_pc_decode[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[16]~28_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[16] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux14~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux14~0_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\fetch_stage_1|instruction_decode [17] & \decode_stage_1|immediate_generator_1|Mux12~0_combout ))

	.dataa(gnd),
	.datab(\fetch_stage_1|instruction_decode [17]),
	.datac(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datad(\decode_stage_1|immediate_generator_1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux14~0 .lut_mask = 16'hFCF0;
defparam \decode_stage_1|immediate_generator_1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N10
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[17]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[17]~feeder_combout  = \fetch_stage_1|PC|Q [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [17]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[17]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N11
dffeas \fetch_stage_1|pc_decode[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[17] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[17]~66 (
// Equation(s):
// \decode_stage_1|target_address_fetch[17]~66_combout  = (\decode_stage_1|immediate_generator_1|Mux14~0_combout  & ((\fetch_stage_1|pc_decode [17] & (\decode_stage_1|target_address_fetch[16]~65  & VCC)) # (!\fetch_stage_1|pc_decode [17] & 
// (!\decode_stage_1|target_address_fetch[16]~65 )))) # (!\decode_stage_1|immediate_generator_1|Mux14~0_combout  & ((\fetch_stage_1|pc_decode [17] & (!\decode_stage_1|target_address_fetch[16]~65 )) # (!\fetch_stage_1|pc_decode [17] & 
// ((\decode_stage_1|target_address_fetch[16]~65 ) # (GND)))))
// \decode_stage_1|target_address_fetch[17]~67  = CARRY((\decode_stage_1|immediate_generator_1|Mux14~0_combout  & (!\fetch_stage_1|pc_decode [17] & !\decode_stage_1|target_address_fetch[16]~65 )) # (!\decode_stage_1|immediate_generator_1|Mux14~0_combout  & 
// ((!\decode_stage_1|target_address_fetch[16]~65 ) # (!\fetch_stage_1|pc_decode [17]))))

	.dataa(\decode_stage_1|immediate_generator_1|Mux14~0_combout ),
	.datab(\fetch_stage_1|pc_decode [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[16]~65 ),
	.combout(\decode_stage_1|target_address_fetch[17]~66_combout ),
	.cout(\decode_stage_1|target_address_fetch[17]~67 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[17]~66 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N3
dffeas \decode_stage_1|target_address_fetch[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[17]~66_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[17] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[17]~15 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[17]~15_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [17])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[17]~30_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|target_address_fetch [17]),
	.datac(\fetch_stage_1|pcinput_in_mux_0[17]~30_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[17]~15 .lut_mask = 16'hCCF0;
defparam \fetch_stage_1|pcinputmux|out_mux[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \fetch_stage_1|PC|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[17]~15_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[17] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N0
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[17]~30 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[17]~30_combout  = (\fetch_stage_1|PC|Q [17] & (!\fetch_stage_1|pcinput_in_mux_0[16]~29 )) # (!\fetch_stage_1|PC|Q [17] & ((\fetch_stage_1|pcinput_in_mux_0[16]~29 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[17]~31  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[16]~29 ) # (!\fetch_stage_1|PC|Q [17]))

	.dataa(\fetch_stage_1|PC|Q [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[16]~29 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[17]~30_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[17]~31 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[17]~30 .lut_mask = 16'h5A5F;
defparam \fetch_stage_1|pcinput_in_mux_0[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N1
dffeas \fetch_stage_1|next_pc_decode[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[17]~30_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[17] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[18]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[18]~feeder_combout  = \fetch_stage_1|PC|Q [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [18]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[18]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N7
dffeas \fetch_stage_1|pc_decode[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[18] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux13~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux13~0_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\decode_stage_1|immediate_generator_1|Mux12~0_combout  & \fetch_stage_1|instruction_decode [18]))

	.dataa(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datab(gnd),
	.datac(\decode_stage_1|immediate_generator_1|Mux12~0_combout ),
	.datad(\fetch_stage_1|instruction_decode [18]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux13~0 .lut_mask = 16'hFAAA;
defparam \decode_stage_1|immediate_generator_1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[18]~68 (
// Equation(s):
// \decode_stage_1|target_address_fetch[18]~68_combout  = ((\fetch_stage_1|pc_decode [18] $ (\decode_stage_1|immediate_generator_1|Mux13~0_combout  $ (!\decode_stage_1|target_address_fetch[17]~67 )))) # (GND)
// \decode_stage_1|target_address_fetch[18]~69  = CARRY((\fetch_stage_1|pc_decode [18] & ((\decode_stage_1|immediate_generator_1|Mux13~0_combout ) # (!\decode_stage_1|target_address_fetch[17]~67 ))) # (!\fetch_stage_1|pc_decode [18] & 
// (\decode_stage_1|immediate_generator_1|Mux13~0_combout  & !\decode_stage_1|target_address_fetch[17]~67 )))

	.dataa(\fetch_stage_1|pc_decode [18]),
	.datab(\decode_stage_1|immediate_generator_1|Mux13~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[17]~67 ),
	.combout(\decode_stage_1|target_address_fetch[18]~68_combout ),
	.cout(\decode_stage_1|target_address_fetch[18]~69 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[18]~68 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N5
dffeas \decode_stage_1|target_address_fetch[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[18]~68_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[18] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[18]~16 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[18]~16_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & ((\decode_stage_1|target_address_fetch [18]))) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// (\fetch_stage_1|pcinput_in_mux_0[18]~32_combout ))

	.dataa(\fetch_stage_1|pcinput_in_mux_0[18]~32_combout ),
	.datab(gnd),
	.datac(\decode_stage_1|target_address_fetch [18]),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[18]~16 .lut_mask = 16'hF0AA;
defparam \fetch_stage_1|pcinputmux|out_mux[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N25
dffeas \fetch_stage_1|PC|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[18]~16_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[18] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N2
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[18]~32 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[18]~32_combout  = (\fetch_stage_1|PC|Q [18] & (\fetch_stage_1|pcinput_in_mux_0[17]~31  $ (GND))) # (!\fetch_stage_1|PC|Q [18] & (!\fetch_stage_1|pcinput_in_mux_0[17]~31  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[18]~33  = CARRY((\fetch_stage_1|PC|Q [18] & !\fetch_stage_1|pcinput_in_mux_0[17]~31 ))

	.dataa(\fetch_stage_1|PC|Q [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[17]~31 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[18]~32_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[18]~33 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[18]~32 .lut_mask = 16'hA50A;
defparam \fetch_stage_1|pcinput_in_mux_0[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N3
dffeas \fetch_stage_1|next_pc_decode[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[18]~32_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[18] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux12~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux12~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\decode_stage_1|immediate_generator_1|Mux12~0_combout  & \fetch_stage_1|instruction_decode [19]))

	.dataa(\decode_stage_1|immediate_generator_1|Mux12~0_combout ),
	.datab(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datac(gnd),
	.datad(\fetch_stage_1|instruction_decode [19]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux12~1 .lut_mask = 16'hEECC;
defparam \decode_stage_1|immediate_generator_1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N29
dffeas \fetch_stage_1|pc_decode[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|PC|Q [19]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[19] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[19]~70 (
// Equation(s):
// \decode_stage_1|target_address_fetch[19]~70_combout  = (\decode_stage_1|immediate_generator_1|Mux12~1_combout  & ((\fetch_stage_1|pc_decode [19] & (\decode_stage_1|target_address_fetch[18]~69  & VCC)) # (!\fetch_stage_1|pc_decode [19] & 
// (!\decode_stage_1|target_address_fetch[18]~69 )))) # (!\decode_stage_1|immediate_generator_1|Mux12~1_combout  & ((\fetch_stage_1|pc_decode [19] & (!\decode_stage_1|target_address_fetch[18]~69 )) # (!\fetch_stage_1|pc_decode [19] & 
// ((\decode_stage_1|target_address_fetch[18]~69 ) # (GND)))))
// \decode_stage_1|target_address_fetch[19]~71  = CARRY((\decode_stage_1|immediate_generator_1|Mux12~1_combout  & (!\fetch_stage_1|pc_decode [19] & !\decode_stage_1|target_address_fetch[18]~69 )) # (!\decode_stage_1|immediate_generator_1|Mux12~1_combout  & 
// ((!\decode_stage_1|target_address_fetch[18]~69 ) # (!\fetch_stage_1|pc_decode [19]))))

	.dataa(\decode_stage_1|immediate_generator_1|Mux12~1_combout ),
	.datab(\fetch_stage_1|pc_decode [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[18]~69 ),
	.combout(\decode_stage_1|target_address_fetch[19]~70_combout ),
	.cout(\decode_stage_1|target_address_fetch[19]~71 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[19]~70 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \decode_stage_1|target_address_fetch[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[19]~70_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[19] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[19]~17 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[19]~17_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [19])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[19]~34_combout )))

	.dataa(\decode_stage_1|target_address_fetch [19]),
	.datab(gnd),
	.datac(\fetch_stage_1|pcinput_in_mux_0[19]~34_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[19]~17 .lut_mask = 16'hAAF0;
defparam \fetch_stage_1|pcinputmux|out_mux[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \fetch_stage_1|PC|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[19]~17_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[19] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[19]~34 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[19]~34_combout  = (\fetch_stage_1|PC|Q [19] & (!\fetch_stage_1|pcinput_in_mux_0[18]~33 )) # (!\fetch_stage_1|PC|Q [19] & ((\fetch_stage_1|pcinput_in_mux_0[18]~33 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[19]~35  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[18]~33 ) # (!\fetch_stage_1|PC|Q [19]))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[18]~33 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[19]~34_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[19]~35 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[19]~34 .lut_mask = 16'h3C3F;
defparam \fetch_stage_1|pcinput_in_mux_0[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \fetch_stage_1|next_pc_decode[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[19]~34_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[19] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux11~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux11~0_combout  = (\fetch_stage_1|instruction_decode [4] & (\fetch_stage_1|instruction_decode [20])) # (!\fetch_stage_1|instruction_decode [4] & ((\fetch_stage_1|instruction_decode [31])))

	.dataa(\fetch_stage_1|instruction_decode [4]),
	.datab(\fetch_stage_1|instruction_decode [20]),
	.datac(\fetch_stage_1|instruction_decode [31]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux11~0 .lut_mask = 16'hD8D8;
defparam \decode_stage_1|immediate_generator_1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux1~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux1~0_combout  = (\fetch_stage_1|instruction_decode [4] & (((!\fetch_stage_1|instruction_decode [3] & !\fetch_stage_1|instruction_decode [6])))) # (!\fetch_stage_1|instruction_decode [4] & 
// (\fetch_stage_1|instruction_decode [5] & (\fetch_stage_1|instruction_decode [3] & \fetch_stage_1|instruction_decode [6])))

	.dataa(\fetch_stage_1|instruction_decode [5]),
	.datab(\fetch_stage_1|instruction_decode [4]),
	.datac(\fetch_stage_1|instruction_decode [3]),
	.datad(\fetch_stage_1|instruction_decode [6]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux1~0 .lut_mask = 16'h200C;
defparam \decode_stage_1|immediate_generator_1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux11~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux11~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\decode_stage_1|immediate_generator_1|Mux11~0_combout  & (\fetch_stage_1|instruction_decode [2] & 
// \decode_stage_1|immediate_generator_1|Mux1~0_combout )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux11~0_combout ),
	.datab(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datac(\fetch_stage_1|instruction_decode [2]),
	.datad(\decode_stage_1|immediate_generator_1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux11~1 .lut_mask = 16'hECCC;
defparam \decode_stage_1|immediate_generator_1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[20]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[20]~feeder_combout  = \fetch_stage_1|PC|Q [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [20]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[20]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N9
dffeas \fetch_stage_1|pc_decode[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[20] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[20]~72 (
// Equation(s):
// \decode_stage_1|target_address_fetch[20]~72_combout  = ((\decode_stage_1|immediate_generator_1|Mux11~1_combout  $ (\fetch_stage_1|pc_decode [20] $ (!\decode_stage_1|target_address_fetch[19]~71 )))) # (GND)
// \decode_stage_1|target_address_fetch[20]~73  = CARRY((\decode_stage_1|immediate_generator_1|Mux11~1_combout  & ((\fetch_stage_1|pc_decode [20]) # (!\decode_stage_1|target_address_fetch[19]~71 ))) # (!\decode_stage_1|immediate_generator_1|Mux11~1_combout  
// & (\fetch_stage_1|pc_decode [20] & !\decode_stage_1|target_address_fetch[19]~71 )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux11~1_combout ),
	.datab(\fetch_stage_1|pc_decode [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[19]~71 ),
	.combout(\decode_stage_1|target_address_fetch[20]~72_combout ),
	.cout(\decode_stage_1|target_address_fetch[20]~73 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[20]~72 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N9
dffeas \decode_stage_1|target_address_fetch[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[20]~72_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[20] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[20]~18 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[20]~18_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [20])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[20]~36_combout )))

	.dataa(\decode_stage_1|target_address_fetch [20]),
	.datab(gnd),
	.datac(\fetch_stage_1|pcinput_in_mux_0[20]~36_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[20]~18 .lut_mask = 16'hAAF0;
defparam \fetch_stage_1|pcinputmux|out_mux[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \fetch_stage_1|PC|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[20]~18_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[20] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N6
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[20]~36 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[20]~36_combout  = (\fetch_stage_1|PC|Q [20] & (\fetch_stage_1|pcinput_in_mux_0[19]~35  $ (GND))) # (!\fetch_stage_1|PC|Q [20] & (!\fetch_stage_1|pcinput_in_mux_0[19]~35  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[20]~37  = CARRY((\fetch_stage_1|PC|Q [20] & !\fetch_stage_1|pcinput_in_mux_0[19]~35 ))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[19]~35 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[20]~36_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[20]~37 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[20]~36 .lut_mask = 16'hC30C;
defparam \fetch_stage_1|pcinput_in_mux_0[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \fetch_stage_1|next_pc_decode[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[20]~36_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[20] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[21]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[21]~feeder_combout  = \fetch_stage_1|PC|Q [21]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [21]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[21]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N31
dffeas \fetch_stage_1|pc_decode[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[21] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux10~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux10~0_combout  = (\fetch_stage_1|instruction_decode [4] & ((\fetch_stage_1|instruction_decode [21]))) # (!\fetch_stage_1|instruction_decode [4] & (\fetch_stage_1|instruction_decode [31]))

	.dataa(\fetch_stage_1|instruction_decode [4]),
	.datab(\fetch_stage_1|instruction_decode [31]),
	.datac(gnd),
	.datad(\fetch_stage_1|instruction_decode [21]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux10~0 .lut_mask = 16'hEE44;
defparam \decode_stage_1|immediate_generator_1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux10~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux10~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\decode_stage_1|immediate_generator_1|Mux10~0_combout  & (\decode_stage_1|immediate_generator_1|Mux1~0_combout  & 
// \fetch_stage_1|instruction_decode [2])))

	.dataa(\decode_stage_1|immediate_generator_1|Mux10~0_combout ),
	.datab(\decode_stage_1|immediate_generator_1|Mux1~0_combout ),
	.datac(\fetch_stage_1|instruction_decode [2]),
	.datad(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux10~1 .lut_mask = 16'hFF80;
defparam \decode_stage_1|immediate_generator_1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[21]~74 (
// Equation(s):
// \decode_stage_1|target_address_fetch[21]~74_combout  = (\fetch_stage_1|pc_decode [21] & ((\decode_stage_1|immediate_generator_1|Mux10~1_combout  & (\decode_stage_1|target_address_fetch[20]~73  & VCC)) # 
// (!\decode_stage_1|immediate_generator_1|Mux10~1_combout  & (!\decode_stage_1|target_address_fetch[20]~73 )))) # (!\fetch_stage_1|pc_decode [21] & ((\decode_stage_1|immediate_generator_1|Mux10~1_combout  & (!\decode_stage_1|target_address_fetch[20]~73 )) # 
// (!\decode_stage_1|immediate_generator_1|Mux10~1_combout  & ((\decode_stage_1|target_address_fetch[20]~73 ) # (GND)))))
// \decode_stage_1|target_address_fetch[21]~75  = CARRY((\fetch_stage_1|pc_decode [21] & (!\decode_stage_1|immediate_generator_1|Mux10~1_combout  & !\decode_stage_1|target_address_fetch[20]~73 )) # (!\fetch_stage_1|pc_decode [21] & 
// ((!\decode_stage_1|target_address_fetch[20]~73 ) # (!\decode_stage_1|immediate_generator_1|Mux10~1_combout ))))

	.dataa(\fetch_stage_1|pc_decode [21]),
	.datab(\decode_stage_1|immediate_generator_1|Mux10~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[20]~73 ),
	.combout(\decode_stage_1|target_address_fetch[21]~74_combout ),
	.cout(\decode_stage_1|target_address_fetch[21]~75 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[21]~74 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N11
dffeas \decode_stage_1|target_address_fetch[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[21]~74_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[21] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[21]~19 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[21]~19_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [21])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[21]~38_combout )))

	.dataa(\decode_stage_1|target_address_fetch [21]),
	.datab(gnd),
	.datac(\fetch_stage_1|pcinput_in_mux_0[21]~38_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[21]~19 .lut_mask = 16'hAAF0;
defparam \fetch_stage_1|pcinputmux|out_mux[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \fetch_stage_1|PC|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[21]~19_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[21] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N8
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[21]~38 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[21]~38_combout  = (\fetch_stage_1|PC|Q [21] & (!\fetch_stage_1|pcinput_in_mux_0[20]~37 )) # (!\fetch_stage_1|PC|Q [21] & ((\fetch_stage_1|pcinput_in_mux_0[20]~37 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[21]~39  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[20]~37 ) # (!\fetch_stage_1|PC|Q [21]))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[20]~37 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[21]~38_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[21]~39 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[21]~38 .lut_mask = 16'h3C3F;
defparam \fetch_stage_1|pcinput_in_mux_0[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N9
dffeas \fetch_stage_1|next_pc_decode[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[21]~38_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[21] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N13
dffeas \fetch_stage_1|pc_decode[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|PC|Q [22]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[22] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux9~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux9~0_combout  = (\fetch_stage_1|instruction_decode [4] & (\fetch_stage_1|instruction_decode [22])) # (!\fetch_stage_1|instruction_decode [4] & ((\fetch_stage_1|instruction_decode [31])))

	.dataa(\fetch_stage_1|instruction_decode [22]),
	.datab(gnd),
	.datac(\fetch_stage_1|instruction_decode [4]),
	.datad(\fetch_stage_1|instruction_decode [31]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux9~0 .lut_mask = 16'hAFA0;
defparam \decode_stage_1|immediate_generator_1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux9~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux9~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\decode_stage_1|immediate_generator_1|Mux9~0_combout  & (\fetch_stage_1|instruction_decode [2] & 
// \decode_stage_1|immediate_generator_1|Mux1~0_combout )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux9~0_combout ),
	.datab(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datac(\fetch_stage_1|instruction_decode [2]),
	.datad(\decode_stage_1|immediate_generator_1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux9~1 .lut_mask = 16'hECCC;
defparam \decode_stage_1|immediate_generator_1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[22]~76 (
// Equation(s):
// \decode_stage_1|target_address_fetch[22]~76_combout  = ((\fetch_stage_1|pc_decode [22] $ (\decode_stage_1|immediate_generator_1|Mux9~1_combout  $ (!\decode_stage_1|target_address_fetch[21]~75 )))) # (GND)
// \decode_stage_1|target_address_fetch[22]~77  = CARRY((\fetch_stage_1|pc_decode [22] & ((\decode_stage_1|immediate_generator_1|Mux9~1_combout ) # (!\decode_stage_1|target_address_fetch[21]~75 ))) # (!\fetch_stage_1|pc_decode [22] & 
// (\decode_stage_1|immediate_generator_1|Mux9~1_combout  & !\decode_stage_1|target_address_fetch[21]~75 )))

	.dataa(\fetch_stage_1|pc_decode [22]),
	.datab(\decode_stage_1|immediate_generator_1|Mux9~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[21]~75 ),
	.combout(\decode_stage_1|target_address_fetch[22]~76_combout ),
	.cout(\decode_stage_1|target_address_fetch[22]~77 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[22]~76 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N13
dffeas \decode_stage_1|target_address_fetch[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[22]~76_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[22] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[22]~20 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[22]~20_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & ((\decode_stage_1|target_address_fetch [22]))) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// (\fetch_stage_1|pcinput_in_mux_0[22]~40_combout ))

	.dataa(\fetch_stage_1|pcinput_in_mux_0[22]~40_combout ),
	.datab(gnd),
	.datac(\decode_stage_1|target_address_fetch [22]),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[22]~20 .lut_mask = 16'hF0AA;
defparam \fetch_stage_1|pcinputmux|out_mux[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \fetch_stage_1|PC|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[22]~20_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[22] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N10
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[22]~40 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[22]~40_combout  = (\fetch_stage_1|PC|Q [22] & (\fetch_stage_1|pcinput_in_mux_0[21]~39  $ (GND))) # (!\fetch_stage_1|PC|Q [22] & (!\fetch_stage_1|pcinput_in_mux_0[21]~39  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[22]~41  = CARRY((\fetch_stage_1|PC|Q [22] & !\fetch_stage_1|pcinput_in_mux_0[21]~39 ))

	.dataa(\fetch_stage_1|PC|Q [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[21]~39 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[22]~40_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[22]~41 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[22]~40 .lut_mask = 16'hA50A;
defparam \fetch_stage_1|pcinput_in_mux_0[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N11
dffeas \fetch_stage_1|next_pc_decode[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[22]~40_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[22] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[23]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[23]~feeder_combout  = \fetch_stage_1|PC|Q [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [23]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[23]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N23
dffeas \fetch_stage_1|pc_decode[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[23] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux8~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux8~0_combout  = (\fetch_stage_1|instruction_decode [4] & ((\fetch_stage_1|instruction_decode [23]))) # (!\fetch_stage_1|instruction_decode [4] & (\fetch_stage_1|instruction_decode [31]))

	.dataa(\fetch_stage_1|instruction_decode [4]),
	.datab(\fetch_stage_1|instruction_decode [31]),
	.datac(\fetch_stage_1|instruction_decode [23]),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux8~0 .lut_mask = 16'hE4E4;
defparam \decode_stage_1|immediate_generator_1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux8~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux8~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\fetch_stage_1|instruction_decode [2] & (\decode_stage_1|immediate_generator_1|Mux8~0_combout  & 
// \decode_stage_1|immediate_generator_1|Mux1~0_combout )))

	.dataa(\fetch_stage_1|instruction_decode [2]),
	.datab(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datac(\decode_stage_1|immediate_generator_1|Mux8~0_combout ),
	.datad(\decode_stage_1|immediate_generator_1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux8~1 .lut_mask = 16'hECCC;
defparam \decode_stage_1|immediate_generator_1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[23]~78 (
// Equation(s):
// \decode_stage_1|target_address_fetch[23]~78_combout  = (\fetch_stage_1|pc_decode [23] & ((\decode_stage_1|immediate_generator_1|Mux8~1_combout  & (\decode_stage_1|target_address_fetch[22]~77  & VCC)) # 
// (!\decode_stage_1|immediate_generator_1|Mux8~1_combout  & (!\decode_stage_1|target_address_fetch[22]~77 )))) # (!\fetch_stage_1|pc_decode [23] & ((\decode_stage_1|immediate_generator_1|Mux8~1_combout  & (!\decode_stage_1|target_address_fetch[22]~77 )) # 
// (!\decode_stage_1|immediate_generator_1|Mux8~1_combout  & ((\decode_stage_1|target_address_fetch[22]~77 ) # (GND)))))
// \decode_stage_1|target_address_fetch[23]~79  = CARRY((\fetch_stage_1|pc_decode [23] & (!\decode_stage_1|immediate_generator_1|Mux8~1_combout  & !\decode_stage_1|target_address_fetch[22]~77 )) # (!\fetch_stage_1|pc_decode [23] & 
// ((!\decode_stage_1|target_address_fetch[22]~77 ) # (!\decode_stage_1|immediate_generator_1|Mux8~1_combout ))))

	.dataa(\fetch_stage_1|pc_decode [23]),
	.datab(\decode_stage_1|immediate_generator_1|Mux8~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[22]~77 ),
	.combout(\decode_stage_1|target_address_fetch[23]~78_combout ),
	.cout(\decode_stage_1|target_address_fetch[23]~79 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[23]~78 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N15
dffeas \decode_stage_1|target_address_fetch[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[23]~78_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[23] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[23]~21 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[23]~21_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [23])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[23]~42_combout )))

	.dataa(\decode_stage_1|target_address_fetch [23]),
	.datab(gnd),
	.datac(\fetch_stage_1|pcinput_in_mux_0[23]~42_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[23]~21 .lut_mask = 16'hAAF0;
defparam \fetch_stage_1|pcinputmux|out_mux[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \fetch_stage_1|PC|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[23]~21_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[23] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N12
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[23]~42 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[23]~42_combout  = (\fetch_stage_1|PC|Q [23] & (!\fetch_stage_1|pcinput_in_mux_0[22]~41 )) # (!\fetch_stage_1|PC|Q [23] & ((\fetch_stage_1|pcinput_in_mux_0[22]~41 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[23]~43  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[22]~41 ) # (!\fetch_stage_1|PC|Q [23]))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[22]~41 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[23]~42_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[23]~43 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[23]~42 .lut_mask = 16'h3C3F;
defparam \fetch_stage_1|pcinput_in_mux_0[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N13
dffeas \fetch_stage_1|next_pc_decode[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[23]~42_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[23] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux7~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux7~0_combout  = (\fetch_stage_1|instruction_decode [4] & ((\fetch_stage_1|instruction_decode [24]))) # (!\fetch_stage_1|instruction_decode [4] & (\fetch_stage_1|instruction_decode [31]))

	.dataa(\fetch_stage_1|instruction_decode [4]),
	.datab(gnd),
	.datac(\fetch_stage_1|instruction_decode [31]),
	.datad(\fetch_stage_1|instruction_decode [24]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux7~0 .lut_mask = 16'hFA50;
defparam \decode_stage_1|immediate_generator_1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux7~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux7~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\decode_stage_1|immediate_generator_1|Mux7~0_combout  & (\fetch_stage_1|instruction_decode [2] & 
// \decode_stage_1|immediate_generator_1|Mux1~0_combout )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux7~0_combout ),
	.datab(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datac(\fetch_stage_1|instruction_decode [2]),
	.datad(\decode_stage_1|immediate_generator_1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux7~1 .lut_mask = 16'hECCC;
defparam \decode_stage_1|immediate_generator_1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N4
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[24]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[24]~feeder_combout  = \fetch_stage_1|PC|Q [24]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [24]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[24]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N5
dffeas \fetch_stage_1|pc_decode[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[24] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[24]~80 (
// Equation(s):
// \decode_stage_1|target_address_fetch[24]~80_combout  = ((\decode_stage_1|immediate_generator_1|Mux7~1_combout  $ (\fetch_stage_1|pc_decode [24] $ (!\decode_stage_1|target_address_fetch[23]~79 )))) # (GND)
// \decode_stage_1|target_address_fetch[24]~81  = CARRY((\decode_stage_1|immediate_generator_1|Mux7~1_combout  & ((\fetch_stage_1|pc_decode [24]) # (!\decode_stage_1|target_address_fetch[23]~79 ))) # (!\decode_stage_1|immediate_generator_1|Mux7~1_combout  & 
// (\fetch_stage_1|pc_decode [24] & !\decode_stage_1|target_address_fetch[23]~79 )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux7~1_combout ),
	.datab(\fetch_stage_1|pc_decode [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[23]~79 ),
	.combout(\decode_stage_1|target_address_fetch[24]~80_combout ),
	.cout(\decode_stage_1|target_address_fetch[24]~81 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[24]~80 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \decode_stage_1|target_address_fetch[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[24]~80_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[24] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[24]~22 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[24]~22_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & ((\decode_stage_1|target_address_fetch [24]))) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// (\fetch_stage_1|pcinput_in_mux_0[24]~44_combout ))

	.dataa(\fetch_stage_1|pcinput_in_mux_0[24]~44_combout ),
	.datab(gnd),
	.datac(\decode_stage_1|target_address_fetch [24]),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[24]~22 .lut_mask = 16'hF0AA;
defparam \fetch_stage_1|pcinputmux|out_mux[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \fetch_stage_1|PC|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[24]~22_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[24] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N14
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[24]~44 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[24]~44_combout  = (\fetch_stage_1|PC|Q [24] & (\fetch_stage_1|pcinput_in_mux_0[23]~43  $ (GND))) # (!\fetch_stage_1|PC|Q [24] & (!\fetch_stage_1|pcinput_in_mux_0[23]~43  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[24]~45  = CARRY((\fetch_stage_1|PC|Q [24] & !\fetch_stage_1|pcinput_in_mux_0[23]~43 ))

	.dataa(\fetch_stage_1|PC|Q [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[23]~43 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[24]~44_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[24]~45 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[24]~44 .lut_mask = 16'hA50A;
defparam \fetch_stage_1|pcinput_in_mux_0[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N15
dffeas \fetch_stage_1|next_pc_decode[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[24]~44_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[24] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N30
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[25]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[25]~feeder_combout  = \fetch_stage_1|PC|Q [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [25]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[25]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N31
dffeas \fetch_stage_1|pc_decode[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[25] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N4
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux6~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux6~0_combout  = (\fetch_stage_1|instruction_decode [4] & ((\fetch_stage_1|instruction_decode [25]))) # (!\fetch_stage_1|instruction_decode [4] & (\fetch_stage_1|instruction_decode [31]))

	.dataa(\fetch_stage_1|instruction_decode [4]),
	.datab(\fetch_stage_1|instruction_decode [31]),
	.datac(gnd),
	.datad(\fetch_stage_1|instruction_decode [25]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux6~0 .lut_mask = 16'hEE44;
defparam \decode_stage_1|immediate_generator_1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux6~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux6~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\decode_stage_1|immediate_generator_1|Mux1~0_combout  & (\fetch_stage_1|instruction_decode [2] & 
// \decode_stage_1|immediate_generator_1|Mux6~0_combout )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux1~0_combout ),
	.datab(\fetch_stage_1|instruction_decode [2]),
	.datac(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datad(\decode_stage_1|immediate_generator_1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux6~1 .lut_mask = 16'hF8F0;
defparam \decode_stage_1|immediate_generator_1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[25]~82 (
// Equation(s):
// \decode_stage_1|target_address_fetch[25]~82_combout  = (\fetch_stage_1|pc_decode [25] & ((\decode_stage_1|immediate_generator_1|Mux6~1_combout  & (\decode_stage_1|target_address_fetch[24]~81  & VCC)) # 
// (!\decode_stage_1|immediate_generator_1|Mux6~1_combout  & (!\decode_stage_1|target_address_fetch[24]~81 )))) # (!\fetch_stage_1|pc_decode [25] & ((\decode_stage_1|immediate_generator_1|Mux6~1_combout  & (!\decode_stage_1|target_address_fetch[24]~81 )) # 
// (!\decode_stage_1|immediate_generator_1|Mux6~1_combout  & ((\decode_stage_1|target_address_fetch[24]~81 ) # (GND)))))
// \decode_stage_1|target_address_fetch[25]~83  = CARRY((\fetch_stage_1|pc_decode [25] & (!\decode_stage_1|immediate_generator_1|Mux6~1_combout  & !\decode_stage_1|target_address_fetch[24]~81 )) # (!\fetch_stage_1|pc_decode [25] & 
// ((!\decode_stage_1|target_address_fetch[24]~81 ) # (!\decode_stage_1|immediate_generator_1|Mux6~1_combout ))))

	.dataa(\fetch_stage_1|pc_decode [25]),
	.datab(\decode_stage_1|immediate_generator_1|Mux6~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[24]~81 ),
	.combout(\decode_stage_1|target_address_fetch[25]~82_combout ),
	.cout(\decode_stage_1|target_address_fetch[25]~83 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[25]~82 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N19
dffeas \decode_stage_1|target_address_fetch[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[25]~82_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[25] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[25]~23 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[25]~23_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & ((\decode_stage_1|target_address_fetch [25]))) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// (\fetch_stage_1|pcinput_in_mux_0[25]~46_combout ))

	.dataa(\fetch_stage_1|pcinput_in_mux_0[25]~46_combout ),
	.datab(gnd),
	.datac(\decode_stage_1|target_address_fetch [25]),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[25]~23 .lut_mask = 16'hF0AA;
defparam \fetch_stage_1|pcinputmux|out_mux[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N15
dffeas \fetch_stage_1|PC|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[25]~23_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[25] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N16
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[25]~46 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[25]~46_combout  = (\fetch_stage_1|PC|Q [25] & (!\fetch_stage_1|pcinput_in_mux_0[24]~45 )) # (!\fetch_stage_1|PC|Q [25] & ((\fetch_stage_1|pcinput_in_mux_0[24]~45 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[25]~47  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[24]~45 ) # (!\fetch_stage_1|PC|Q [25]))

	.dataa(\fetch_stage_1|PC|Q [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[24]~45 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[25]~46_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[25]~47 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[25]~46 .lut_mask = 16'h5A5F;
defparam \fetch_stage_1|pcinput_in_mux_0[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N17
dffeas \fetch_stage_1|next_pc_decode[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[25]~46_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[25] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N19
dffeas \fetch_stage_1|pc_decode[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|PC|Q [26]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[26] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux5~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux5~0_combout  = (\fetch_stage_1|instruction_decode [4] & (\fetch_stage_1|instruction_decode [26])) # (!\fetch_stage_1|instruction_decode [4] & ((\fetch_stage_1|instruction_decode [31])))

	.dataa(gnd),
	.datab(\fetch_stage_1|instruction_decode [4]),
	.datac(\fetch_stage_1|instruction_decode [26]),
	.datad(\fetch_stage_1|instruction_decode [31]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux5~0 .lut_mask = 16'hF3C0;
defparam \decode_stage_1|immediate_generator_1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux5~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux5~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\fetch_stage_1|instruction_decode [2] & (\decode_stage_1|immediate_generator_1|Mux5~0_combout  & 
// \decode_stage_1|immediate_generator_1|Mux1~0_combout )))

	.dataa(\fetch_stage_1|instruction_decode [2]),
	.datab(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datac(\decode_stage_1|immediate_generator_1|Mux5~0_combout ),
	.datad(\decode_stage_1|immediate_generator_1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux5~1 .lut_mask = 16'hECCC;
defparam \decode_stage_1|immediate_generator_1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[26]~84 (
// Equation(s):
// \decode_stage_1|target_address_fetch[26]~84_combout  = ((\fetch_stage_1|pc_decode [26] $ (\decode_stage_1|immediate_generator_1|Mux5~1_combout  $ (!\decode_stage_1|target_address_fetch[25]~83 )))) # (GND)
// \decode_stage_1|target_address_fetch[26]~85  = CARRY((\fetch_stage_1|pc_decode [26] & ((\decode_stage_1|immediate_generator_1|Mux5~1_combout ) # (!\decode_stage_1|target_address_fetch[25]~83 ))) # (!\fetch_stage_1|pc_decode [26] & 
// (\decode_stage_1|immediate_generator_1|Mux5~1_combout  & !\decode_stage_1|target_address_fetch[25]~83 )))

	.dataa(\fetch_stage_1|pc_decode [26]),
	.datab(\decode_stage_1|immediate_generator_1|Mux5~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[25]~83 ),
	.combout(\decode_stage_1|target_address_fetch[26]~84_combout ),
	.cout(\decode_stage_1|target_address_fetch[26]~85 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[26]~84 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N21
dffeas \decode_stage_1|target_address_fetch[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[26]~84_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[26] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[26]~24 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[26]~24_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [26])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[26]~48_combout )))

	.dataa(\decode_stage_1|target_address_fetch [26]),
	.datab(\fetch_stage_1|pcinput_in_mux_0[26]~48_combout ),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[26]~24_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[26]~24 .lut_mask = 16'hAACC;
defparam \fetch_stage_1|pcinputmux|out_mux[26]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \fetch_stage_1|PC|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[26]~24_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[26] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N18
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[26]~48 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[26]~48_combout  = (\fetch_stage_1|PC|Q [26] & (\fetch_stage_1|pcinput_in_mux_0[25]~47  $ (GND))) # (!\fetch_stage_1|PC|Q [26] & (!\fetch_stage_1|pcinput_in_mux_0[25]~47  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[26]~49  = CARRY((\fetch_stage_1|PC|Q [26] & !\fetch_stage_1|pcinput_in_mux_0[25]~47 ))

	.dataa(\fetch_stage_1|PC|Q [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[25]~47 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[26]~48_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[26]~49 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[26]~48 .lut_mask = 16'hA50A;
defparam \fetch_stage_1|pcinput_in_mux_0[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N19
dffeas \fetch_stage_1|next_pc_decode[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[26]~48_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[26] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[27]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[27]~feeder_combout  = \fetch_stage_1|PC|Q [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [27]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[27]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N25
dffeas \fetch_stage_1|pc_decode[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[27] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N20
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux4~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux4~0_combout  = (\fetch_stage_1|instruction_decode [4] & ((\fetch_stage_1|instruction_decode [27]))) # (!\fetch_stage_1|instruction_decode [4] & (\fetch_stage_1|instruction_decode [31]))

	.dataa(\fetch_stage_1|instruction_decode [31]),
	.datab(gnd),
	.datac(\fetch_stage_1|instruction_decode [27]),
	.datad(\fetch_stage_1|instruction_decode [4]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux4~0 .lut_mask = 16'hF0AA;
defparam \decode_stage_1|immediate_generator_1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux4~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux4~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\fetch_stage_1|instruction_decode [2] & (\decode_stage_1|immediate_generator_1|Mux4~0_combout  & 
// \decode_stage_1|immediate_generator_1|Mux1~0_combout )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datab(\fetch_stage_1|instruction_decode [2]),
	.datac(\decode_stage_1|immediate_generator_1|Mux4~0_combout ),
	.datad(\decode_stage_1|immediate_generator_1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux4~1 .lut_mask = 16'hEAAA;
defparam \decode_stage_1|immediate_generator_1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[27]~86 (
// Equation(s):
// \decode_stage_1|target_address_fetch[27]~86_combout  = (\fetch_stage_1|pc_decode [27] & ((\decode_stage_1|immediate_generator_1|Mux4~1_combout  & (\decode_stage_1|target_address_fetch[26]~85  & VCC)) # 
// (!\decode_stage_1|immediate_generator_1|Mux4~1_combout  & (!\decode_stage_1|target_address_fetch[26]~85 )))) # (!\fetch_stage_1|pc_decode [27] & ((\decode_stage_1|immediate_generator_1|Mux4~1_combout  & (!\decode_stage_1|target_address_fetch[26]~85 )) # 
// (!\decode_stage_1|immediate_generator_1|Mux4~1_combout  & ((\decode_stage_1|target_address_fetch[26]~85 ) # (GND)))))
// \decode_stage_1|target_address_fetch[27]~87  = CARRY((\fetch_stage_1|pc_decode [27] & (!\decode_stage_1|immediate_generator_1|Mux4~1_combout  & !\decode_stage_1|target_address_fetch[26]~85 )) # (!\fetch_stage_1|pc_decode [27] & 
// ((!\decode_stage_1|target_address_fetch[26]~85 ) # (!\decode_stage_1|immediate_generator_1|Mux4~1_combout ))))

	.dataa(\fetch_stage_1|pc_decode [27]),
	.datab(\decode_stage_1|immediate_generator_1|Mux4~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[26]~85 ),
	.combout(\decode_stage_1|target_address_fetch[27]~86_combout ),
	.cout(\decode_stage_1|target_address_fetch[27]~87 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[27]~86 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N23
dffeas \decode_stage_1|target_address_fetch[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[27]~86_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[27] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[27]~25 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[27]~25_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [27])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[27]~50_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|target_address_fetch [27]),
	.datac(\fetch_stage_1|pcinput_in_mux_0[27]~50_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[27]~25 .lut_mask = 16'hCCF0;
defparam \fetch_stage_1|pcinputmux|out_mux[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \fetch_stage_1|PC|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[27]~25_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[27] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N20
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[27]~50 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[27]~50_combout  = (\fetch_stage_1|PC|Q [27] & (!\fetch_stage_1|pcinput_in_mux_0[26]~49 )) # (!\fetch_stage_1|PC|Q [27] & ((\fetch_stage_1|pcinput_in_mux_0[26]~49 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[27]~51  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[26]~49 ) # (!\fetch_stage_1|PC|Q [27]))

	.dataa(gnd),
	.datab(\fetch_stage_1|PC|Q [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[26]~49 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[27]~50_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[27]~51 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[27]~50 .lut_mask = 16'h3C3F;
defparam \fetch_stage_1|pcinput_in_mux_0[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N21
dffeas \fetch_stage_1|next_pc_decode[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[27]~50_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[27] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux3~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux3~0_combout  = (\fetch_stage_1|instruction_decode [4] & (\fetch_stage_1|instruction_decode [28])) # (!\fetch_stage_1|instruction_decode [4] & ((\fetch_stage_1|instruction_decode [31])))

	.dataa(gnd),
	.datab(\fetch_stage_1|instruction_decode [4]),
	.datac(\fetch_stage_1|instruction_decode [28]),
	.datad(\fetch_stage_1|instruction_decode [31]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux3~0 .lut_mask = 16'hF3C0;
defparam \decode_stage_1|immediate_generator_1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux3~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux3~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\decode_stage_1|immediate_generator_1|Mux1~0_combout  & (\decode_stage_1|immediate_generator_1|Mux3~0_combout  & 
// \fetch_stage_1|instruction_decode [2])))

	.dataa(\decode_stage_1|immediate_generator_1|Mux1~0_combout ),
	.datab(\decode_stage_1|immediate_generator_1|Mux3~0_combout ),
	.datac(\fetch_stage_1|instruction_decode [2]),
	.datad(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux3~1 .lut_mask = 16'hFF80;
defparam \decode_stage_1|immediate_generator_1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N30
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[28]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[28]~feeder_combout  = \fetch_stage_1|PC|Q [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [28]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[28]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N31
dffeas \fetch_stage_1|pc_decode[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[28] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[28]~88 (
// Equation(s):
// \decode_stage_1|target_address_fetch[28]~88_combout  = ((\decode_stage_1|immediate_generator_1|Mux3~1_combout  $ (\fetch_stage_1|pc_decode [28] $ (!\decode_stage_1|target_address_fetch[27]~87 )))) # (GND)
// \decode_stage_1|target_address_fetch[28]~89  = CARRY((\decode_stage_1|immediate_generator_1|Mux3~1_combout  & ((\fetch_stage_1|pc_decode [28]) # (!\decode_stage_1|target_address_fetch[27]~87 ))) # (!\decode_stage_1|immediate_generator_1|Mux3~1_combout  & 
// (\fetch_stage_1|pc_decode [28] & !\decode_stage_1|target_address_fetch[27]~87 )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux3~1_combout ),
	.datab(\fetch_stage_1|pc_decode [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[27]~87 ),
	.combout(\decode_stage_1|target_address_fetch[28]~88_combout ),
	.cout(\decode_stage_1|target_address_fetch[28]~89 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[28]~88 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \decode_stage_1|target_address_fetch[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[28]~88_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[28] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[28]~26 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[28]~26_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & ((\decode_stage_1|target_address_fetch [28]))) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// (\fetch_stage_1|pcinput_in_mux_0[28]~52_combout ))

	.dataa(gnd),
	.datab(\fetch_stage_1|pcinput_in_mux_0[28]~52_combout ),
	.datac(\decode_stage_1|target_address_fetch [28]),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[28]~26_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[28]~26 .lut_mask = 16'hF0CC;
defparam \fetch_stage_1|pcinputmux|out_mux[28]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N17
dffeas \fetch_stage_1|PC|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[28]~26_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[28] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N22
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[28]~52 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[28]~52_combout  = (\fetch_stage_1|PC|Q [28] & (\fetch_stage_1|pcinput_in_mux_0[27]~51  $ (GND))) # (!\fetch_stage_1|PC|Q [28] & (!\fetch_stage_1|pcinput_in_mux_0[27]~51  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[28]~53  = CARRY((\fetch_stage_1|PC|Q [28] & !\fetch_stage_1|pcinput_in_mux_0[27]~51 ))

	.dataa(\fetch_stage_1|PC|Q [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[27]~51 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[28]~52_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[28]~53 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[28]~52 .lut_mask = 16'hA50A;
defparam \fetch_stage_1|pcinput_in_mux_0[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N23
dffeas \fetch_stage_1|next_pc_decode[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[28]~52_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[28] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux2~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux2~0_combout  = (\fetch_stage_1|instruction_decode [4] & (\fetch_stage_1|instruction_decode [29])) # (!\fetch_stage_1|instruction_decode [4] & ((\fetch_stage_1|instruction_decode [31])))

	.dataa(gnd),
	.datab(\fetch_stage_1|instruction_decode [4]),
	.datac(\fetch_stage_1|instruction_decode [29]),
	.datad(\fetch_stage_1|instruction_decode [31]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux2~0 .lut_mask = 16'hF3C0;
defparam \decode_stage_1|immediate_generator_1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux2~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux2~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\decode_stage_1|immediate_generator_1|Mux1~0_combout  & (\decode_stage_1|immediate_generator_1|Mux2~0_combout  & 
// \fetch_stage_1|instruction_decode [2])))

	.dataa(\decode_stage_1|immediate_generator_1|Mux1~0_combout ),
	.datab(\decode_stage_1|immediate_generator_1|Mux2~0_combout ),
	.datac(\fetch_stage_1|instruction_decode [2]),
	.datad(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux2~1 .lut_mask = 16'hFF80;
defparam \decode_stage_1|immediate_generator_1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N0
cyclone10lp_lcell_comb \fetch_stage_1|pc_decode[29]~feeder (
// Equation(s):
// \fetch_stage_1|pc_decode[29]~feeder_combout  = \fetch_stage_1|PC|Q [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [29]),
	.cin(gnd),
	.combout(\fetch_stage_1|pc_decode[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[29]~feeder .lut_mask = 16'hFF00;
defparam \fetch_stage_1|pc_decode[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N1
dffeas \fetch_stage_1|pc_decode[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pc_decode[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[29] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[29]~90 (
// Equation(s):
// \decode_stage_1|target_address_fetch[29]~90_combout  = (\decode_stage_1|immediate_generator_1|Mux2~1_combout  & ((\fetch_stage_1|pc_decode [29] & (\decode_stage_1|target_address_fetch[28]~89  & VCC)) # (!\fetch_stage_1|pc_decode [29] & 
// (!\decode_stage_1|target_address_fetch[28]~89 )))) # (!\decode_stage_1|immediate_generator_1|Mux2~1_combout  & ((\fetch_stage_1|pc_decode [29] & (!\decode_stage_1|target_address_fetch[28]~89 )) # (!\fetch_stage_1|pc_decode [29] & 
// ((\decode_stage_1|target_address_fetch[28]~89 ) # (GND)))))
// \decode_stage_1|target_address_fetch[29]~91  = CARRY((\decode_stage_1|immediate_generator_1|Mux2~1_combout  & (!\fetch_stage_1|pc_decode [29] & !\decode_stage_1|target_address_fetch[28]~89 )) # (!\decode_stage_1|immediate_generator_1|Mux2~1_combout  & 
// ((!\decode_stage_1|target_address_fetch[28]~89 ) # (!\fetch_stage_1|pc_decode [29]))))

	.dataa(\decode_stage_1|immediate_generator_1|Mux2~1_combout ),
	.datab(\fetch_stage_1|pc_decode [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[28]~89 ),
	.combout(\decode_stage_1|target_address_fetch[29]~90_combout ),
	.cout(\decode_stage_1|target_address_fetch[29]~91 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[29]~90 .lut_mask = 16'h9617;
defparam \decode_stage_1|target_address_fetch[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N27
dffeas \decode_stage_1|target_address_fetch[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[29]~90_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[29] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[29]~27 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[29]~27_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & ((\decode_stage_1|target_address_fetch [29]))) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// (\fetch_stage_1|pcinput_in_mux_0[29]~54_combout ))

	.dataa(gnd),
	.datab(\fetch_stage_1|pcinput_in_mux_0[29]~54_combout ),
	.datac(\decode_stage_1|target_address_fetch [29]),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[29]~27 .lut_mask = 16'hF0CC;
defparam \fetch_stage_1|pcinputmux|out_mux[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N19
dffeas \fetch_stage_1|PC|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[29]~27_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[29] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[29]~54 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[29]~54_combout  = (\fetch_stage_1|PC|Q [29] & (!\fetch_stage_1|pcinput_in_mux_0[28]~53 )) # (!\fetch_stage_1|PC|Q [29] & ((\fetch_stage_1|pcinput_in_mux_0[28]~53 ) # (GND)))
// \fetch_stage_1|pcinput_in_mux_0[29]~55  = CARRY((!\fetch_stage_1|pcinput_in_mux_0[28]~53 ) # (!\fetch_stage_1|PC|Q [29]))

	.dataa(\fetch_stage_1|PC|Q [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[28]~53 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[29]~54_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[29]~55 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[29]~54 .lut_mask = 16'h5A5F;
defparam \fetch_stage_1|pcinput_in_mux_0[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N25
dffeas \fetch_stage_1|next_pc_decode[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[29]~54_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[29] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N15
dffeas \fetch_stage_1|pc_decode[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|PC|Q [30]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[30] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N2
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux1~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux1~1_combout  = (\fetch_stage_1|instruction_decode [4] & (\fetch_stage_1|instruction_decode [30])) # (!\fetch_stage_1|instruction_decode [4] & ((\fetch_stage_1|instruction_decode [31])))

	.dataa(\fetch_stage_1|instruction_decode [4]),
	.datab(gnd),
	.datac(\fetch_stage_1|instruction_decode [30]),
	.datad(\fetch_stage_1|instruction_decode [31]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux1~1 .lut_mask = 16'hF5A0;
defparam \decode_stage_1|immediate_generator_1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux1~2 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux1~2_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\fetch_stage_1|instruction_decode [2] & (\decode_stage_1|immediate_generator_1|Mux1~1_combout  & 
// \decode_stage_1|immediate_generator_1|Mux1~0_combout )))

	.dataa(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.datab(\fetch_stage_1|instruction_decode [2]),
	.datac(\decode_stage_1|immediate_generator_1|Mux1~1_combout ),
	.datad(\decode_stage_1|immediate_generator_1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux1~2 .lut_mask = 16'hEAAA;
defparam \decode_stage_1|immediate_generator_1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[30]~92 (
// Equation(s):
// \decode_stage_1|target_address_fetch[30]~92_combout  = ((\fetch_stage_1|pc_decode [30] $ (\decode_stage_1|immediate_generator_1|Mux1~2_combout  $ (!\decode_stage_1|target_address_fetch[29]~91 )))) # (GND)
// \decode_stage_1|target_address_fetch[30]~93  = CARRY((\fetch_stage_1|pc_decode [30] & ((\decode_stage_1|immediate_generator_1|Mux1~2_combout ) # (!\decode_stage_1|target_address_fetch[29]~91 ))) # (!\fetch_stage_1|pc_decode [30] & 
// (\decode_stage_1|immediate_generator_1|Mux1~2_combout  & !\decode_stage_1|target_address_fetch[29]~91 )))

	.dataa(\fetch_stage_1|pc_decode [30]),
	.datab(\decode_stage_1|immediate_generator_1|Mux1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\decode_stage_1|target_address_fetch[29]~91 ),
	.combout(\decode_stage_1|target_address_fetch[30]~92_combout ),
	.cout(\decode_stage_1|target_address_fetch[30]~93 ));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[30]~92 .lut_mask = 16'h698E;
defparam \decode_stage_1|target_address_fetch[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N29
dffeas \decode_stage_1|target_address_fetch[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[30]~92_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[30] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[30]~28 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[30]~28_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & (\decode_stage_1|target_address_fetch [30])) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// ((\fetch_stage_1|pcinput_in_mux_0[30]~56_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|target_address_fetch [30]),
	.datac(\fetch_stage_1|pcinput_in_mux_0[30]~56_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[30]~28_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[30]~28 .lut_mask = 16'hCCF0;
defparam \fetch_stage_1|pcinputmux|out_mux[30]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \fetch_stage_1|PC|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[30]~28_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[30] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N26
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[30]~56 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[30]~56_combout  = (\fetch_stage_1|PC|Q [30] & (\fetch_stage_1|pcinput_in_mux_0[29]~55  $ (GND))) # (!\fetch_stage_1|PC|Q [30] & (!\fetch_stage_1|pcinput_in_mux_0[29]~55  & VCC))
// \fetch_stage_1|pcinput_in_mux_0[30]~57  = CARRY((\fetch_stage_1|PC|Q [30] & !\fetch_stage_1|pcinput_in_mux_0[29]~55 ))

	.dataa(\fetch_stage_1|PC|Q [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\fetch_stage_1|pcinput_in_mux_0[29]~55 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[30]~56_combout ),
	.cout(\fetch_stage_1|pcinput_in_mux_0[30]~57 ));
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[30]~56 .lut_mask = 16'hA50A;
defparam \fetch_stage_1|pcinput_in_mux_0[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N27
dffeas \fetch_stage_1|next_pc_decode[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[30]~56_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[30] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N11
dffeas \fetch_stage_1|pc_decode[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|PC|Q [31]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|pc_decode [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|pc_decode[31] .is_wysiwyg = "true";
defparam \fetch_stage_1|pc_decode[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux0~0 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux0~0_combout  = (\fetch_stage_1|instruction_decode [4] & (!\fetch_stage_1|instruction_decode [3] & (!\fetch_stage_1|instruction_decode [6]))) # (!\fetch_stage_1|instruction_decode [4] & 
// (\fetch_stage_1|instruction_decode [3] & (\fetch_stage_1|instruction_decode [6] & \fetch_stage_1|instruction_decode [5])))

	.dataa(\fetch_stage_1|instruction_decode [4]),
	.datab(\fetch_stage_1|instruction_decode [3]),
	.datac(\fetch_stage_1|instruction_decode [6]),
	.datad(\fetch_stage_1|instruction_decode [5]),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux0~0 .lut_mask = 16'h4202;
defparam \decode_stage_1|immediate_generator_1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cyclone10lp_lcell_comb \decode_stage_1|immediate_generator_1|Mux0~1 (
// Equation(s):
// \decode_stage_1|immediate_generator_1|Mux0~1_combout  = (\decode_stage_1|immediate_generator_1|Mux19~1_combout ) # ((\fetch_stage_1|instruction_decode [2] & (\fetch_stage_1|instruction_decode [31] & \decode_stage_1|immediate_generator_1|Mux0~0_combout )))

	.dataa(\fetch_stage_1|instruction_decode [2]),
	.datab(\fetch_stage_1|instruction_decode [31]),
	.datac(\decode_stage_1|immediate_generator_1|Mux0~0_combout ),
	.datad(\decode_stage_1|immediate_generator_1|Mux19~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_generator_1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_generator_1|Mux0~1 .lut_mask = 16'hFF80;
defparam \decode_stage_1|immediate_generator_1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cyclone10lp_lcell_comb \decode_stage_1|target_address_fetch[31]~94 (
// Equation(s):
// \decode_stage_1|target_address_fetch[31]~94_combout  = \fetch_stage_1|pc_decode [31] $ (\decode_stage_1|target_address_fetch[30]~93  $ (\decode_stage_1|immediate_generator_1|Mux0~1_combout ))

	.dataa(\fetch_stage_1|pc_decode [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode_stage_1|immediate_generator_1|Mux0~1_combout ),
	.cin(\decode_stage_1|target_address_fetch[30]~93 ),
	.combout(\decode_stage_1|target_address_fetch[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[31]~94 .lut_mask = 16'hA55A;
defparam \decode_stage_1|target_address_fetch[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N31
dffeas \decode_stage_1|target_address_fetch[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|target_address_fetch[31]~94_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|target_address_fetch [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|target_address_fetch[31] .is_wysiwyg = "true";
defparam \decode_stage_1|target_address_fetch[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cyclone10lp_lcell_comb \fetch_stage_1|pcinputmux|out_mux[31]~29 (
// Equation(s):
// \fetch_stage_1|pcinputmux|out_mux[31]~29_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & ((\decode_stage_1|target_address_fetch [31]))) # (!\RV32I_control_1|decode_stage_control_1|PCSrc~combout  & 
// (\fetch_stage_1|pcinput_in_mux_0[31]~58_combout ))

	.dataa(gnd),
	.datab(\fetch_stage_1|pcinput_in_mux_0[31]~58_combout ),
	.datac(\decode_stage_1|target_address_fetch [31]),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|pcinputmux|out_mux[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinputmux|out_mux[31]~29 .lut_mask = 16'hF0CC;
defparam \fetch_stage_1|pcinputmux|out_mux[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \fetch_stage_1|PC|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinputmux|out_mux[31]~29_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[31] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N28
cyclone10lp_lcell_comb \fetch_stage_1|pcinput_in_mux_0[31]~58 (
// Equation(s):
// \fetch_stage_1|pcinput_in_mux_0[31]~58_combout  = \fetch_stage_1|pcinput_in_mux_0[30]~57  $ (\fetch_stage_1|PC|Q [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\fetch_stage_1|PC|Q [31]),
	.cin(\fetch_stage_1|pcinput_in_mux_0[30]~57 ),
	.combout(\fetch_stage_1|pcinput_in_mux_0[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|pcinput_in_mux_0[31]~58 .lut_mask = 16'h0FF0;
defparam \fetch_stage_1|pcinput_in_mux_0[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y6_N29
dffeas \fetch_stage_1|next_pc_decode[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\fetch_stage_1|pcinput_in_mux_0[31]~58_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|FetchPipeWrite~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|next_pc_decode [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|next_pc_decode[31] .is_wysiwyg = "true";
defparam \fetch_stage_1|next_pc_decode[31] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y7_N0
cyclone10lp_ram_block \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe6~q ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,\fetch_stage_1|next_pc_decode [31],\fetch_stage_1|next_pc_decode [30],\fetch_stage_1|next_pc_decode [29],\fetch_stage_1|next_pc_decode [28],\fetch_stage_1|next_pc_decode [27],\fetch_stage_1|next_pc_decode [26],\fetch_stage_1|next_pc_decode [25],\fetch_stage_1|next_pc_decode [24],
\fetch_stage_1|next_pc_decode [23],\fetch_stage_1|next_pc_decode [22],\fetch_stage_1|next_pc_decode [21],\fetch_stage_1|next_pc_decode [20],\fetch_stage_1|next_pc_decode [19],\fetch_stage_1|next_pc_decode [18],\fetch_stage_1|next_pc_decode [17],\fetch_stage_1|next_pc_decode [16],
\fetch_stage_1|next_pc_decode [15],\fetch_stage_1|next_pc_decode [14],\fetch_stage_1|next_pc_decode [13],\fetch_stage_1|next_pc_decode [12],\fetch_stage_1|next_pc_decode [11],\fetch_stage_1|next_pc_decode [10],\fetch_stage_1|next_pc_decode [9],\fetch_stage_1|next_pc_decode [8],
\fetch_stage_1|next_pc_decode [7],\fetch_stage_1|next_pc_decode [6],\fetch_stage_1|next_pc_decode [5],\fetch_stage_1|next_pc_decode [4],\fetch_stage_1|next_pc_decode [3],\fetch_stage_1|next_pc_decode [2],
\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~7_combout }),
	.portaaddr({\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [1],\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .logical_ram_name = "RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ALTSYNCRAM";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .operation_mode = "dual_port";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_address_clear = "none";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_address_width = 2;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_out_clear = "none";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_out_clock = "none";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_width = 36;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_first_address = 0;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_first_bit_number = 0;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_last_address = 3;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_logical_ram_depth = 3;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_logical_ram_width = 31;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_clear = "none";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_clock = "clock0";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_width = 2;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_out_clear = "clear0";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_out_clock = "clock0";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_width = 36;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_first_address = 0;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_first_bit_number = 0;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_last_address = 3;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_logical_ram_depth = 3;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_logical_ram_width = 31;
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_read_enable_clock = "clock0";
defparam \RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[15]~33 (
// Equation(s):
// \execute_stage_1|alu_result_mem[15]~33_combout  = (\RV32I_control_1|decode_stage_control_1|AbsSel~q  & \execute_stage_1|mux_PC|out_mux[31]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.datad(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[15]~33 .lut_mask = 16'hF000;
defparam \execute_stage_1|alu_result_mem[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[15]~38 (
// Equation(s):
// \execute_stage_1|alu_result_mem[15]~38_combout  = (!\RV32I_control_1|decode_stage_control_1|AbsSel~q  & (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1_combout  & (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout  & 
// \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[15]~38_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[15]~38 .lut_mask = 16'h0400;
defparam \execute_stage_1|alu_result_mem[15]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[15]~35 (
// Equation(s):
// \execute_stage_1|alu_result_mem[15]~35_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & !\RV32I_control_1|decode_stage_control_1|AbsSel~q )

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[15]~35_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[15]~35 .lut_mask = 16'h0A0A;
defparam \execute_stage_1|alu_result_mem[15]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N0
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  = (\execute_stage_1|alu_result_mem[15]~38_combout ) # ((\execute_stage_1|alu_result_mem[15]~33_combout ) # ((!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout  & 
// \execute_stage_1|alu_result_mem[15]~35_combout )))

	.dataa(\execute_stage_1|alu_result_mem[15]~38_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ),
	.datac(\execute_stage_1|alu_result_mem[15]~33_combout ),
	.datad(\execute_stage_1|alu_result_mem[15]~35_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50 .lut_mask = 16'hFBFA;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cyclone10lp_io_ibuf \read_data_mem[10]~input (
	.i(read_data_mem[10]),
	.ibar(gnd),
	.o(\read_data_mem[10]~input_o ));
// synopsys translate_off
defparam \read_data_mem[10]~input .bus_hold = "false";
defparam \read_data_mem[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y11_N3
dffeas \mem_stage_1|read_data_wb[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[10]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[10] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[15]~34 (
// Equation(s):
// \execute_stage_1|alu_result_mem[15]~34_combout  = (\RV32I_control_1|decode_stage_control_1|AbsSel~q ) # ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout  & ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout ) # 
// (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[15]~34 .lut_mask = 16'hFBAA;
defparam \execute_stage_1|alu_result_mem[15]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N7
dffeas \decode_stage_1|immediate_execute[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[8] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cyclone10lp_io_ibuf \read_data_mem[8]~input (
	.i(read_data_mem[8]),
	.ibar(gnd),
	.o(\read_data_mem[8]~input_o ));
// synopsys translate_off
defparam \read_data_mem[8]~input .bus_hold = "false";
defparam \read_data_mem[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \mem_stage_1|read_data_wb[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[8]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[8] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \mem_stage_1|alu_result_wb[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [8]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[8] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[8]~16 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[8]~16_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a7 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [8])))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a7 ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|alu_result_wb [8]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[8]~16 .lut_mask = 16'h2230;
defparam \wb_stage_1|mux_4to1_1|out_mux[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[8]~17 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout  = (\wb_stage_1|mux_4to1_1|out_mux[8]~16_combout ) # ((!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|mem_stage_control_1|MemToReg [0] & \mem_stage_1|read_data_wb [8])))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|read_data_wb [8]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~16_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[8]~17 .lut_mask = 16'hFF40;
defparam \wb_stage_1|mux_4to1_1|out_mux[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N5
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N11
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N21
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N17
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [8])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [8])))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [8]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~17 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux2|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~18_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux23~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [8]))) # 
// (!\decode_stage_1|register_file|mux2|Mux23~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [8])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux23~17_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [8]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [8]),
	.datad(\decode_stage_1|register_file|mux2|Mux23~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:31:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:31:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N17
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N7
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~7_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [8]) # ((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [8] & !\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [8]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~7 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~8_combout  = (\decode_stage_1|register_file|mux2|Mux23~7_combout  & (((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [8]) # (!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux23~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [8] & ((\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [8]),
	.datac(\decode_stage_1|register_file|mux2|Mux23~7_combout ),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~8 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux2|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:26:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:26:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N29
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:30:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:30:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:18:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:18:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N27
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:22:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:22:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~0_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [8]) # (\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [8] & ((!\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [8]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~0 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux2|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~1_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux23~0_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [8]))) # 
// (!\decode_stage_1|register_file|mux2|Mux23~0_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [8])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux23~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [8]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [8]),
	.datad(\decode_stage_1|register_file|mux2|Mux23~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~1 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:20:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:20:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:20:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N17
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:20:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:16:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:16:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:16:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:16:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:24:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:24:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N23
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~4_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [8]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [8]))))

	.dataa(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [8]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~4 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~5_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux23~4_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [8]))) # 
// (!\decode_stage_1|register_file|mux2|Mux23~4_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [8])))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux23~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [8]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [8]),
	.datad(\decode_stage_1|register_file|mux2|Mux23~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~5 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N21
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N29
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~2_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [8]) # ((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [8] & !\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [8]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~2 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~3_combout  = (\decode_stage_1|register_file|mux2|Mux23~2_combout  & (((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [8]) # (!\decode_stage_1|shamt_execute [2])))) # 
// (!\decode_stage_1|register_file|mux2|Mux23~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [8] & ((\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [8]),
	.datac(\decode_stage_1|register_file|mux2|Mux23~2_combout ),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~3 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux2|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~6_combout  = (\decode_stage_1|shamt_execute [1] & (\decode_stage_1|shamt_execute [0])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|mux2|Mux23~3_combout ))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|mux2|Mux23~5_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux23~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux23~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~6 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux2|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~9_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux23~6_combout  & (\decode_stage_1|register_file|mux2|Mux23~8_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux23~6_combout  & ((\decode_stage_1|register_file|mux2|Mux23~1_combout ))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux23~6_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|mux2|Mux23~8_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux23~1_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux23~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~9 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N27
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[8]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N31
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~10_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [8])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [8])))))

	.dataa(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [8]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [8]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~10 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux2|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux23~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [8]))) # 
// (!\decode_stage_1|register_file|mux2|Mux23~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [8])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux23~10_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [8]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [8]),
	.datad(\decode_stage_1|register_file|mux2|Mux23~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~11 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N11
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:1:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:1:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:1:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:1:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:7:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:7:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:7:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:7:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:4:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:4:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:4:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:4:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:5:reg_i|Q[8]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:5:reg_i|Q[8]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[8] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~12_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [8]))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [8]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [8]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~12 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux23~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [8])) # 
// (!\decode_stage_1|register_file|mux2|Mux23~12_combout  & ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [8]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux23~12_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [8]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [8]),
	.datad(\decode_stage_1|register_file|mux2|Mux23~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~13 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~3_combout  & ((\decode_stage_1|register_file|mux2|Mux24~4_combout  & ((\decode_stage_1|register_file|mux2|Mux23~13_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [8])))) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout  & (((\decode_stage_1|register_file|mux2|Mux24~4_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [8]),
	.datac(\decode_stage_1|register_file|mux2|Mux23~13_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~14 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux23~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [8])) # 
// (!\decode_stage_1|register_file|mux2|Mux23~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [8]))))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux23~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [8]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [8]),
	.datad(\decode_stage_1|register_file|mux2|Mux23~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux24~0_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux23~11_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux23~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux23~11_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux23~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~16 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux23~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux23~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux23~16_combout  & (\decode_stage_1|register_file|mux2|Mux23~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux23~16_combout  & ((\decode_stage_1|register_file|mux2|Mux23~9_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux23~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux23~18_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux23~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux23~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux23~19 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[8]~16 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[8]~16_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux23~19_combout )))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux23~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[8]~16 .lut_mask = 16'h2320;
defparam \execute_stage_1|forward_B_mux|out_mux[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[8]~17 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[8]~17_combout  = (\execute_stage_1|forward_B_mux|out_mux[8]~16_combout ) # ((\execute_stage_1|alu_result_mem [8] & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ))

	.dataa(\execute_stage_1|alu_result_mem [8]),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|forward_B_mux|out_mux[8]~16_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[8]~17 .lut_mask = 16'hFF88;
defparam \execute_stage_1|forward_B_mux|out_mux[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|and_result[8] (
// Equation(s):
// \execute_stage_1|alu_inst|and_result [8] = (\execute_stage_1|mux_PC|out_mux[8]~18_combout  & ((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [8])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[8]~17_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datab(\decode_stage_1|immediate_execute [8]),
	.datac(\execute_stage_1|forward_B_mux|out_mux[8]~17_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[8]~18_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|and_result [8]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|and_result[8] .lut_mask = 16'hD800;
defparam \execute_stage_1|alu_inst|and_result[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[15]~36 (
// Equation(s):
// \execute_stage_1|alu_result_mem[15]~36_combout  = ((\decode_stage_1|shamt_execute [4]) # ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout  & !\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0]))) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1])

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1]),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0]),
	.datad(\decode_stage_1|shamt_execute [4]),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[15]~36 .lut_mask = 16'hFF5D;
defparam \execute_stage_1|alu_result_mem[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|xor_result[8] (
// Equation(s):
// \execute_stage_1|alu_inst|xor_result [8] = \execute_stage_1|mux_PC|out_mux[8]~18_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [8])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[8]~17_combout )))))

	.dataa(\execute_stage_1|mux_PC|out_mux[8]~18_combout ),
	.datab(\decode_stage_1|immediate_execute [8]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|xor_result [8]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|xor_result[8] .lut_mask = 16'h656A;
defparam \execute_stage_1|alu_inst|xor_result[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[5]~30 (
// Equation(s):
// \execute_stage_1|alu_result_mem[5]~30_combout  = (\decode_stage_1|shamt_execute [4]) # (\decode_stage_1|shamt_execute [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\decode_stage_1|shamt_execute [4]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[5]~30 .lut_mask = 16'hFFF0;
defparam \execute_stage_1|alu_result_mem[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[15]~37 (
// Equation(s):
// \execute_stage_1|alu_result_mem[15]~37_combout  = (((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout  & !\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0])) # (!\execute_stage_1|alu_result_mem[5]~30_combout )) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1])

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1]),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0]),
	.datad(\execute_stage_1|alu_result_mem[5]~30_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[15]~37 .lut_mask = 16'h5DFF;
defparam \execute_stage_1|alu_result_mem[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~1_combout  = (\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[18]~68_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[16]~30_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[18]~68_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[16]~30_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~1 .lut_mask = 16'hF3C0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[19]~62_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[17]~64_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[17]~64_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[19]~62_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~0 .lut_mask = 16'hA820;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~0_combout ) # ((!\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~1_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~1 .lut_mask = 16'hFF50;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[23]~54_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[21]~56_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[21]~56_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[23]~54_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~0 .lut_mask = 16'hA820;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~1_combout  = (\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[22]~60_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[20]~66_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[22]~60_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[20]~66_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~1 .lut_mask = 16'hF3C0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~0_combout ) # ((!\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~1_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~1 .lut_mask = 16'hF5F0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:16:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:16:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~1_combout ))) # (!\decode_stage_1|shamt_execute [2] & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~1_combout ))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:16:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:16:mux_i|out_mux~0 .lut_mask = 16'hFA50;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:16:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~1_combout  = (\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[10]~40_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[8]~18_combout ))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(gnd),
	.datac(\execute_stage_1|mux_PC|out_mux[8]~18_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[10]~40_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~1 .lut_mask = 16'hFA50;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[11]~34_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[9]~36_combout )))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\execute_stage_1|mux_PC|out_mux[11]~34_combout ),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\execute_stage_1|mux_PC|out_mux[9]~36_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~0 .lut_mask = 16'hD080;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~0_combout ) # ((!\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~1_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~1 .lut_mask = 16'hFF50;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~1_combout  = (\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[14]~32_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[12]~38_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[12]~38_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[14]~32_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~1 .lut_mask = 16'hFC30;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[15]~26_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[13]~28_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[13]~28_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[15]~26_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~0 .lut_mask = 16'hA820;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~0_combout ) # ((!\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~1_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~1 .lut_mask = 16'hFF50;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:8:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:8:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~1_combout ))) # (!\decode_stage_1|shamt_execute [2] & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~1_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:8:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:8:mux_i|out_mux~0 .lut_mask = 16'hFC30;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:8:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~46 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~46_combout  = (\execute_stage_1|alu_result_mem[15]~36_combout  & (\execute_stage_1|alu_result_mem[15]~37_combout )) # (!\execute_stage_1|alu_result_mem[15]~36_combout  & 
// ((\execute_stage_1|alu_result_mem[15]~37_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:8:mux_i|out_mux~0_combout ))) # (!\execute_stage_1|alu_result_mem[15]~37_combout  & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:16:mux_i|out_mux~0_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~36_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~37_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:16:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:8:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~46 .lut_mask = 16'hDC98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~47 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~47_combout  = (\execute_stage_1|alu_result_mem[15]~36_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~46_combout  & (\execute_stage_1|alu_inst|xor_result [8])) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~46_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:24:mux_i|out_mux~0_combout ))))) # (!\execute_stage_1|alu_result_mem[15]~36_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~46_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~36_combout ),
	.datab(\execute_stage_1|alu_inst|xor_result [8]),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~46_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:24:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~47 .lut_mask = 16'hDAD0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~48 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~48_combout  = (\execute_stage_1|alu_result_mem[15]~35_combout  & ((\execute_stage_1|alu_inst|and_result [8]) # ((\execute_stage_1|alu_result_mem[15]~34_combout )))) # 
// (!\execute_stage_1|alu_result_mem[15]~35_combout  & (((!\execute_stage_1|alu_result_mem[15]~34_combout  & \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~47_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~35_combout ),
	.datab(\execute_stage_1|alu_inst|and_result [8]),
	.datac(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~47_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~48 .lut_mask = 16'hADA8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~28 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~28_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [8])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[8]~17_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\decode_stage_1|immediate_execute [8]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~28 .lut_mask = 16'h656A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \decode_stage_1|immediate_execute[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux24~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[7] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \decode_stage_1|pc_execute[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [7]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[7] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N1
cyclone10lp_io_ibuf \read_data_mem[7]~input (
	.i(read_data_mem[7]),
	.ibar(gnd),
	.o(\read_data_mem[7]~input_o ));
// synopsys translate_off
defparam \read_data_mem[7]~input .bus_hold = "false";
defparam \read_data_mem[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y10_N5
dffeas \mem_stage_1|read_data_wb[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[7]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[7] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N19
dffeas \mem_stage_1|alu_result_wb[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [7]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[7] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[7]~14 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[7]~14_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a6 ))) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\mem_stage_1|alu_result_wb [7]))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|alu_result_wb [7]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[7]~14 .lut_mask = 16'h5410;
defparam \wb_stage_1|mux_4to1_1|out_mux[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[7]~15 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout  = (\wb_stage_1|mux_4to1_1|out_mux[7]~14_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & \mem_stage_1|read_data_wb [7])))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|read_data_wb [7]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[7]~14_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[7]~15 .lut_mask = 16'hFF20;
defparam \wb_stage_1|mux_4to1_1|out_mux[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N13
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N13
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~17_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [7]) # ((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & 
// (((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [7] & !\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [7]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [7]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~17 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~18_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux24~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [7]))) # 
// (!\decode_stage_1|register_file|mux1|Mux24~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [7])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux24~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [7]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [7]),
	.datad(\decode_stage_1|register_file|mux1|Mux24~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~18 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[7]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[7]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N29
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N7
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[7]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[7]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[7]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[7]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N9
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~0_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [7]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [7] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [7]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [7]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~0 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux1|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~1_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux24~0_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [7])) # (!\decode_stage_1|register_file|mux1|Mux24~0_combout 
//  & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [7]))))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux24~0_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [7]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [7]),
	.datad(\decode_stage_1|register_file|mux1|Mux24~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~1 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N3
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N9
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [7])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [7])))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [7]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [7]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~12 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~13_combout  = (\decode_stage_1|register_file|mux1|Mux24~12_combout  & (((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [7]) # (!\decode_stage_1|Rs1_execute [0])))) # 
// (!\decode_stage_1|register_file|mux1|Mux24~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [7] & ((\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [7]),
	.datab(\decode_stage_1|register_file|mux1|Mux24~12_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [7]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~13 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux24~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [7])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [7]),
	.datad(\decode_stage_1|register_file|mux1|Mux24~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux24~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [7])) # 
// (!\decode_stage_1|register_file|mux1|Mux24~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [7]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux24~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [7]),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [7]),
	.datac(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux24~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~15 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~9_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [7]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [7] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [7]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [7]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~9 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~10_combout  = (\decode_stage_1|register_file|mux1|Mux24~9_combout  & (((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [7]) # (!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux24~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [7] & ((\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [7]),
	.datab(\decode_stage_1|register_file|mux1|Mux24~9_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [7]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~10 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N1
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:24:reg_i|Q[7]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:24:reg_i|Q[7]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N15
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:16:reg_i|Q[7]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:16:reg_i|Q[7]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:16:reg_i|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:16:reg_i|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~6_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [7]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [7] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [7]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [7]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~6 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux24~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [7]))) # 
// (!\decode_stage_1|register_file|mux1|Mux24~6_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [7])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux24~6_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [7]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [7]),
	.datad(\decode_stage_1|register_file|mux1|Mux24~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~7 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N17
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:22:reg_i|Q[7]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:22:reg_i|Q[7]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[7]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N15
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N29
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~4_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [7])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [7])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [7]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [7]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~4 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux24~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [7]))) # 
// (!\decode_stage_1|register_file|mux1|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [7])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux24~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [7]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [7]),
	.datad(\decode_stage_1|register_file|mux1|Mux24~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~5 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~8_combout  = (\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|Rs1_execute [1])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux24~5_combout ))) 
// # (!\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|mux1|Mux24~7_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux24~7_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux24~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~8 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[7]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[7]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N11
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[7]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[7]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N13
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[7]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[7]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N7
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[7]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[7]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N21
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[7] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [7])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [7])))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [7]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [7]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~2 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux24~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [7])) # (!\decode_stage_1|register_file|mux1|Mux24~2_combout 
//  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [7]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux24~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [7]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [7]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux24~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~3 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux24~8_combout  & (\decode_stage_1|register_file|mux1|Mux24~10_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux24~8_combout  & ((\decode_stage_1|register_file|mux1|Mux24~3_combout ))))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux24~8_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|mux1|Mux24~10_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux24~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~11 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux1|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux17~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux24~11_combout ))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux24~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux24~15_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux24~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~16 .lut_mask = 16'hF2C2;
defparam \decode_stage_1|register_file|mux1|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux24~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux24~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux24~16_combout  & (\decode_stage_1|register_file|mux1|Mux24~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux24~16_combout  & ((\decode_stage_1|register_file|mux1|Mux24~1_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux24~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux24~18_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux24~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux24~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux24~19 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[7]~19 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[7]~19_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux24~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux24~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[7]~19 .lut_mask = 16'hF4A4;
defparam \execute_stage_1|mux_PC|out_mux[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[7]~20 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[7]~20_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[7]~19_combout  & (\execute_stage_1|alu_result_mem [7])) # (!\execute_stage_1|mux_PC|out_mux[7]~19_combout  & 
// ((\decode_stage_1|pc_execute [7]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[7]~19_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [7]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [7]),
	.datad(\execute_stage_1|mux_PC|out_mux[7]~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[7]~20 .lut_mask = 16'hBBC0;
defparam \execute_stage_1|mux_PC|out_mux[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y20_N15
cyclone10lp_io_ibuf \read_data_mem[4]~input (
	.i(read_data_mem[4]),
	.ibar(gnd),
	.o(\read_data_mem[4]~input_o ));
// synopsys translate_off
defparam \read_data_mem[4]~input .bus_hold = "false";
defparam \read_data_mem[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N12
cyclone10lp_lcell_comb \mem_stage_1|read_data_wb[4]~feeder (
// Equation(s):
// \mem_stage_1|read_data_wb[4]~feeder_combout  = \read_data_mem[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\read_data_mem[4]~input_o ),
	.cin(gnd),
	.combout(\mem_stage_1|read_data_wb[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[4]~feeder .lut_mask = 16'hFF00;
defparam \mem_stage_1|read_data_wb[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y20_N13
dffeas \mem_stage_1|read_data_wb[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_stage_1|read_data_wb[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[4] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cyclone10lp_io_ibuf \read_data_mem[3]~input (
	.i(read_data_mem[3]),
	.ibar(gnd),
	.o(\read_data_mem[3]~input_o ));
// synopsys translate_off
defparam \read_data_mem[3]~input .bus_hold = "false";
defparam \read_data_mem[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \mem_stage_1|read_data_wb[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[3]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[3] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N7
dffeas \mem_stage_1|alu_result_wb[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[3] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[3]~4 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[3]~4_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a2 ))) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\mem_stage_1|alu_result_wb [3]))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|alu_result_wb [3]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[3]~4 .lut_mask = 16'h3210;
defparam \wb_stage_1|mux_4to1_1|out_mux[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[3]~5 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[3]~5_combout  = (\wb_stage_1|mux_4to1_1|out_mux[3]~4_combout ) # ((!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|mem_stage_control_1|MemToReg [0] & \mem_stage_1|read_data_wb [3])))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|read_data_wb [3]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[3]~4_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[3]~5 .lut_mask = 16'hFF40;
defparam \wb_stage_1|mux_4to1_1|out_mux[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[3]~6 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[3]~6_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\execute_stage_1|alu_result_mem [3]))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ))

	.dataa(gnd),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.datac(\execute_stage_1|alu_result_mem [3]),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[3]~6 .lut_mask = 16'hF0CC;
defparam \execute_stage_1|forward_B_mux|out_mux[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N11
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N9
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [3]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [3]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [3]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [3]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~17 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~18_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux28~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [3])) # 
// (!\decode_stage_1|register_file|mux2|Mux28~17_combout  & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [3]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux28~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [3]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux28~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~18 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N25
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N21
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[3]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[3]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[3]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[3]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[3]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[3]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~0_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [3])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [3])))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [3]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [3]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~0 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux2|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~1_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux28~0_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [3])) # 
// (!\decode_stage_1|register_file|mux2|Mux28~0_combout  & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [3]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux28~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [3]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux28~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~1 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[3]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[3]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[3]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N1
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[3]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[3]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[3]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N11
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~12_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [3]) # ((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & 
// (((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [3] & !\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [3]),
	.datab(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [3]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~12 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~13_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux28~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [3])) # 
// (!\decode_stage_1|register_file|mux2|Mux28~12_combout  & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [3]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux28~12_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [3]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux28~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~13 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux28~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [3] & (\decode_stage_1|register_file|mux2|Mux24~3_combout )))

	.dataa(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [3]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux28~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~14 .lut_mask = 16'hEC2C;
defparam \decode_stage_1|register_file|mux2|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux28~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [3]))) # 
// (!\decode_stage_1|register_file|mux2|Mux28~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [3])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux28~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [3]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux28~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~15 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~9_combout  = (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|shamt_execute [2])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [3])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [3])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~9 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~10_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux28~9_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [3])) # 
// (!\decode_stage_1|register_file|mux2|Mux28~9_combout  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [3]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux28~9_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [3]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux28~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~10 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[3]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[3]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[3]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[3]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[3]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[3]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[3]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[3]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[3]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[3]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[3]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[3]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~2_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [3]) # ((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [3] & !\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [3]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~2 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux2|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux28~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [3]))) # 
// (!\decode_stage_1|register_file|mux2|Mux28~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [3])))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux28~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [3]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux28~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:22:reg_i|Q[3]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:22:reg_i|Q[3]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[3]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[3]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N31
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:22:reg_i|Q [3])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [3])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [3]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~4 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux2|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~5_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux28~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [3])) # 
// (!\decode_stage_1|register_file|mux2|Mux28~4_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [3]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux28~4_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [3]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux28~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[3] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~6_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [3]) # (\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [3] & ((!\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [3]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~6 .lut_mask = 16'hAAE4;
defparam \decode_stage_1|register_file|mux2|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~7_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux28~6_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [3])) # 
// (!\decode_stage_1|register_file|mux2|Mux28~6_combout  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [3]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux28~6_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux28~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~7 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~8_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0]) # ((\decode_stage_1|register_file|mux2|Mux28~5_combout )))) # (!\decode_stage_1|shamt_execute [1] & 
// (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux28~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux28~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux28~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~8 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux28~8_combout  & (\decode_stage_1|register_file|mux2|Mux28~10_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux28~8_combout  & ((\decode_stage_1|register_file|mux2|Mux28~3_combout ))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux28~8_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux28~10_combout ),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux28~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux28~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~11 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux24~1_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux28~11_combout ))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux28~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux28~15_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux28~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~16 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux2|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux28~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux28~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux28~16_combout  & (\decode_stage_1|register_file|mux2|Mux28~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux28~16_combout  & ((\decode_stage_1|register_file|mux2|Mux28~1_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux28~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux28~18_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux28~1_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux28~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux28~19 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[3]~7 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[3]~7_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (((\execute_stage_1|forward_B_mux|out_mux[3]~6_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (\execute_stage_1|forward_B_mux|out_mux[3]~6_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux28~19_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datac(\execute_stage_1|forward_B_mux|out_mux[3]~6_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux28~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[3]~7 .lut_mask = 16'hF1E0;
defparam \execute_stage_1|forward_B_mux|out_mux[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \decode_stage_1|immediate_execute[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|immediate_generator_1|Mux28~0_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[3] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N2
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|and_result[3] (
// Equation(s):
// \execute_stage_1|alu_inst|and_result [3] = (\execute_stage_1|mux_PC|out_mux[3]~16_combout  & ((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\decode_stage_1|immediate_execute [3]))) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// (\execute_stage_1|forward_B_mux|out_mux[3]~7_combout ))))

	.dataa(\execute_stage_1|forward_B_mux|out_mux[3]~7_combout ),
	.datab(\decode_stage_1|immediate_execute [3]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|mux_PC|out_mux[3]~16_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|and_result [3]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|and_result[3] .lut_mask = 16'hCA00;
defparam \execute_stage_1|alu_inst|and_result[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[3]~24 (
// Equation(s):
// \execute_stage_1|alu_result_mem[3]~24_combout  = (\RV32I_control_1|decode_stage_control_1|AbsSel~q  & (((\execute_stage_1|mux_PC|out_mux[31]~10_combout )))) # (!\RV32I_control_1|decode_stage_control_1|AbsSel~q  & 
// (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout  & (\execute_stage_1|alu_result_mem[3]~39_combout )))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.datac(\execute_stage_1|alu_result_mem[3]~39_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[3]~24 .lut_mask = 16'hDC10;
defparam \execute_stage_1|alu_result_mem[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \decode_stage_1|immediate_execute[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|immediate_generator_1|Mux29~0_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[2] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N15
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~23 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~23_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [2])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [2])))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [2]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [2]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~23_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~23 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux2|Mux29~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N29
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N3
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~24 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~24_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux29~23_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [2]))) # 
// (!\decode_stage_1|register_file|mux2|Mux29~23_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [2])))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux29~23_combout ))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|mux2|Mux29~23_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [2]),
	.datad(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~24_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~24 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux2|Mux29~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N5
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~19_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [2])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [2])))))

	.dataa(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [2]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~19 .lut_mask = 16'hE3E0;
defparam \decode_stage_1|register_file|mux2|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N21
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~20 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~20_combout  = (\decode_stage_1|register_file|mux2|Mux29~19_combout  & (((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [2]) # (!\decode_stage_1|shamt_execute [0])))) # 
// (!\decode_stage_1|register_file|mux2|Mux29~19_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [2] & (\decode_stage_1|shamt_execute [0])))

	.dataa(\decode_stage_1|register_file|mux2|Mux29~19_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [2]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~20 .lut_mask = 16'hEA4A;
defparam \decode_stage_1|register_file|mux2|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~26 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~26_combout  = (!\decode_stage_1|shamt_execute [4] & (((\decode_stage_1|shamt_execute [2]) # (\decode_stage_1|register_file|mux2|Mux29~20_combout )) # (!\decode_stage_1|shamt_execute [3])))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [4]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|register_file|mux2|Mux29~20_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~26_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~26 .lut_mask = 16'h3331;
defparam \decode_stage_1|register_file|mux2|Mux29~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N19
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N15
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:5:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:5:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:7:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:7:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:7:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:7:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~15_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [2])) # (!\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [2]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [2]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [2]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~15 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux2|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:4:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:4:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:4:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:4:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [2]) # (\decode_stage_1|register_file|mux2|Mux29~15_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [2]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux29~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~16 .lut_mask = 16'hF0C0;
defparam \decode_stage_1|register_file|mux2|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~17_combout  = (\decode_stage_1|register_file|mux2|Mux29~16_combout  & ((\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux29~15_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [2]) # (!\decode_stage_1|register_file|mux2|Mux29~15_combout )))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [2]),
	.datac(\decode_stage_1|register_file|mux2|Mux29~15_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux29~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~17 .lut_mask = 16'hE500;
defparam \decode_stage_1|register_file|mux2|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~18_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux29~17_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [2]))) # 
// (!\decode_stage_1|register_file|mux2|Mux29~17_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [2])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux29~17_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [2]),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [2]),
	.datad(\decode_stage_1|register_file|mux2|Mux29~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N17
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & ((!\decode_stage_1|register_file|mux2|Mux24~3_combout ))) # (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & 
// (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [2] & \decode_stage_1|register_file|mux2|Mux24~3_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [2]),
	.datad(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~14 .lut_mask = 16'h30CC;
defparam \decode_stage_1|register_file|mux2|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~21 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~21_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout ) # ((\decode_stage_1|register_file|mux2|Mux29~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [2]) # 
// (!\decode_stage_1|register_file|mux2|Mux24~2_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [2]),
	.datac(\decode_stage_1|register_file|mux2|Mux29~14_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~21_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~21 .lut_mask = 16'hFFD0;
defparam \decode_stage_1|register_file|mux2|Mux29~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~22 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~22_combout  = (\decode_stage_1|register_file|mux2|Mux29~26_combout  & ((\decode_stage_1|register_file|mux2|Mux29~21_combout ) # ((\decode_stage_1|register_file|mux2|Mux29~18_combout  & 
// !\decode_stage_1|register_file|mux2|Mux29~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux29~26_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux29~18_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux29~14_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux29~21_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~22_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~22 .lut_mask = 16'hAA08;
defparam \decode_stage_1|register_file|mux2|Mux29~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:30:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:30:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N31
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:22:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:22:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~4_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [2]) # ((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [2] & !\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [2]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~4 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux2|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~5_combout  = (\decode_stage_1|register_file|mux2|Mux29~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [2]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux29~4_combout  & (((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [2] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [2]),
	.datab(\decode_stage_1|register_file|mux2|Mux29~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~5 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:24:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:24:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N29
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:20:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:20:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:20:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N15
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:20:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:16:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:16:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:16:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[2]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:16:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~8_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [2]) # ((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [2] & !\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [2]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~8 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux2|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~9_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux29~8_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [2]))) # 
// (!\decode_stage_1|register_file|mux2|Mux29~8_combout  & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q [2])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux29~8_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [2]),
	.datad(\decode_stage_1|register_file|mux2|Mux29~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~9 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~6_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [2]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [2]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~6 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N21
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~7_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux29~6_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [2])) # 
// (!\decode_stage_1|register_file|mux2|Mux29~6_combout  & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [2]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux29~6_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [2]),
	.datac(\decode_stage_1|register_file|mux2|Mux29~6_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~7 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux2|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~10_combout  = (\decode_stage_1|shamt_execute [1] & (\decode_stage_1|shamt_execute [0])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|mux2|Mux29~7_combout ))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|mux2|Mux29~9_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux29~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux29~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~10 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux2|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N27
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N25
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~11_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [2]) # ((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [2] & !\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [2]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [2]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~11 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:31:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:31:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N9
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[2]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[2]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N9
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[2] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~12_combout  = (\decode_stage_1|register_file|mux2|Mux29~11_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [2]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux29~11_combout  & (((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [2] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux29~11_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [2]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~12 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux29~10_combout  & ((\decode_stage_1|register_file|mux2|Mux29~12_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux29~10_combout  & (\decode_stage_1|register_file|mux2|Mux29~5_combout )))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux29~10_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|mux2|Mux29~5_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux29~10_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux29~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~13 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux2|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux29~25 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux29~25_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux29~22_combout  & (\decode_stage_1|register_file|mux2|Mux29~24_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux29~22_combout  & ((\decode_stage_1|register_file|mux2|Mux29~13_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux29~22_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux29~24_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux29~22_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux29~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux29~25_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux29~25 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux2|Mux29~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[2]~4 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[2]~4_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux29~25_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux29~25_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[2]~4 .lut_mask = 16'h5140;
defparam \execute_stage_1|forward_B_mux|out_mux[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[2]~5 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[2]~5_combout  = (\execute_stage_1|forward_B_mux|out_mux[2]~4_combout ) # ((\execute_stage_1|alu_result_mem [2] & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ))

	.dataa(\execute_stage_1|alu_result_mem [2]),
	.datab(gnd),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[2]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[2]~5 .lut_mask = 16'hFFA0;
defparam \execute_stage_1|forward_B_mux|out_mux[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|and_result[2] (
// Equation(s):
// \execute_stage_1|alu_inst|and_result [2] = (\execute_stage_1|mux_PC|out_mux[2]~12_combout  & ((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [2])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[2]~5_combout )))))

	.dataa(\decode_stage_1|immediate_execute [2]),
	.datab(\execute_stage_1|forward_B_mux|out_mux[2]~5_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|mux_PC|out_mux[2]~12_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|and_result [2]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|and_result[2] .lut_mask = 16'hAC00;
defparam \execute_stage_1|alu_inst|and_result[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~1 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~1_cout  = CARRY(!\execute_stage_1|mux_PC|out_mux[0]~8_combout )

	.dataa(\execute_stage_1|mux_PC|out_mux[0]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\execute_stage_1|absolute_value_1|Add0~1_cout ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~1 .lut_mask = 16'h0055;
defparam \execute_stage_1|absolute_value_1|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~2 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~2_combout  = (\execute_stage_1|mux_PC|out_mux[1]~6_combout  & ((\execute_stage_1|absolute_value_1|Add0~1_cout ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[1]~6_combout  & 
// (!\execute_stage_1|absolute_value_1|Add0~1_cout ))
// \execute_stage_1|absolute_value_1|Add0~3  = CARRY((\execute_stage_1|mux_PC|out_mux[1]~6_combout ) # (!\execute_stage_1|absolute_value_1|Add0~1_cout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[1]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~1_cout ),
	.combout(\execute_stage_1|absolute_value_1|Add0~2_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~3 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~2 .lut_mask = 16'hA5AF;
defparam \execute_stage_1|absolute_value_1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[1]~0 (
// Equation(s):
// \execute_stage_1|alu_result_mem[1]~0_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~2_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & (\execute_stage_1|mux_PC|out_mux[1]~6_combout 
// ))

	.dataa(\execute_stage_1|mux_PC|out_mux[1]~6_combout ),
	.datab(\execute_stage_1|absolute_value_1|Add0~2_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[1]~0 .lut_mask = 16'hCCAA;
defparam \execute_stage_1|alu_result_mem[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cyclone10lp_lcell_comb \decode_stage_1|immediate_execute[1]~feeder (
// Equation(s):
// \decode_stage_1|immediate_execute[1]~feeder_combout  = \decode_stage_1|immediate_generator_1|Mux30~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode_stage_1|immediate_generator_1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_execute[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[1]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|immediate_execute[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \decode_stage_1|immediate_execute[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_execute[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[1] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N15
cyclone10lp_io_ibuf \read_data_mem[1]~input (
	.i(read_data_mem[1]),
	.ibar(gnd),
	.o(\read_data_mem[1]~input_o ));
// synopsys translate_off
defparam \read_data_mem[1]~input .bus_hold = "false";
defparam \read_data_mem[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \mem_stage_1|read_data_wb[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[1]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[1] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \decode_stage_1|pc_execute[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[1] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \execute_stage_1|next_pc_mem[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|pc_execute [1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|next_pc_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|next_pc_mem[1] .is_wysiwyg = "true";
defparam \execute_stage_1|next_pc_mem[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cyclone10lp_lcell_comb \mem_stage_1|next_pc_wb[1]~feeder (
// Equation(s):
// \mem_stage_1|next_pc_wb[1]~feeder_combout  = \execute_stage_1|next_pc_mem [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\execute_stage_1|next_pc_mem [1]),
	.cin(gnd),
	.combout(\mem_stage_1|next_pc_wb[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_stage_1|next_pc_wb[1]~feeder .lut_mask = 16'hFF00;
defparam \mem_stage_1|next_pc_wb[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \mem_stage_1|next_pc_wb[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_stage_1|next_pc_wb[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|next_pc_wb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|next_pc_wb[1] .is_wysiwyg = "true";
defparam \mem_stage_1|next_pc_wb[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \mem_stage_1|alu_result_wb[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [1]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[1] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[1]~0 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[1]~0_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\mem_stage_1|next_pc_wb [1])) # 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\mem_stage_1|alu_result_wb [1])))))

	.dataa(\mem_stage_1|next_pc_wb [1]),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|alu_result_wb [1]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[1]~0 .lut_mask = 16'h2230;
defparam \wb_stage_1|mux_4to1_1|out_mux[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[1]~1 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout  = (\wb_stage_1|mux_4to1_1|out_mux[1]~0_combout ) # ((!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|mem_stage_control_1|MemToReg [0] & \mem_stage_1|read_data_wb [1])))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|read_data_wb [1]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[1]~0_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[1]~1 .lut_mask = 16'hFF40;
defparam \wb_stage_1|mux_4to1_1|out_mux[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[1]~2 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[1]~2_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\execute_stage_1|alu_result_mem [1]))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|alu_result_mem [1]),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[1]~2 .lut_mask = 16'hEE22;
defparam \execute_stage_1|forward_B_mux|out_mux[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N23
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N19
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [1]) # (\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [1] & ((!\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [1]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~17 .lut_mask = 16'hAAE4;
defparam \decode_stage_1|register_file|mux2|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~18_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux30~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [1])) # 
// (!\decode_stage_1|register_file|mux2|Mux30~17_combout  & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [1]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux30~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux30~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~18 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N15
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N9
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~0_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [1])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [1])))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [1]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [1]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~0 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux2|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~1_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux30~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [1]))) # 
// (!\decode_stage_1|register_file|mux2|Mux30~0_combout  & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [1])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux30~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [1]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux30~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~1 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~9_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [1]) # (\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [1] & ((!\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [1]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [1]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~9 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~10_combout  = (\decode_stage_1|register_file|mux2|Mux30~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [1]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux30~9_combout  & (((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [1] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux30~9_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [1]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [1]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~10 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:30:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:30:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:22:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:22:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:18:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:18:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N29
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:22:reg_i|Q [1])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [1])))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [1]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~4 .lut_mask = 16'hE3E0;
defparam \decode_stage_1|register_file|mux2|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~5_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux30~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [1])) # 
// (!\decode_stage_1|register_file|mux2|Mux30~4_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [1]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux30~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [1]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux30~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~5 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:24:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:24:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N13
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:28:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:28:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:28:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:28:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:20:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:20:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:20:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N7
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:20:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~6_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [1])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [1])))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [1]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [1]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~6 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux2|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~7_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux30~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [1]))) # 
// (!\decode_stage_1|register_file|mux2|Mux30~6_combout  & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q [1])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux30~6_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [1]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux30~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~7 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~8_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0]) # ((\decode_stage_1|register_file|mux2|Mux30~5_combout )))) # (!\decode_stage_1|shamt_execute [1] & 
// (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux30~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux30~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux30~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~8 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y17_N17
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N13
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N5
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~2_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [1]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [1]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [1]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~2 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~3_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux30~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [1]))) # 
// (!\decode_stage_1|register_file|mux2|Mux30~2_combout  & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q [1])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux30~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [1]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux30~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux30~8_combout  & (\decode_stage_1|register_file|mux2|Mux30~10_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux30~8_combout  & ((\decode_stage_1|register_file|mux2|Mux30~3_combout ))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux30~8_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux30~10_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux30~8_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux30~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~11 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux2|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:5:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:5:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:7:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:7:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:7:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:7:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:4:reg_i|Q[1]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:4:reg_i|Q[1]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:4:reg_i|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[1]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N5
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:4:reg_i|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[1] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~12_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [1]) # ((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & 
// (((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [1] & !\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [1]),
	.datab(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [1]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~12 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~13_combout  = (\decode_stage_1|register_file|mux2|Mux30~12_combout  & (((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [1]) # (!\decode_stage_1|shamt_execute [0])))) # 
// (!\decode_stage_1|register_file|mux2|Mux30~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [1] & ((\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [1]),
	.datab(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux30~12_combout ),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~13 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux2|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux30~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [1] & (\decode_stage_1|register_file|mux2|Mux24~3_combout )))

	.dataa(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [1]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux30~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~14 .lut_mask = 16'hEC2C;
defparam \decode_stage_1|register_file|mux2|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux30~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [1]))) # 
// (!\decode_stage_1|register_file|mux2|Mux30~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [1])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux30~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [1]),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux30~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~15 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux24~1_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux30~11_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux30~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux30~11_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux30~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~16 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux30~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux30~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux30~16_combout  & (\decode_stage_1|register_file|mux2|Mux30~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux30~16_combout  & ((\decode_stage_1|register_file|mux2|Mux30~1_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux30~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux30~18_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux30~1_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux30~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux30~19 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[1]~3 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[1]~3_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (((\execute_stage_1|forward_B_mux|out_mux[1]~2_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|forward_B_mux|out_mux[1]~2_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux30~19_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(\execute_stage_1|forward_B_mux|out_mux[1]~2_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux30~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[1]~3 .lut_mask = 16'hF1E0;
defparam \execute_stage_1|forward_B_mux|out_mux[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~0 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~0_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [1])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[1]~3_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [1]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[1]~3_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~0 .lut_mask = 16'h596A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~4 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~4_combout  = ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~0_combout  $ (\execute_stage_1|mux_PC|out_mux[1]~6_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~3 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~5  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~0_combout  & (\execute_stage_1|mux_PC|out_mux[1]~6_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~3 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~0_combout  & ((\execute_stage_1|mux_PC|out_mux[1]~6_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~3 ))))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~0_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[1]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[1]~3 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~4_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~5 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~4 .lut_mask = 16'h964D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_b_mux|out_mux[1]~0 (
// Equation(s):
// \execute_stage_1|alu_b_mux|out_mux[1]~0_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [1])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[1]~3_combout 
// )))

	.dataa(gnd),
	.datab(\decode_stage_1|immediate_execute [1]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[1]~3_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_b_mux|out_mux[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_b_mux|out_mux[1]~0 .lut_mask = 16'hCFC0;
defparam \execute_stage_1|alu_b_mux|out_mux[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N6
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|result[1]~2 (
// Equation(s):
// \execute_stage_1|alu_inst|result[1]~2_combout  = (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout  & ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|alu_b_mux|out_mux[1]~0_combout  & 
// \execute_stage_1|mux_PC|out_mux[1]~6_combout )) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|alu_b_mux|out_mux[1]~0_combout  $ (\execute_stage_1|mux_PC|out_mux[1]~6_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.datac(\execute_stage_1|alu_b_mux|out_mux[1]~0_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[1]~6_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|result[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|result[1]~2 .lut_mask = 16'h2110;
defparam \execute_stage_1|alu_inst|result[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|result[1]~3 (
// Equation(s):
// \execute_stage_1|alu_inst|result[1]~3_combout  = (\execute_stage_1|alu_inst|result[1]~2_combout ) # ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~4_combout 
//  & \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout )))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~4_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.datad(\execute_stage_1|alu_inst|result[1]~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|result[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|result[1]~3 .lut_mask = 16'hFF80;
defparam \execute_stage_1|alu_inst|result[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|result[1]~0 (
// Equation(s):
// \execute_stage_1|alu_inst|result[1]~0_combout  = (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout  & 
// !\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(gnd),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|result[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|result[1]~0 .lut_mask = 16'h0005;
defparam \execute_stage_1|alu_inst|result[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[12]~38_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[10]~40_combout )))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[12]~38_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[10]~40_combout ),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~0 .lut_mask = 16'hCCF0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~0_combout  = (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[11]~34_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[9]~36_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[9]~36_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[11]~34_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~0 .lut_mask = 16'h3210;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~0_combout ) # ((\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~0_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~1 .lut_mask = 16'hFFC0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[16]~30_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[14]~32_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[14]~32_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[16]~30_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~0 .lut_mask = 16'hFC30;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~0_combout  = (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[15]~26_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[13]~28_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[13]~28_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[15]~26_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~0 .lut_mask = 16'h3210;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~0_combout ) # ((\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~0_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~1 .lut_mask = 16'hFFC0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:9:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:9:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~1_combout ))) # (!\decode_stage_1|shamt_execute [2] & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~1_combout ))

	.dataa(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~1_combout ),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(gnd),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:9:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:9:mux_i|out_mux~0 .lut_mask = 16'hEE22;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:9:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:5:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:5:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [0] & (\execute_stage_1|mux_PC|out_mux[6]~22_combout )) # (!\decode_stage_1|shamt_execute [0] & 
// ((\execute_stage_1|mux_PC|out_mux[5]~24_combout )))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|mux_PC|out_mux[6]~22_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[5]~24_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:5:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:5:mux_i|out_mux~0 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:5:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & (\execute_stage_1|mux_PC|out_mux[8]~18_combout )) # (!\decode_stage_1|shamt_execute [0] & 
// ((\execute_stage_1|mux_PC|out_mux[7]~20_combout )))))

	.dataa(\execute_stage_1|mux_PC|out_mux[8]~18_combout ),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\execute_stage_1|mux_PC|out_mux[7]~20_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~0 .lut_mask = 16'h8C80;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~0_combout ) # ((!\decode_stage_1|shamt_execute [1] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:5:mux_i|out_mux~0_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:5:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~1 .lut_mask = 16'hFF30;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:3:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:3:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [0] & (\execute_stage_1|mux_PC|out_mux[4]~14_combout )) # (!\decode_stage_1|shamt_execute [0] & 
// ((\execute_stage_1|mux_PC|out_mux[3]~16_combout )))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~14_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[3]~16_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:3:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:3:mux_i|out_mux~0 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:3:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~0_combout  = (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & (\execute_stage_1|mux_PC|out_mux[2]~12_combout )) # (!\decode_stage_1|shamt_execute [0] & 
// ((\execute_stage_1|mux_PC|out_mux[1]~6_combout )))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\execute_stage_1|mux_PC|out_mux[2]~12_combout ),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\execute_stage_1|mux_PC|out_mux[1]~6_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~0 .lut_mask = 16'h0D08;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~1_combout  = (!\decode_stage_1|shamt_execute [2] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~0_combout ) # 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:3:mux_i|out_mux~0_combout  & \decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:3:mux_i|out_mux~0_combout ),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~1 .lut_mask = 16'h5540;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N2
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~2 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~2_combout  = (!\decode_stage_1|shamt_execute [3] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~1_combout ) # ((\decode_stage_1|shamt_execute [2] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~1_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~2 .lut_mask = 16'h3320;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N4
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~3 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~3_combout  = (!\decode_stage_1|shamt_execute [4] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~2_combout ) # 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:9:mux_i|out_mux~0_combout  & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|shamt_execute [4]),
	.datab(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:9:mux_i|out_mux~0_combout ),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~3_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~3 .lut_mask = 16'h5540;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~0_combout  = (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & (\execute_stage_1|mux_PC|out_mux[30]~42_combout )) # (!\decode_stage_1|shamt_execute [0] & 
// ((\execute_stage_1|mux_PC|out_mux[29]~44_combout )))))

	.dataa(\execute_stage_1|mux_PC|out_mux[30]~42_combout ),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\execute_stage_1|mux_PC|out_mux[29]~44_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~0 .lut_mask = 16'h2320;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~0_combout ) # ((\decode_stage_1|shamt_execute [1] & \execute_stage_1|mux_PC|out_mux[31]~10_combout 
// ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1 .lut_mask = 16'hFFC0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~0_combout  = (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[27]~46_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[25]~48_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[25]~48_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[27]~46_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~0 .lut_mask = 16'h5410;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[28]~50_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[26]~52_combout )))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(gnd),
	.datac(\execute_stage_1|mux_PC|out_mux[28]~50_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[26]~52_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~0 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~0_combout ) # ((\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~0_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~1 .lut_mask = 16'hFAF0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:25:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:25:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1_combout )) # (!\decode_stage_1|shamt_execute [2] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~1_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:25:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:25:mux_i|out_mux~0 .lut_mask = 16'hF3C0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:25:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[20]~66_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[18]~68_combout )))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(gnd),
	.datac(\execute_stage_1|mux_PC|out_mux[20]~66_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[18]~68_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~0 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~0_combout  = (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[19]~62_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[17]~64_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[17]~64_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[19]~62_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~0 .lut_mask = 16'h3210;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~0_combout ) # ((\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~0_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~1 .lut_mask = 16'hFFC0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[24]~58_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[22]~60_combout ))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(gnd),
	.datac(\execute_stage_1|mux_PC|out_mux[22]~60_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[24]~58_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~0 .lut_mask = 16'hFA50;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~0_combout  = (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[23]~54_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[21]~56_combout )))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\execute_stage_1|mux_PC|out_mux[23]~54_combout ),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\execute_stage_1|mux_PC|out_mux[21]~56_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~0 .lut_mask = 16'h4540;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~0_combout ) # ((\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~0_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~1 .lut_mask = 16'hFFA0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:17:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:17:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~1_combout ))) # (!\decode_stage_1|shamt_execute [2] & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~1_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:17:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:17:mux_i|out_mux~0 .lut_mask = 16'hFC30;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:17:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:17:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:17:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [3] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:25:mux_i|out_mux~0_combout )) # (!\decode_stage_1|shamt_execute [3] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:17:mux_i|out_mux~0_combout )))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:25:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:17:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:17:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:17:mux_i|out_mux~0 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:17:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|result[1]~1 (
// Equation(s):
// \execute_stage_1|alu_inst|result[1]~1_combout  = (\execute_stage_1|alu_inst|result[1]~0_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~3_combout ) # ((\decode_stage_1|shamt_execute [4] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:17:mux_i|out_mux~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [4]),
	.datab(\execute_stage_1|alu_inst|result[1]~0_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage4:1:mux_i|out_mux~3_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:17:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|result[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|result[1]~1 .lut_mask = 16'hC8C0;
defparam \execute_stage_1|alu_inst|result[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|result[1]~4 (
// Equation(s):
// \execute_stage_1|alu_inst|result[1]~4_combout  = (\execute_stage_1|alu_inst|result[1]~1_combout ) # ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout  & \execute_stage_1|alu_inst|result[1]~3_combout ))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|result[1]~3_combout ),
	.datad(\execute_stage_1|alu_inst|result[1]~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|result[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|result[1]~4 .lut_mask = 16'hFFA0;
defparam \execute_stage_1|alu_inst|result[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N25
dffeas \execute_stage_1|alu_result_mem[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[1]~0_combout ),
	.asdata(\execute_stage_1|alu_inst|result[1]~4_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[1] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~0_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q 
// [1])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [1])))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [1]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [1]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~0 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~1_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux30~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [1]))) # 
// (!\decode_stage_1|register_file|mux1|Mux30~0_combout  & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [1])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux30~0_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [1]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|mux1|Mux30~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~1 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~17_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0]) # ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [1])))) # (!\decode_stage_1|Rs1_execute [1] & (!\decode_stage_1|Rs1_execute 
// [0] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [1])))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~17 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux1|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~18_combout  = (\decode_stage_1|register_file|mux1|Mux30~17_combout  & (((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [1])) # (!\decode_stage_1|Rs1_execute [0]))) # 
// (!\decode_stage_1|register_file|mux1|Mux30~17_combout  & (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [1]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux30~17_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~18 .lut_mask = 16'hE6A2;
defparam \decode_stage_1|register_file|mux1|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~12_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0]) # (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [1])))) # (!\decode_stage_1|Rs1_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [1] & (!\decode_stage_1|Rs1_execute [0])))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [1]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~12 .lut_mask = 16'hAEA4;
defparam \decode_stage_1|register_file|mux1|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~13_combout  = (\decode_stage_1|register_file|mux1|Mux30~12_combout  & (((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [1])) # (!\decode_stage_1|Rs1_execute [0]))) # 
// (!\decode_stage_1|register_file|mux1|Mux30~12_combout  & (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [1]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux30~12_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~13 .lut_mask = 16'hE6A2;
defparam \decode_stage_1|register_file|mux1|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux30~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [1])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|mux1|Mux30~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux30~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [1])) # 
// (!\decode_stage_1|register_file|mux1|Mux30~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [1]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux30~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [1]),
	.datab(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|mux1|Mux30~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~15 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~9_combout  = (\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|Rs1_execute [2])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [1]))) 
// # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [1]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~9 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~10_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux30~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [1]))) # 
// (!\decode_stage_1|register_file|mux1|Mux30~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [1])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux30~9_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [1]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|mux1|Mux30~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~10 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~6_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [1]))) # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [1]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~6 .lut_mask = 16'hF2C2;
defparam \decode_stage_1|register_file|mux1|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux30~6_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [1])) # (!\decode_stage_1|register_file|mux1|Mux30~6_combout 
//  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [1]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux30~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [1]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|mux1|Mux30~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~7 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~4_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [1])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [1])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [1]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~4 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux1|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~5_combout  = (\decode_stage_1|register_file|mux1|Mux30~4_combout  & (((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [1]) # (!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux30~4_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [1] & ((\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [1]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux30~4_combout ),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~5 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux1|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~8_combout  = (\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|Rs1_execute [1])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux30~5_combout ))) 
// # (!\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|mux1|Mux30~7_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux30~7_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux30~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~8 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [1]))) # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [1]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [1]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~2 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux30~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [1])) # (!\decode_stage_1|register_file|mux1|Mux30~2_combout 
//  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [1]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux30~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [1]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [1]),
	.datad(\decode_stage_1|register_file|mux1|Mux30~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~3 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux30~8_combout  & (\decode_stage_1|register_file|mux1|Mux30~10_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux30~8_combout  & ((\decode_stage_1|register_file|mux1|Mux30~3_combout ))))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux30~8_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux30~10_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux30~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux30~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~11 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux1|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & (\decode_stage_1|register_file|mux1|Mux17~1_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux30~11_combout ))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux30~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux30~15_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux30~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~16 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux30~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux30~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux30~16_combout  & ((\decode_stage_1|register_file|mux1|Mux30~18_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux30~16_combout  & (\decode_stage_1|register_file|mux1|Mux30~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux30~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux30~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux30~18_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux30~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux30~19 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[1]~5 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[1]~5_combout  = (\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~1_combout ) # (\decode_stage_1|register_file|mux1|Mux30~19_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout 
//  & (\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout  & (!\execute_stage_1|mux_PC|out_mux[4]~1_combout )))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux30~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[1]~5 .lut_mask = 16'hAEA4;
defparam \execute_stage_1|mux_PC|out_mux[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[1]~6 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[1]~6_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[1]~5_combout  & (\execute_stage_1|alu_result_mem [1])) # (!\execute_stage_1|mux_PC|out_mux[1]~5_combout  & 
// ((\decode_stage_1|pc_execute [1]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[1]~5_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\execute_stage_1|alu_result_mem [1]),
	.datac(\decode_stage_1|pc_execute [1]),
	.datad(\execute_stage_1|mux_PC|out_mux[1]~5_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[1]~6 .lut_mask = 16'hDDA0;
defparam \execute_stage_1|mux_PC|out_mux[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~4 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~4_combout  = (\execute_stage_1|mux_PC|out_mux[2]~12_combout  & (!\execute_stage_1|absolute_value_1|Add0~3  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[2]~12_combout  & (\execute_stage_1|absolute_value_1|Add0~3  $ 
// (GND)))
// \execute_stage_1|absolute_value_1|Add0~5  = CARRY((!\execute_stage_1|mux_PC|out_mux[2]~12_combout  & !\execute_stage_1|absolute_value_1|Add0~3 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[2]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~3 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~4_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~5 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~4 .lut_mask = 16'h5A05;
defparam \execute_stage_1|absolute_value_1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[3]~28 (
// Equation(s):
// \execute_stage_1|alu_result_mem[3]~28_combout  = (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ) # ((\decode_stage_1|shamt_execute [4]) # 
// (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.datab(\decode_stage_1|shamt_execute [4]),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[3]~28 .lut_mask = 16'h00FE;
defparam \execute_stage_1|alu_result_mem[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|xor_result[2] (
// Equation(s):
// \execute_stage_1|alu_inst|xor_result [2] = \execute_stage_1|mux_PC|out_mux[2]~12_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [2])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[2]~5_combout )))))

	.dataa(\decode_stage_1|immediate_execute [2]),
	.datab(\execute_stage_1|forward_B_mux|out_mux[2]~5_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|mux_PC|out_mux[2]~12_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|xor_result [2]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|xor_result[2] .lut_mask = 16'h53AC;
defparam \execute_stage_1|alu_inst|xor_result[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[3]~27 (
// Equation(s):
// \execute_stage_1|alu_result_mem[3]~27_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ) # ((!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout  & 
// \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(gnd),
	.datad(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[3]~27 .lut_mask = 16'hDDCC;
defparam \execute_stage_1|alu_result_mem[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~2 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~2_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [2])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[2]~5_combout )))))

	.dataa(\decode_stage_1|immediate_execute [2]),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[2]~5_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~2 .lut_mask = 16'h636C;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~6 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~6_combout  = (\execute_stage_1|mux_PC|out_mux[2]~12_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~2_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~5 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~2_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~5  & VCC)))) # 
// (!\execute_stage_1|mux_PC|out_mux[2]~12_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~2_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~5 ) # (GND))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~2_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~5 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~7  = CARRY((\execute_stage_1|mux_PC|out_mux[2]~12_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~2_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~5 )) # (!\execute_stage_1|mux_PC|out_mux[2]~12_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~2_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~5 ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[2]~12_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[2]~5 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~6_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~7 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~6 .lut_mask = 16'h694D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~128 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~128_combout  = (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~6_combout  & (((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout  & 
// !\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0])) # (!\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1])))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1]),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~6_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0]),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~128_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~128 .lut_mask = 16'h50D0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~8 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~8_combout  = (\execute_stage_1|alu_result_mem[3]~28_combout  & (\execute_stage_1|alu_inst|xor_result [2] & (\execute_stage_1|alu_result_mem[3]~27_combout ))) # (!\execute_stage_1|alu_result_mem[3]~28_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~128_combout ) # (!\execute_stage_1|alu_result_mem[3]~27_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[3]~28_combout ),
	.datab(\execute_stage_1|alu_inst|xor_result [2]),
	.datac(\execute_stage_1|alu_result_mem[3]~27_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~128_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~8 .lut_mask = 16'hD585;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~1_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[29]~44_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[27]~46_combout )))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[29]~44_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[27]~46_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~1 .lut_mask = 16'hC480;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~2 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~2_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~1_combout ) # ((!\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~0_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~2 .lut_mask = 16'hFF30;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [0] & ((\execute_stage_1|mux_PC|out_mux[31]~10_combout ))) # (!\decode_stage_1|shamt_execute [0] & 
// (\execute_stage_1|mux_PC|out_mux[30]~42_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[30]~42_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0 .lut_mask = 16'hFC30;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:26:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:26:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0_combout ))) # (!\decode_stage_1|shamt_execute [2] & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~2_combout ))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~2_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:26:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:26:mux_i|out_mux~0 .lut_mask = 16'hFA50;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:26:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N6
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~1_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[21]~56_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[19]~62_combout )))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\execute_stage_1|mux_PC|out_mux[21]~56_combout ),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\execute_stage_1|mux_PC|out_mux[19]~62_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~1 .lut_mask = 16'h8A80;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N4
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~2 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~2_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~1_combout ) # ((!\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~0_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~2 .lut_mask = 16'hFF50;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~1_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[25]~48_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[23]~54_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[23]~54_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[25]~48_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~1 .lut_mask = 16'hC840;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~2 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~2_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~1_combout ) # ((!\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~0_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~0_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~2 .lut_mask = 16'hFF44;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:18:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:18:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~2_combout ))) # (!\decode_stage_1|shamt_execute [2] & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~2_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~2_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:18:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:18:mux_i|out_mux~0 .lut_mask = 16'hFC30;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:18:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N0
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:18:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:18:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [3] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:26:mux_i|out_mux~0_combout )) # (!\decode_stage_1|shamt_execute [3] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:18:mux_i|out_mux~0_combout )))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:26:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:18:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:18:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:18:mux_i|out_mux~0 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:18:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [1] & (((\execute_stage_1|mux_PC|out_mux[9]~36_combout )) # (!\decode_stage_1|shamt_execute [0]))) # (!\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|shamt_execute [0] & ((\execute_stage_1|mux_PC|out_mux[7]~20_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[9]~36_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[7]~20_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~0 .lut_mask = 16'hE6A2;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~1_combout  = (\decode_stage_1|shamt_execute [0] & (((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~0_combout )))) # (!\decode_stage_1|shamt_execute [0] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~0_combout  & (\execute_stage_1|mux_PC|out_mux[8]~18_combout )) # (!\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~0_combout  & 
// ((\execute_stage_1|mux_PC|out_mux[6]~22_combout )))))

	.dataa(\execute_stage_1|mux_PC|out_mux[8]~18_combout ),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[6]~22_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~1 .lut_mask = 16'hE3E0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[3]~25 (
// Equation(s):
// \execute_stage_1|alu_result_mem[3]~25_combout  = (\decode_stage_1|shamt_execute [3]) # (\decode_stage_1|shamt_execute [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[3]~25 .lut_mask = 16'hFFF0;
defparam \execute_stage_1|alu_result_mem[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[3]~26 (
// Equation(s):
// \execute_stage_1|alu_result_mem[3]~26_combout  = (\decode_stage_1|shamt_execute [3]) # ((\decode_stage_1|shamt_execute [1] & !\decode_stage_1|shamt_execute [2]))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(gnd),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[3]~26 .lut_mask = 16'hAAFA;
defparam \execute_stage_1|alu_result_mem[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:2:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:2:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [0] & ((\execute_stage_1|mux_PC|out_mux[3]~16_combout ))) # (!\decode_stage_1|shamt_execute [0] & 
// (\execute_stage_1|mux_PC|out_mux[2]~12_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[2]~12_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[3]~16_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:2:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:2:mux_i|out_mux~0 .lut_mask = 16'hFC30;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:2:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:4:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:4:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [0] & ((\execute_stage_1|mux_PC|out_mux[5]~24_combout ))) # (!\decode_stage_1|shamt_execute [0] & 
// (\execute_stage_1|mux_PC|out_mux[4]~14_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~14_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[5]~24_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:4:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:4:mux_i|out_mux~0 .lut_mask = 16'hFC30;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:4:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~6 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~6_combout  = (\execute_stage_1|alu_result_mem[3]~25_combout  & (\execute_stage_1|alu_result_mem[3]~26_combout )) # (!\execute_stage_1|alu_result_mem[3]~25_combout  & 
// ((\execute_stage_1|alu_result_mem[3]~26_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:4:mux_i|out_mux~0_combout ))) # (!\execute_stage_1|alu_result_mem[3]~26_combout  & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:2:mux_i|out_mux~0_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[3]~25_combout ),
	.datab(\execute_stage_1|alu_result_mem[3]~26_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:2:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:4:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~6 .lut_mask = 16'hDC98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N6
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~1_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[13]~28_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[11]~34_combout )))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[13]~28_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[11]~34_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~1 .lut_mask = 16'hA280;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~2 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~2_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~1_combout ) # ((!\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~0_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~2 .lut_mask = 16'hFF50;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~1_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[17]~64_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[15]~26_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[15]~26_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[17]~64_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~1 .lut_mask = 16'hA820;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~2 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~2_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~1_combout ) # ((!\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~0_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~2 .lut_mask = 16'hF5F0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:10:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:10:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~2_combout ))) # (!\decode_stage_1|shamt_execute [2] & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~2_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~2_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:10:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:10:mux_i|out_mux~0 .lut_mask = 16'hFC30;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:10:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~7 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~7_combout  = (\execute_stage_1|alu_result_mem[3]~25_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~6_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:10:mux_i|out_mux~0_combout ))) 
// # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~6_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~1_combout )))) # (!\execute_stage_1|alu_result_mem[3]~25_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~6_combout ))))

	.dataa(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~1_combout ),
	.datab(\execute_stage_1|alu_result_mem[3]~25_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~6_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:10:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~7 .lut_mask = 16'hF838;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~9 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~9_combout  = (\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~8_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~7_combout )) # (!\execute_stage_1|alu_inst|result[1]~0_combout ))) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~8_combout  & (\execute_stage_1|alu_inst|result[1]~0_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:18:mux_i|out_mux~0_combout )))

	.dataa(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~8_combout ),
	.datab(\execute_stage_1|alu_inst|result[1]~0_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:18:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~7_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~9 .lut_mask = 16'hEA62;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~10 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~10_combout  = (\execute_stage_1|alu_result_mem[3]~24_combout  & (((\RV32I_control_1|decode_stage_control_1|AbsSel~q )))) # (!\execute_stage_1|alu_result_mem[3]~24_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|AbsSel~q  & (\execute_stage_1|mux_PC|out_mux[2]~12_combout )) # (!\RV32I_control_1|decode_stage_control_1|AbsSel~q  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~9_combout )))))

	.dataa(\execute_stage_1|mux_PC|out_mux[2]~12_combout ),
	.datab(\execute_stage_1|alu_result_mem[3]~24_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~9_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~10 .lut_mask = 16'hE3E0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~11 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~11_combout  = (\execute_stage_1|alu_result_mem[3]~24_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~4_combout ))) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~10_combout  & (\execute_stage_1|alu_inst|and_result [2])))) # (!\execute_stage_1|alu_result_mem[3]~24_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~10_combout ))))

	.dataa(\execute_stage_1|alu_inst|and_result [2]),
	.datab(\execute_stage_1|alu_result_mem[3]~24_combout ),
	.datac(\execute_stage_1|absolute_value_1|Add0~4_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~10_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~11 .lut_mask = 16'hF388;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N5
dffeas \execute_stage_1|alu_result_mem[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|mux_2to1_alu_abs|out_mux[2]~11_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[2] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N3
dffeas \mem_stage_1|alu_result_wb[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[2] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclone10lp_io_ibuf \read_data_mem[2]~input (
	.i(read_data_mem[2]),
	.ibar(gnd),
	.o(\read_data_mem[2]~input_o ));
// synopsys translate_off
defparam \read_data_mem[2]~input .bus_hold = "false";
defparam \read_data_mem[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cyclone10lp_lcell_comb \mem_stage_1|read_data_wb[2]~feeder (
// Equation(s):
// \mem_stage_1|read_data_wb[2]~feeder_combout  = \read_data_mem[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\read_data_mem[2]~input_o ),
	.cin(gnd),
	.combout(\mem_stage_1|read_data_wb[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[2]~feeder .lut_mask = 16'hFF00;
defparam \mem_stage_1|read_data_wb[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \mem_stage_1|read_data_wb[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_stage_1|read_data_wb[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[2] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[2]~2 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[2]~2_combout  = (\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\mem_stage_1|read_data_wb [2]))) # (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|alu_result_wb [2]))

	.dataa(gnd),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|alu_result_wb [2]),
	.datad(\mem_stage_1|read_data_wb [2]),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[2]~2 .lut_mask = 16'hFC30;
defparam \wb_stage_1|mux_4to1_1|out_mux[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[2]~3 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout  = (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a1 ))) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (((\wb_stage_1|mux_4to1_1|out_mux[2]~2_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[2]~2_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[2]~3 .lut_mask = 16'h7520;
defparam \wb_stage_1|mux_4to1_1|out_mux[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~10_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q 
// [2])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [2])))))

	.dataa(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [2]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~10 .lut_mask = 16'hE3E0;
defparam \decode_stage_1|register_file|mux1|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux29~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [2]))) # 
// (!\decode_stage_1|register_file|mux1|Mux29~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [2])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux29~10_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [2]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux29~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~11 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~12_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [2]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & (((!\decode_stage_1|Rs1_execute 
// [1] & \decode_stage_1|register_file|gen_reg:4:reg_i|Q [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [2]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~12 .lut_mask = 16'hCBC8;
defparam \decode_stage_1|register_file|mux1|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~13_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux29~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [2]))) # 
// (!\decode_stage_1|register_file|mux1|Mux29~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [2])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux29~12_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [2]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux29~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~13 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux29~13_combout ) # ((!\decode_stage_1|register_file|mux1|Mux17~3_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (((\decode_stage_1|register_file|gen_reg:1:reg_i|Q [2] & \decode_stage_1|register_file|mux1|Mux17~3_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux29~13_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~14 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux1|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux29~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [2])) # 
// (!\decode_stage_1|register_file|mux1|Mux29~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [2]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux29~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [2]),
	.datab(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux29~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~15 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux17~0_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~0_combout  & (\decode_stage_1|register_file|mux1|Mux29~11_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux29~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux29~11_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux29~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~16 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux1|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~0_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [2]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & (((!\decode_stage_1|Rs1_execute 
// [3] & \decode_stage_1|register_file|gen_reg:18:reg_i|Q [2]))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [2]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~0 .lut_mask = 16'hADA8;
defparam \decode_stage_1|register_file|mux1|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~1_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux29~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [2])) # (!\decode_stage_1|register_file|mux1|Mux29~0_combout 
//  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [2]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux29~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [2]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux29~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~1 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [2]))) # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [2]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [2]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~2 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux29~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [2]))) # 
// (!\decode_stage_1|register_file|mux1|Mux29~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [2])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux29~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [2]),
	.datac(\decode_stage_1|register_file|mux1|Mux29~2_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~3 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux1|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~4_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [2])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [2])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [2]),
	.datab(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [2]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~4 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~5_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux29~4_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [2])) # (!\decode_stage_1|register_file|mux1|Mux29~4_combout 
//  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [2]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux29~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [2]),
	.datab(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [2]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux29~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~5 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~6_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|mux1|Mux29~3_combout 
// )) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux29~5_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux29~3_combout ),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|register_file|mux1|Mux29~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~6 .lut_mask = 16'hE3E0;
defparam \decode_stage_1|register_file|mux1|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [2]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & (((!\decode_stage_1|Rs1_execute 
// [3] & \decode_stage_1|register_file|gen_reg:19:reg_i|Q [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [2]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~7 .lut_mask = 16'hCBC8;
defparam \decode_stage_1|register_file|mux1|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux29~7_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [2])) # (!\decode_stage_1|register_file|mux1|Mux29~7_combout 
//  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [2]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux29~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [2]),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [2]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux29~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~8 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux29~6_combout  & ((\decode_stage_1|register_file|mux1|Mux29~8_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux29~6_combout  & (\decode_stage_1|register_file|mux1|Mux29~1_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux29~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|mux1|Mux29~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux29~6_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux29~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~9 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux1|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1]) # (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [2])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [2] & (!\decode_stage_1|Rs1_execute [1])))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [2]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~17 .lut_mask = 16'hCEC2;
defparam \decode_stage_1|register_file|mux1|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux29~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [2]))) # 
// (!\decode_stage_1|register_file|mux1|Mux29~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [2])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux29~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [2]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux29~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux29~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux29~19_combout  = (\decode_stage_1|register_file|mux1|Mux29~16_combout  & (((\decode_stage_1|register_file|mux1|Mux29~18_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux29~16_combout  & (\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux29~9_combout )))

	.dataa(\decode_stage_1|register_file|mux1|Mux29~16_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux29~9_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux29~18_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux29~19 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux1|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N25
dffeas \decode_stage_1|pc_execute[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [2]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [2]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[2] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N24
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[2]~11 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[2]~11_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\execute_stage_1|alu_result_mem [2])) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|pc_execute [2]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\execute_stage_1|alu_result_mem [2]),
	.datac(\decode_stage_1|pc_execute [2]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[2]~11 .lut_mask = 16'hDDA0;
defparam \execute_stage_1|mux_PC|out_mux[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[2]~12 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[2]~12_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[2]~11_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[2]~11_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux29~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[2]~11_combout  & (\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux29~19_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[2]~11_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[2]~12 .lut_mask = 16'hFA44;
defparam \execute_stage_1|mux_PC|out_mux[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~6 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~6_combout  = (\execute_stage_1|mux_PC|out_mux[3]~16_combout  & ((\execute_stage_1|absolute_value_1|Add0~5 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[3]~16_combout  & (!\execute_stage_1|absolute_value_1|Add0~5 ))
// \execute_stage_1|absolute_value_1|Add0~7  = CARRY((\execute_stage_1|mux_PC|out_mux[3]~16_combout ) # (!\execute_stage_1|absolute_value_1|Add0~5 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[3]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~5 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~6_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~7 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~6 .lut_mask = 16'hC3CF;
defparam \execute_stage_1|absolute_value_1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[30]~42_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[28]~50_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[28]~50_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[30]~42_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~0 .lut_mask = 16'hC840;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~1_combout  = (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[29]~44_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[27]~46_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[27]~46_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[29]~44_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~1 .lut_mask = 16'h3210;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:27:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:27:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & (((\execute_stage_1|mux_PC|out_mux[31]~10_combout )))) # (!\decode_stage_1|shamt_execute [2] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~0_combout ) # ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~1_combout ))))

	.dataa(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~0_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:27:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:27:mux_i|out_mux~0 .lut_mask = 16'hCFCA;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:27:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~0_combout  = (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[25]~48_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[23]~54_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\execute_stage_1|mux_PC|out_mux[23]~54_combout ),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\execute_stage_1|mux_PC|out_mux[25]~48_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~0 .lut_mask = 16'h5404;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~1_combout  = (\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[26]~52_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[24]~58_combout )))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\execute_stage_1|mux_PC|out_mux[26]~52_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|mux_PC|out_mux[24]~58_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~1 .lut_mask = 16'hDD88;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~2 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~2_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~0_combout ) # ((\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~1_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~2 .lut_mask = 16'hFAF0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~0_combout  = (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[21]~56_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[19]~62_combout )))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[21]~56_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[19]~62_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~0 .lut_mask = 16'h5140;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N2
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~2 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~2_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~0_combout ) # ((\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~1_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~2 .lut_mask = 16'hFFA0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N4
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:19:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:19:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~2_combout )) # (!\decode_stage_1|shamt_execute [2] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~2_combout )))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~2_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:19:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:19:mux_i|out_mux~0 .lut_mask = 16'hDD88;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:19:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:19:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:19:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [3] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:27:mux_i|out_mux~0_combout )) # (!\decode_stage_1|shamt_execute [3] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:19:mux_i|out_mux~0_combout )))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:27:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:19:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:19:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:19:mux_i|out_mux~0 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:19:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~0_combout  = (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[9]~36_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[7]~20_combout )))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[9]~36_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[7]~20_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~0 .lut_mask = 16'h5140;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~2 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~2_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~0_combout ) # ((\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~1_combout ))

	.dataa(gnd),
	.datab(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~0_combout ),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~2 .lut_mask = 16'hFCCC;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~12 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~12_combout  = (\execute_stage_1|alu_result_mem[3]~25_combout  & ((\execute_stage_1|alu_result_mem[3]~26_combout ) # ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~2_combout )))) # 
// (!\execute_stage_1|alu_result_mem[3]~25_combout  & (!\execute_stage_1|alu_result_mem[3]~26_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:3:mux_i|out_mux~0_combout )))

	.dataa(\execute_stage_1|alu_result_mem[3]~25_combout ),
	.datab(\execute_stage_1|alu_result_mem[3]~26_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:3:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~12 .lut_mask = 16'hBA98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~0_combout  = (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[13]~28_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[11]~34_combout )))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[13]~28_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[11]~34_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~0 .lut_mask = 16'h5140;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~2 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~2_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~0_combout ) # ((\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~1_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~2 .lut_mask = 16'hFFA0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~0_combout  = (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\execute_stage_1|mux_PC|out_mux[17]~64_combout ))) # (!\decode_stage_1|shamt_execute [1] & 
// (\execute_stage_1|mux_PC|out_mux[15]~26_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|mux_PC|out_mux[15]~26_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[17]~64_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~0 .lut_mask = 16'h5410;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~2 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~2_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~0_combout ) # ((\decode_stage_1|shamt_execute [0] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~1_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~2 .lut_mask = 16'hFFA0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:11:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:11:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~2_combout ))) # (!\decode_stage_1|shamt_execute [2] & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~2_combout ))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~2_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:11:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:11:mux_i|out_mux~0 .lut_mask = 16'hFA50;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:11:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~13 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~13_combout  = (\execute_stage_1|alu_result_mem[3]~26_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~12_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:11:mux_i|out_mux~0_combout 
// ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~12_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:5:mux_i|out_mux~0_combout )))) # (!\execute_stage_1|alu_result_mem[3]~26_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~12_combout ))))

	.dataa(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:5:mux_i|out_mux~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[3]~26_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~12_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:11:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~13 .lut_mask = 16'hF838;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|xor_result[3] (
// Equation(s):
// \execute_stage_1|alu_inst|xor_result [3] = \execute_stage_1|mux_PC|out_mux[3]~16_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [3])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[3]~7_combout )))))

	.dataa(\decode_stage_1|immediate_execute [3]),
	.datab(\execute_stage_1|mux_PC|out_mux[3]~16_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[3]~7_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|xor_result [3]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|xor_result[3] .lut_mask = 16'h636C;
defparam \execute_stage_1|alu_inst|xor_result[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~3 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~3_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [3])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[3]~7_combout )))))

	.dataa(\decode_stage_1|immediate_execute [3]),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[3]~7_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~3 .lut_mask = 16'h636C;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~8 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~8_combout  = ((\execute_stage_1|mux_PC|out_mux[3]~16_combout  $ (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~3_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~7 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~9  = CARRY((\execute_stage_1|mux_PC|out_mux[3]~16_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~7 ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~3_combout ))) # (!\execute_stage_1|mux_PC|out_mux[3]~16_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~3_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~7 )))

	.dataa(\execute_stage_1|mux_PC|out_mux[3]~16_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[3]~7 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~8_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~9 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~8 .lut_mask = 16'h962B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~129 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~129_combout  = (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~8_combout  & (((!\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0] & 
// \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout )) # (!\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1])))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [1]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUOp_execute [0]),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~0_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~129_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~129 .lut_mask = 16'h7500;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~14 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~14_combout  = (\execute_stage_1|alu_result_mem[3]~27_combout  & ((\execute_stage_1|alu_result_mem[3]~28_combout  & (\execute_stage_1|alu_inst|xor_result [3])) # (!\execute_stage_1|alu_result_mem[3]~28_combout  
// & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~129_combout ))))) # (!\execute_stage_1|alu_result_mem[3]~27_combout  & (((!\execute_stage_1|alu_result_mem[3]~28_combout ))))

	.dataa(\execute_stage_1|alu_inst|xor_result [3]),
	.datab(\execute_stage_1|alu_result_mem[3]~27_combout ),
	.datac(\execute_stage_1|alu_result_mem[3]~28_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~129_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~14 .lut_mask = 16'h8F83;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~15 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~15_combout  = (\execute_stage_1|alu_inst|result[1]~0_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~14_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~13_combout ))) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~14_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:19:mux_i|out_mux~0_combout )))) # (!\execute_stage_1|alu_inst|result[1]~0_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~14_combout ))))

	.dataa(\execute_stage_1|alu_inst|result[1]~0_combout ),
	.datab(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:19:mux_i|out_mux~0_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~13_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~14_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~15 .lut_mask = 16'hF588;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~16 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~16_combout  = (\RV32I_control_1|decode_stage_control_1|AbsSel~q  & ((\execute_stage_1|mux_PC|out_mux[3]~16_combout ) # ((\execute_stage_1|alu_result_mem[3]~24_combout )))) # 
// (!\RV32I_control_1|decode_stage_control_1|AbsSel~q  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~15_combout  & !\execute_stage_1|alu_result_mem[3]~24_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[3]~16_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~15_combout ),
	.datad(\execute_stage_1|alu_result_mem[3]~24_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~16 .lut_mask = 16'hCCB8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~17 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~17_combout  = (\execute_stage_1|alu_result_mem[3]~24_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~16_combout  & ((\execute_stage_1|absolute_value_1|Add0~6_combout ))) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~16_combout  & (\execute_stage_1|alu_inst|and_result [3])))) # (!\execute_stage_1|alu_result_mem[3]~24_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~16_combout ))))

	.dataa(\execute_stage_1|alu_inst|and_result [3]),
	.datab(\execute_stage_1|alu_result_mem[3]~24_combout ),
	.datac(\execute_stage_1|absolute_value_1|Add0~6_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~16_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~17 .lut_mask = 16'hF388;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \execute_stage_1|alu_result_mem[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|mux_2to1_alu_abs|out_mux[3]~17_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[3] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \decode_stage_1|pc_execute[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [3]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [3]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[3] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q 
// [3])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [3])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [3]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [3]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~17 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~18_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux28~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [3]))) # 
// (!\decode_stage_1|register_file|mux1|Mux28~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [3])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux28~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [3]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux28~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~0_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q 
// [3])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [3])))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [3]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [3]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~0 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~1_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux28~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [3]))) # 
// (!\decode_stage_1|register_file|mux1|Mux28~0_combout  & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [3])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux28~0_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [3]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux28~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~1 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [3])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [3])))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [3]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [3]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~12 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~13_combout  = (\decode_stage_1|register_file|mux1|Mux28~12_combout  & (((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [3]) # (!\decode_stage_1|Rs1_execute [0])))) # 
// (!\decode_stage_1|register_file|mux1|Mux28~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [3] & ((\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [3]),
	.datab(\decode_stage_1|register_file|mux1|Mux28~12_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [3]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~13 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux28~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [3])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux28~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux28~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [3])) # 
// (!\decode_stage_1|register_file|mux1|Mux28~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [3]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux28~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [3]),
	.datab(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux28~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~15 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~2_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2]) # (\decode_stage_1|register_file|gen_reg:25:reg_i|Q [3])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [3] & (!\decode_stage_1|Rs1_execute [2])))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [3]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~2 .lut_mask = 16'hAEA4;
defparam \decode_stage_1|register_file|mux1|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux28~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [3]))) # 
// (!\decode_stage_1|register_file|mux1|Mux28~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [3])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux28~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [3]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [3]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux28~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~3 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~9_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [3]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [3] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [3]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [3]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~9 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~10_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux28~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [3]))) # 
// (!\decode_stage_1|register_file|mux1|Mux28~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [3])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux28~9_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [3]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux28~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~10 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~6_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [3]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [3] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [3]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~6 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~7_combout  = (\decode_stage_1|register_file|mux1|Mux28~6_combout  & (((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [3]) # (!\decode_stage_1|Rs1_execute [2])))) # 
// (!\decode_stage_1|register_file|mux1|Mux28~6_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [3] & ((\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [3]),
	.datab(\decode_stage_1|register_file|mux1|Mux28~6_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~7 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~4_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [3]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [3] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [3]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [3]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~4 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux28~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [3]))) # 
// (!\decode_stage_1|register_file|mux1|Mux28~4_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [3])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux28~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [3]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux28~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~5 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~8_combout  = (\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|Rs1_execute [1])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux28~5_combout ))) 
// # (!\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|mux1|Mux28~7_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux28~7_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux28~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~8 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~11_combout  = (\decode_stage_1|register_file|mux1|Mux28~8_combout  & (((\decode_stage_1|register_file|mux1|Mux28~10_combout ) # (!\decode_stage_1|Rs1_execute [0])))) # 
// (!\decode_stage_1|register_file|mux1|Mux28~8_combout  & (\decode_stage_1|register_file|mux1|Mux28~3_combout  & ((\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux28~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux28~10_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux28~8_combout ),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~11 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux1|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux17~0_combout ) # (\decode_stage_1|register_file|mux1|Mux28~11_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux28~15_combout  & (!\decode_stage_1|register_file|mux1|Mux17~0_combout )))

	.dataa(\decode_stage_1|register_file|mux1|Mux28~15_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux28~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~16 .lut_mask = 16'hCEC2;
defparam \decode_stage_1|register_file|mux1|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux28~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux28~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux28~16_combout  & (\decode_stage_1|register_file|mux1|Mux28~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux28~16_combout  & ((\decode_stage_1|register_file|mux1|Mux28~1_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux28~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux28~18_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux28~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux28~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux28~19 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[3]~15 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[3]~15_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux28~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux28~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[3]~15 .lut_mask = 16'hF2C2;
defparam \execute_stage_1|mux_PC|out_mux[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[3]~16 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[3]~16_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[3]~15_combout  & (\execute_stage_1|alu_result_mem [3])) # (!\execute_stage_1|mux_PC|out_mux[3]~15_combout  & 
// ((\decode_stage_1|pc_execute [3]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[3]~15_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [3]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [3]),
	.datad(\execute_stage_1|mux_PC|out_mux[3]~15_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[3]~16 .lut_mask = 16'hBBC0;
defparam \execute_stage_1|mux_PC|out_mux[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N8
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~8 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~8_combout  = (\execute_stage_1|mux_PC|out_mux[4]~14_combout  & (!\execute_stage_1|absolute_value_1|Add0~7  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[4]~14_combout  & (\execute_stage_1|absolute_value_1|Add0~7  $ 
// (GND)))
// \execute_stage_1|absolute_value_1|Add0~9  = CARRY((!\execute_stage_1|mux_PC|out_mux[4]~14_combout  & !\execute_stage_1|absolute_value_1|Add0~7 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~7 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~8_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~9 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~8 .lut_mask = 16'h5A05;
defparam \execute_stage_1|absolute_value_1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[4]~1 (
// Equation(s):
// \execute_stage_1|alu_result_mem[4]~1_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~8_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & (\execute_stage_1|mux_PC|out_mux[4]~14_combout 
// ))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~14_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~8_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[4]~1 .lut_mask = 16'hEE22;
defparam \execute_stage_1|alu_result_mem[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N2
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[5]~29 (
// Equation(s):
// \execute_stage_1|alu_result_mem[5]~29_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & ((!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ))) # 
// (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ),
	.datab(gnd),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[5]~29 .lut_mask = 16'h0FAA;
defparam \execute_stage_1|alu_result_mem[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \decode_stage_1|immediate_execute[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|immediate_generator_1|Mux27~3_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[4] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~0_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1]) # ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [4])))) # (!\decode_stage_1|shamt_execute [0] & 
// (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [4]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [4]),
	.datad(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [4]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~0 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~1_combout  = (\decode_stage_1|register_file|mux2|Mux27~0_combout  & (((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [4])) # (!\decode_stage_1|shamt_execute [1]))) # 
// (!\decode_stage_1|register_file|mux2|Mux27~0_combout  & (\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [4])))

	.dataa(\decode_stage_1|register_file|mux2|Mux27~0_combout ),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [4]),
	.datad(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [4]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~1 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux2|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~2_combout  = (\decode_stage_1|register_file|mux2|Mux24~3_combout  & ((\decode_stage_1|register_file|mux2|Mux24~4_combout  & ((\decode_stage_1|register_file|mux2|Mux27~1_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [4])))) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout  & (((\decode_stage_1|register_file|mux2|Mux24~4_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [4]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux27~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~2 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux2|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~3_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux27~2_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [4]))) # 
// (!\decode_stage_1|register_file|mux2|Mux27~2_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [4])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux27~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [4]),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [4]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux27~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~3 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N25
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~16_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [4])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [4])))))

	.dataa(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [4]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [4]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~16 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux2|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N21
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y14_N7
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~17_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux27~16_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [4]))) # 
// (!\decode_stage_1|register_file|mux2|Mux27~16_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [4])))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|mux2|Mux27~16_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux27~16_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [4]),
	.datad(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [4]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~17 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux2|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N3
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N13
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~14_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [4]))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [4]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [4]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [4]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~14 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~15_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux27~14_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [4])) # 
// (!\decode_stage_1|register_file|mux2|Mux27~14_combout  & ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [4]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux27~14_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [4]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [4]),
	.datad(\decode_stage_1|register_file|mux2|Mux27~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~18_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux24~0_combout  & \decode_stage_1|register_file|mux2|Mux27~15_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux27~17_combout ) # ((!\decode_stage_1|register_file|mux2|Mux24~0_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux27~17_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux27~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~18 .lut_mask = 16'hE323;
defparam \decode_stage_1|register_file|mux2|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:26:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:26:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N17
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:30:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:30:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:22:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:22:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:18:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:18:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N23
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:22:reg_i|Q [4])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [4])))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [4]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [4]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~4 .lut_mask = 16'hE3E0;
defparam \decode_stage_1|register_file|mux2|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~5_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux27~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [4]))) # 
// (!\decode_stage_1|register_file|mux2|Mux27~4_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [4])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux27~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [4]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [4]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux27~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~5 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N5
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:31:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:31:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N21
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N29
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N15
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~6_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [4]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [4]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [4]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [4]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~6 .lut_mask = 16'hF4A4;
defparam \decode_stage_1|register_file|mux2|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~7_combout  = (\decode_stage_1|register_file|mux2|Mux27~6_combout  & (((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [4]) # (!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux27~6_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [4] & ((\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [4]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [4]),
	.datac(\decode_stage_1|register_file|mux2|Mux27~6_combout ),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~7 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux2|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N17
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~8_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [4]) # ((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [4] & !\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [4]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [4]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~8 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~9_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux27~8_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [4])) # 
// (!\decode_stage_1|register_file|mux2|Mux27~8_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [4]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux27~8_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [4]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [4]),
	.datad(\decode_stage_1|register_file|mux2|Mux27~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~9 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:20:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:20:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:20:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N13
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:20:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:16:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:16:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:16:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:16:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:24:reg_i|Q[4]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:24:reg_i|Q[4]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[4]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N11
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[4] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~10_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [4]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [4]))))

	.dataa(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [4]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [4]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~10 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~11_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux27~10_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [4]))) # 
// (!\decode_stage_1|register_file|mux2|Mux27~10_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [4])))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux27~10_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [4]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [4]),
	.datad(\decode_stage_1|register_file|mux2|Mux27~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~11 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~12_combout  = (\decode_stage_1|shamt_execute [0] & (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux27~9_combout ))) # (!\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|shamt_execute [1]) # ((\decode_stage_1|register_file|mux2|Mux27~11_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux27~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux27~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~12 .lut_mask = 16'h7564;
defparam \decode_stage_1|register_file|mux2|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux27~12_combout  & (\decode_stage_1|register_file|mux2|Mux27~5_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux27~12_combout  & ((\decode_stage_1|register_file|mux2|Mux27~7_combout ))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux27~12_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux27~5_combout ),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux27~7_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux27~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~13 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux27~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux27~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux27~18_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux27~18_combout  & (\decode_stage_1|register_file|mux2|Mux27~3_combout )) # (!\decode_stage_1|register_file|mux2|Mux27~18_combout  & ((\decode_stage_1|register_file|mux2|Mux27~13_combout )))))

	.dataa(\decode_stage_1|register_file|mux2|Mux27~3_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux27~18_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux27~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux27~19 .lut_mask = 16'hE3E0;
defparam \decode_stage_1|register_file|mux2|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N28
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[4]~8 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[4]~8_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux27~19_combout )))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux27~19_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[4]~8 .lut_mask = 16'h2230;
defparam \execute_stage_1|forward_B_mux|out_mux[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N24
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[4]~9 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[4]~9_combout  = (\execute_stage_1|forward_B_mux|out_mux[4]~8_combout ) # ((\execute_stage_1|alu_result_mem [4] & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ))

	.dataa(\execute_stage_1|alu_result_mem [4]),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|forward_B_mux|out_mux[4]~8_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[4]~9 .lut_mask = 16'hFF88;
defparam \execute_stage_1|forward_B_mux|out_mux[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N4
cyclone10lp_lcell_comb \execute_stage_1|alu_b_mux|out_mux[4]~1 (
// Equation(s):
// \execute_stage_1|alu_b_mux|out_mux[4]~1_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [4])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[4]~9_combout 
// )))

	.dataa(\decode_stage_1|immediate_execute [4]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(gnd),
	.datad(\execute_stage_1|forward_B_mux|out_mux[4]~9_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_b_mux|out_mux[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_b_mux|out_mux[4]~1 .lut_mask = 16'hBB88;
defparam \execute_stage_1|alu_b_mux|out_mux[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N18
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~4 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~4_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [4])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[4]~9_combout )))))

	.dataa(\decode_stage_1|immediate_execute [4]),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[4]~9_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~4 .lut_mask = 16'h636C;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~10 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~10_combout  = (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~4_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~14_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~9 )) # (!\execute_stage_1|mux_PC|out_mux[4]~14_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~9 ) # (GND))))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~4_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~14_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~9  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[4]~14_combout 
//  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~9 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~11  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~4_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~9 ) # 
// (!\execute_stage_1|mux_PC|out_mux[4]~14_combout ))) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~4_combout  & (!\execute_stage_1|mux_PC|out_mux[4]~14_combout  & !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~9 )))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~4_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[4]~9 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~10_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~11 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~10 .lut_mask = 16'h692B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & (\execute_stage_1|mux_PC|out_mux[27]~46_combout )) # (!\decode_stage_1|shamt_execute [1] & 
// ((\execute_stage_1|mux_PC|out_mux[25]~48_combout )))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[27]~46_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[25]~48_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~0 .lut_mask = 16'hC480;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~0_combout ) # ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~1_combout  & 
// !\decode_stage_1|shamt_execute [0]))

	.dataa(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~1_combout ),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(gnd),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~1 .lut_mask = 16'hFF22;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:20:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:20:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~1_combout )) # (!\decode_stage_1|shamt_execute [2] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~1_combout )))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:20:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:20:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:20:mux_i|out_mux~0 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:20:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:20:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:20:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [3] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1_combout )) # (!\decode_stage_1|shamt_execute [3] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:20:mux_i|out_mux~0_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:20:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:20:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:20:mux_i|out_mux~0 .lut_mask = 16'hF3C0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:20:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y6_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[5]~31 (
// Equation(s):
// \execute_stage_1|alu_result_mem[5]~31_combout  = (\decode_stage_1|shamt_execute [4]) # ((!\decode_stage_1|shamt_execute [3] & !\decode_stage_1|shamt_execute [2]))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|shamt_execute [4]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[5]~31 .lut_mask = 16'hF0F3;
defparam \execute_stage_1|alu_result_mem[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & ((\execute_stage_1|mux_PC|out_mux[7]~20_combout ))) # (!\decode_stage_1|shamt_execute [0] & 
// (\execute_stage_1|mux_PC|out_mux[6]~22_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[6]~22_combout ),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\execute_stage_1|mux_PC|out_mux[7]~20_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~0 .lut_mask = 16'hE020;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~0_combout ) # ((!\decode_stage_1|shamt_execute [1] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:4:mux_i|out_mux~0_combout ))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:4:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~1 .lut_mask = 16'hF5F0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~18 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~18_combout  = (\execute_stage_1|alu_result_mem[5]~31_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~1_combout ) # ((\execute_stage_1|alu_result_mem[5]~30_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~31_combout  & (((!\execute_stage_1|alu_result_mem[5]~30_combout  & \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~1_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[5]~31_combout ),
	.datab(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~1_combout ),
	.datac(\execute_stage_1|alu_result_mem[5]~30_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:8:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~18 .lut_mask = 16'hADA8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:12:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:12:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~1_combout ))) # (!\decode_stage_1|shamt_execute [2] & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~1_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:12:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:16:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:12:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:12:mux_i|out_mux~0 .lut_mask = 16'hFC30;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:12:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~19 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~19_combout  = (\execute_stage_1|alu_result_mem[5]~30_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~18_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:20:mux_i|out_mux~0_combout )) 
// # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~18_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:12:mux_i|out_mux~0_combout ))))) # (!\execute_stage_1|alu_result_mem[5]~30_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~18_combout ))))

	.dataa(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:20:mux_i|out_mux~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~30_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~18_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:12:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~19 .lut_mask = 16'hBCB0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~20 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~20_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & (((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout )))) # (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~10_combout )) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & 
// ((\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~10_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~20 .lut_mask = 16'hE5E0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~21 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~21_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|alu_b_mux|out_mux[4]~1_combout  & (\execute_stage_1|mux_PC|out_mux[4]~14_combout  $ 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~20_combout ))) # (!\execute_stage_1|alu_b_mux|out_mux[4]~1_combout  & (\execute_stage_1|mux_PC|out_mux[4]~14_combout  & !\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~20_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~20_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\execute_stage_1|alu_b_mux|out_mux[4]~1_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~14_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~20_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~21 .lut_mask = 16'hD528;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N0
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[5]~32 (
// Equation(s):
// \execute_stage_1|alu_result_mem[5]~32_combout  = (!\RV32I_control_1|decode_stage_control_1|AbsSel~q  & ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[5]~32 .lut_mask = 16'h1130;
defparam \execute_stage_1|alu_result_mem[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N1
dffeas \execute_stage_1|alu_result_mem[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[4]~1_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[4]~21_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[4] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \mem_stage_1|alu_result_wb[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [4]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[4] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[4]~6 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[4]~6_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a3 ))) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\mem_stage_1|alu_result_wb [4]))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|alu_result_wb [4]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[4]~6 .lut_mask = 16'h5410;
defparam \wb_stage_1|mux_4to1_1|out_mux[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[4]~7 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout  = (\wb_stage_1|mux_4to1_1|out_mux[4]~6_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & \mem_stage_1|read_data_wb [4])))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|read_data_wb [4]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[4]~6_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[4]~7 .lut_mask = 16'hFF20;
defparam \wb_stage_1|mux_4to1_1|out_mux[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N23
dffeas \decode_stage_1|pc_execute[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [4]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [4]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[4] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[4]~13 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[4]~13_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\execute_stage_1|alu_result_mem [4])) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|pc_execute [4]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [4]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [4]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[4]~13 .lut_mask = 16'hBBC0;
defparam \execute_stage_1|mux_PC|out_mux[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~17_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [4]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & (((!\decode_stage_1|Rs1_execute 
// [1] & \decode_stage_1|register_file|gen_reg:12:reg_i|Q [4]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [4]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [4]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~17 .lut_mask = 16'hADA8;
defparam \decode_stage_1|register_file|mux1|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux27~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [4]))) # 
// (!\decode_stage_1|register_file|mux1|Mux27~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [4])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux27~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [4]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [4]),
	.datad(\decode_stage_1|register_file|mux1|Mux27~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~18 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~0_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [4]))) # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [4]))))

	.dataa(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [4]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [4]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~0 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~1_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux27~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [4])) # (!\decode_stage_1|register_file|mux1|Mux27~0_combout 
//  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [4]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux27~0_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [4]),
	.datac(\decode_stage_1|register_file|mux1|Mux27~0_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [4]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~1 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux1|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [4]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [4] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [4]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [4]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~7 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux27~7_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [4])) # (!\decode_stage_1|register_file|mux1|Mux27~7_combout 
//  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [4]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux27~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [4]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [4]),
	.datad(\decode_stage_1|register_file|mux1|Mux27~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~8 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~4_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [4])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [4])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [4]),
	.datab(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [4]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~4 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~5_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux27~4_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [4]))) # 
// (!\decode_stage_1|register_file|mux1|Mux27~4_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [4])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux27~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [4]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [4]),
	.datad(\decode_stage_1|register_file|mux1|Mux27~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~5 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [4])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [4])))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [4]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [4]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~2 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux27~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [4]))) # 
// (!\decode_stage_1|register_file|mux1|Mux27~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [4])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux27~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [4]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [4]),
	.datad(\decode_stage_1|register_file|mux1|Mux27~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~6_combout  = (\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|Rs1_execute [0])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux27~3_combout ))) 
// # (!\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|mux1|Mux27~5_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux27~5_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux27~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~6 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux27~6_combout  & ((\decode_stage_1|register_file|mux1|Mux27~8_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux27~6_combout  & (\decode_stage_1|register_file|mux1|Mux27~1_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux27~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|mux1|Mux27~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux27~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux27~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~9 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~10_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q 
// [4])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [4])))))

	.dataa(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [4]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [4]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~10 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux27~10_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [4])) # 
// (!\decode_stage_1|register_file|mux1|Mux27~10_combout  & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [4]))))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux27~10_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [4]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [4]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|register_file|mux1|Mux27~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~11 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~12_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [4]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [4] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [4]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [4]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~12 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~13_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux27~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [4]))) # 
// (!\decode_stage_1|register_file|mux1|Mux27~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [4])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux27~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [4]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [4]),
	.datad(\decode_stage_1|register_file|mux1|Mux27~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux27~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [4])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [4]),
	.datad(\decode_stage_1|register_file|mux1|Mux27~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux27~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [4])) # 
// (!\decode_stage_1|register_file|mux1|Mux27~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [4]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux27~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [4]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [4]),
	.datad(\decode_stage_1|register_file|mux1|Mux27~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux27~11_combout ) # ((\decode_stage_1|register_file|mux1|Mux17~1_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((!\decode_stage_1|register_file|mux1|Mux17~1_combout  & \decode_stage_1|register_file|mux1|Mux27~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux27~11_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux27~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~16 .lut_mask = 16'hCBC8;
defparam \decode_stage_1|register_file|mux1|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux27~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux27~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux27~16_combout  & (\decode_stage_1|register_file|mux1|Mux27~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux27~16_combout  & ((\decode_stage_1|register_file|mux1|Mux27~9_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux27~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux27~18_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux27~9_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux27~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux27~19 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[4]~14 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[4]~14_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~13_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~13_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux27~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~13_combout  & (\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~13_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux27~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[4]~14 .lut_mask = 16'hF4A4;
defparam \execute_stage_1|mux_PC|out_mux[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~10 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~10_combout  = (\execute_stage_1|mux_PC|out_mux[5]~24_combout  & ((\execute_stage_1|absolute_value_1|Add0~9 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[5]~24_combout  & (!\execute_stage_1|absolute_value_1|Add0~9 
// ))
// \execute_stage_1|absolute_value_1|Add0~11  = CARRY((\execute_stage_1|mux_PC|out_mux[5]~24_combout ) # (!\execute_stage_1|absolute_value_1|Add0~9 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[5]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~9 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~10_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~11 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~10 .lut_mask = 16'hA5AF;
defparam \execute_stage_1|absolute_value_1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[5]~2 (
// Equation(s):
// \execute_stage_1|alu_result_mem[5]~2_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~10_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & (\execute_stage_1|mux_PC|out_mux[5]~24_combout 
// ))

	.dataa(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[5]~24_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~10_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[5]~2 .lut_mask = 16'hEE44;
defparam \execute_stage_1|alu_result_mem[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N5
dffeas \decode_stage_1|immediate_execute[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|immediate_generator_1|Mux26~0_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[5] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cyclone10lp_io_ibuf \read_data_mem[5]~input (
	.i(read_data_mem[5]),
	.ibar(gnd),
	.o(\read_data_mem[5]~input_o ));
// synopsys translate_off
defparam \read_data_mem[5]~input .bus_hold = "false";
defparam \read_data_mem[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \mem_stage_1|read_data_wb[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[5]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[5] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \mem_stage_1|alu_result_wb[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [5]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[5] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[5]~10 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[5]~10_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a4 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [5])))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|alu_result_wb [5]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[5]~10 .lut_mask = 16'h2230;
defparam \wb_stage_1|mux_4to1_1|out_mux[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[5]~11 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout  = (\wb_stage_1|mux_4to1_1|out_mux[5]~10_combout ) # ((!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|mem_stage_control_1|MemToReg [0] & \mem_stage_1|read_data_wb [5])))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|read_data_wb [5]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[5]~10_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[5]~11 .lut_mask = 16'hFF40;
defparam \wb_stage_1|mux_4to1_1|out_mux[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N8
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[5]~10 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[5]~10_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|alu_result_mem [5])) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout )))

	.dataa(\execute_stage_1|alu_result_mem [5]),
	.datab(gnd),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[5]~10 .lut_mask = 16'hAFA0;
defparam \execute_stage_1|forward_B_mux|out_mux[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[5]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[5]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N25
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:15:reg_i|Q[5]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:15:reg_i|Q[5]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N15
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[5]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[5]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N27
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[5]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[5]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N21
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [5]) # (\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [5] & ((!\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [5]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [5]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~17 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux2|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~18_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux26~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [5]))) # 
// (!\decode_stage_1|register_file|mux2|Mux26~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [5])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux26~17_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [5]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|mux2|Mux26~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N23
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N5
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[5]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[5]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N15
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~0_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [5]))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [5]))))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [5]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [5]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~0 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~1_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux26~0_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [5])) # 
// (!\decode_stage_1|register_file|mux2|Mux26~0_combout  & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [5]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux26~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [5]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|mux2|Mux26~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~1 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y13_N7
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:5:reg_i|Q[5]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:5:reg_i|Q[5]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N7
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[5]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[5]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N9
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [5])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [5])))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [5]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [5]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~12 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux2|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~13_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux26~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [5]))) # 
// (!\decode_stage_1|register_file|mux2|Mux26~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [5])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux26~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [5]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|mux2|Mux26~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux26~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [5] & ((\decode_stage_1|register_file|mux2|Mux24~3_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [5]),
	.datac(\decode_stage_1|register_file|mux2|Mux26~13_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~14 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux2|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux26~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [5]))) # 
// (!\decode_stage_1|register_file|mux2|Mux26~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [5])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux26~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [5]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|mux2|Mux26~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~15 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~9_combout  = (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|shamt_execute [2])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [5])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [5])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [5]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~9 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~10_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux26~9_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [5])) # 
// (!\decode_stage_1|register_file|mux2|Mux26~9_combout  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [5]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux26~9_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [5]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|mux2|Mux26~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~10 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N3
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N17
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [5]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [5]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [5]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [5]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~4 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~5_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux26~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [5])) # 
// (!\decode_stage_1|register_file|mux2|Mux26~4_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [5]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux26~4_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [5]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|mux2|Mux26~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~6_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2]) # ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [5])))) # (!\decode_stage_1|shamt_execute [3] & 
// (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [5]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [5]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~6 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~7_combout  = (\decode_stage_1|register_file|mux2|Mux26~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [5]) # ((!\decode_stage_1|shamt_execute [2])))) # 
// (!\decode_stage_1|register_file|mux2|Mux26~6_combout  & (((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [5] & \decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux26~6_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [5]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [5]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~7 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~8_combout  = (\decode_stage_1|shamt_execute [0] & (\decode_stage_1|shamt_execute [1])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|mux2|Mux26~5_combout )) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux26~7_combout )))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux26~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux26~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~8 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[5]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[5]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N13
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[5]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[5]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[5]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y17_N9
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[5]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[5]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N31
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[5]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[5]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y20_N29
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[5] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~2_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [5]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [5]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [5]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [5]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~2 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux26~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [5]))) # 
// (!\decode_stage_1|register_file|mux2|Mux26~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [5])))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux26~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [5]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|mux2|Mux26~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~3 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux26~8_combout  & (\decode_stage_1|register_file|mux2|Mux26~10_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux26~8_combout  & ((\decode_stage_1|register_file|mux2|Mux26~3_combout ))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux26~8_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux26~10_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux26~8_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux26~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~11 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux2|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux24~1_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux26~11_combout ))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux26~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux26~15_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux26~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~16 .lut_mask = 16'hF2C2;
defparam \decode_stage_1|register_file|mux2|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux26~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux26~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux26~16_combout  & (\decode_stage_1|register_file|mux2|Mux26~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux26~16_combout  & ((\decode_stage_1|register_file|mux2|Mux26~1_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux26~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux26~18_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux26~1_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux26~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux26~19 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N28
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[5]~11 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[5]~11_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (((\execute_stage_1|forward_B_mux|out_mux[5]~10_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|forward_B_mux|out_mux[5]~10_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux26~19_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(\execute_stage_1|forward_B_mux|out_mux[5]~10_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux26~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[5]~11 .lut_mask = 16'hF1E0;
defparam \execute_stage_1|forward_B_mux|out_mux[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_b_mux|out_mux[5]~2 (
// Equation(s):
// \execute_stage_1|alu_b_mux|out_mux[5]~2_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [5])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[5]~11_combout 
// )))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datab(gnd),
	.datac(\decode_stage_1|immediate_execute [5]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[5]~11_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_b_mux|out_mux[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_b_mux|out_mux[5]~2 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_b_mux|out_mux[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N2
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~31 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~31_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [5])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[5]~11_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [5]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[5]~11_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~31 .lut_mask = 16'h596A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~12 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~12_combout  = ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~31_combout  $ (\execute_stage_1|mux_PC|out_mux[5]~24_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~11 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~13  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~31_combout  & (\execute_stage_1|mux_PC|out_mux[5]~24_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~11 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~31_combout  & ((\execute_stage_1|mux_PC|out_mux[5]~24_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~11 ))))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~31_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[5]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[5]~11 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~12_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~13 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~12 .lut_mask = 16'h964D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N6
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:13:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:13:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~1_combout )) # (!\decode_stage_1|shamt_execute [2] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~1_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:17:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:13:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:13:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:13:mux_i|out_mux~0 .lut_mask = 16'hF3C0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:13:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~34 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~34_combout  = (\execute_stage_1|alu_result_mem[5]~30_combout  & ((\execute_stage_1|alu_result_mem[5]~31_combout ) # ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:13:mux_i|out_mux~0_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~30_combout  & (!\execute_stage_1|alu_result_mem[5]~31_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~1_combout )))

	.dataa(\execute_stage_1|alu_result_mem[5]~30_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~31_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:9:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:13:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~34 .lut_mask = 16'hBA98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:21:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:21:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~1_combout )) # (!\decode_stage_1|shamt_execute [2] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~1_combout )))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:25:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:21:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:21:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:21:mux_i|out_mux~0 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:21:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:21:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:21:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [3] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1_combout )) # (!\decode_stage_1|shamt_execute [3] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:21:mux_i|out_mux~0_combout )))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:21:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:21:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:21:mux_i|out_mux~0 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:21:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~35 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~35_combout  = (\execute_stage_1|alu_result_mem[5]~31_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~34_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:21:mux_i|out_mux~0_combout 
// ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~34_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~1_combout )))) # (!\execute_stage_1|alu_result_mem[5]~31_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~34_combout ))))

	.dataa(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:5:mux_i|out_mux~1_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~31_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~34_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:21:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~35 .lut_mask = 16'hF838;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~36 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~36_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & ((\execute_stage_1|alu_result_mem[5]~29_combout ) # 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~12_combout )))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~35_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~12_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~35_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~36 .lut_mask = 16'hB9A8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~37 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~37_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|mux_PC|out_mux[5]~24_combout  & (\execute_stage_1|alu_b_mux|out_mux[5]~2_combout  $ 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~36_combout ))) # (!\execute_stage_1|mux_PC|out_mux[5]~24_combout  & (\execute_stage_1|alu_b_mux|out_mux[5]~2_combout  & !\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~36_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~36_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[5]~24_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|alu_b_mux|out_mux[5]~2_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~36_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~37 .lut_mask = 16'hB348;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \execute_stage_1|alu_result_mem[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[5]~2_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[5]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [5]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[5] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y13_N17
dffeas \decode_stage_1|pc_execute[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [5]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [5]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[5] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~0_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q 
// [5])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [5])))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [5]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [5]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~0 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~1_combout  = (\decode_stage_1|register_file|mux1|Mux26~0_combout  & (((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [5]) # (!\decode_stage_1|Rs1_execute [1])))) # 
// (!\decode_stage_1|register_file|mux1|Mux26~0_combout  & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [5] & ((\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [5]),
	.datab(\decode_stage_1|register_file|mux1|Mux26~0_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [5]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~1 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~17_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [5]) # (\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [5] & ((!\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [5]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [5]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~17 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux1|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~18_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux26~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [5])) # 
// (!\decode_stage_1|register_file|mux1|Mux26~17_combout  & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [5]))))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux26~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [5]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux26~17_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [5]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~18 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux1|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~6_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [5]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [5] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [5]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [5]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~6 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux26~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [5]))) # 
// (!\decode_stage_1|register_file|mux1|Mux26~6_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [5])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux26~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [5]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|mux1|Mux26~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~7 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~4_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [5]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [5] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [5]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [5]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~4 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux26~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [5]))) # 
// (!\decode_stage_1|register_file|mux1|Mux26~4_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [5])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux26~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [5]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|mux1|Mux26~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~5 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~8_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0]) # (\decode_stage_1|register_file|mux1|Mux26~5_combout )))) # (!\decode_stage_1|Rs1_execute [1] & 
// (\decode_stage_1|register_file|mux1|Mux26~7_combout  & (!\decode_stage_1|Rs1_execute [0])))

	.dataa(\decode_stage_1|register_file|mux1|Mux26~7_combout ),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|register_file|mux1|Mux26~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~8 .lut_mask = 16'hCEC2;
defparam \decode_stage_1|register_file|mux1|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [5]))) # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [5]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [5]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [5]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~2 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y17_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux26~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [5]))) # 
// (!\decode_stage_1|register_file|mux1|Mux26~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [5])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux26~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [5]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [5]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux26~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~3 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~9_combout  = (\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|Rs1_execute [2])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [5]))) 
// # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [5]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [5]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~9 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~10_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux26~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [5]))) # 
// (!\decode_stage_1|register_file|mux1|Mux26~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [5])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux26~9_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [5]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|mux1|Mux26~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~10 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~11_combout  = (\decode_stage_1|register_file|mux1|Mux26~8_combout  & (((\decode_stage_1|register_file|mux1|Mux26~10_combout )) # (!\decode_stage_1|Rs1_execute [0]))) # 
// (!\decode_stage_1|register_file|mux1|Mux26~8_combout  & (\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|mux1|Mux26~3_combout )))

	.dataa(\decode_stage_1|register_file|mux1|Mux26~8_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux26~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux26~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~11 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux1|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [5])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [5])))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [5]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [5]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~12 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~13_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux26~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [5]))) # 
// (!\decode_stage_1|register_file|mux1|Mux26~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [5])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux26~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [5]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|mux1|Mux26~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux26~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [5])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|mux1|Mux26~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux26~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [5])) # 
// (!\decode_stage_1|register_file|mux1|Mux26~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [5]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux26~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [5]),
	.datab(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [5]),
	.datad(\decode_stage_1|register_file|mux1|Mux26~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~15 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux17~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux26~11_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux26~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux26~11_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux26~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~16 .lut_mask = 16'hE3E0;
defparam \decode_stage_1|register_file|mux1|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux26~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux26~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux26~16_combout  & ((\decode_stage_1|register_file|mux1|Mux26~18_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux26~16_combout  & (\decode_stage_1|register_file|mux1|Mux26~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux26~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux26~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux26~18_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux26~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux26~19 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N2
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[5]~23 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[5]~23_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux26~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux26~19_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[5]~23 .lut_mask = 16'hFA44;
defparam \execute_stage_1|mux_PC|out_mux[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y13_N16
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[5]~24 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[5]~24_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[5]~23_combout  & (\execute_stage_1|alu_result_mem [5])) # (!\execute_stage_1|mux_PC|out_mux[5]~23_combout  & 
// ((\decode_stage_1|pc_execute [5]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[5]~23_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\execute_stage_1|alu_result_mem [5]),
	.datac(\decode_stage_1|pc_execute [5]),
	.datad(\execute_stage_1|mux_PC|out_mux[5]~23_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[5]~24 .lut_mask = 16'hDDA0;
defparam \execute_stage_1|mux_PC|out_mux[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~12 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~12_combout  = (\execute_stage_1|mux_PC|out_mux[6]~22_combout  & (!\execute_stage_1|absolute_value_1|Add0~11  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[6]~22_combout  & (\execute_stage_1|absolute_value_1|Add0~11  $ 
// (GND)))
// \execute_stage_1|absolute_value_1|Add0~13  = CARRY((!\execute_stage_1|mux_PC|out_mux[6]~22_combout  & !\execute_stage_1|absolute_value_1|Add0~11 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[6]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~11 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~12_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~13 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~12 .lut_mask = 16'h5A05;
defparam \execute_stage_1|absolute_value_1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[6]~3 (
// Equation(s):
// \execute_stage_1|alu_result_mem[6]~3_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~12_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & (\execute_stage_1|mux_PC|out_mux[6]~22_combout 
// ))

	.dataa(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[6]~22_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~12_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[6]~3 .lut_mask = 16'hEE44;
defparam \execute_stage_1|alu_result_mem[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \decode_stage_1|immediate_execute[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[6] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \mem_stage_1|alu_result_wb[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [6]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[6] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N24
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[6]~12 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[6]~12_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a5 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [6])))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datac(\mem_stage_1|alu_result_wb [6]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[6]~12 .lut_mask = 16'h4450;
defparam \wb_stage_1|mux_4to1_1|out_mux[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cyclone10lp_io_ibuf \read_data_mem[6]~input (
	.i(read_data_mem[6]),
	.ibar(gnd),
	.o(\read_data_mem[6]~input_o ));
// synopsys translate_off
defparam \read_data_mem[6]~input .bus_hold = "false";
defparam \read_data_mem[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \mem_stage_1|read_data_wb[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[6]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[6] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N12
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[6]~13 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout  = (\wb_stage_1|mux_4to1_1|out_mux[6]~12_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|read_data_wb [6] & 
// !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout )))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[6]~12_combout ),
	.datac(\mem_stage_1|read_data_wb [6]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[6]~13 .lut_mask = 16'hCCEC;
defparam \wb_stage_1|mux_4to1_1|out_mux[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N26
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[6]~12 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[6]~12_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\execute_stage_1|alu_result_mem [6]))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.datab(\execute_stage_1|alu_result_mem [6]),
	.datac(gnd),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[6]~12 .lut_mask = 16'hCCAA;
defparam \execute_stage_1|forward_B_mux|out_mux[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:26:reg_i|Q[6]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:26:reg_i|Q[6]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3]) # ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [6])))) # (!\decode_stage_1|shamt_execute [2] & 
// (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [6]))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [6]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~0 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~1_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux25~0_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [6]))) # 
// (!\decode_stage_1|register_file|mux2|Mux25~0_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [6])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux25~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [6]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|mux2|Mux25~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~1 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~7_combout  = (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|shamt_execute [2])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [6])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [6])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [6]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~7 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N7
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~8_combout  = (\decode_stage_1|register_file|mux2|Mux25~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [6]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux25~7_combout  & (((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [6] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux25~7_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [6]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [6]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~8 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:28:reg_i|Q[6]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:28:reg_i|Q[6]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:28:reg_i|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:28:reg_i|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:16:reg_i|Q[6]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:16:reg_i|Q[6]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:16:reg_i|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:16:reg_i|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N11
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~4_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [6]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [6]))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [6]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [6]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~4 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~5_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux25~4_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [6])) # 
// (!\decode_stage_1|register_file|mux2|Mux25~4_combout  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [6]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux25~4_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [6]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|mux2|Mux25~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[6]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[6]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[6]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[6]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N15
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[6]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[6]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N5
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[6]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[6]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N19
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~2_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [6]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [6]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [6]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [6]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~2 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux25~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [6]))) # 
// (!\decode_stage_1|register_file|mux2|Mux25~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [6])))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux25~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [6]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|mux2|Mux25~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~6_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|mux2|Mux25~3_combout ))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|mux2|Mux25~5_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux25~5_combout ),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux25~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~6 .lut_mask = 16'hF2C2;
defparam \decode_stage_1|register_file|mux2|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~9_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux25~6_combout  & ((\decode_stage_1|register_file|mux2|Mux25~8_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux25~6_combout  & (\decode_stage_1|register_file|mux2|Mux25~1_combout )))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux25~6_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux25~1_combout ),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux25~8_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux25~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~9 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~12_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1]) # ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [6])))) # (!\decode_stage_1|shamt_execute [0] & 
// (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [6]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [6]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~12 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux25~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [6])) # 
// (!\decode_stage_1|register_file|mux2|Mux25~12_combout  & ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [6]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux25~12_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [6]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|mux2|Mux25~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~13 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~3_combout  & ((\decode_stage_1|register_file|mux2|Mux24~4_combout  & ((\decode_stage_1|register_file|mux2|Mux25~13_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [6])))) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout  & (((\decode_stage_1|register_file|mux2|Mux24~4_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [6]),
	.datac(\decode_stage_1|register_file|mux2|Mux25~13_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~14 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux25~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [6]))) # 
// (!\decode_stage_1|register_file|mux2|Mux25~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [6])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux25~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [6]),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|mux2|Mux25~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~15 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[6]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[6]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N27
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[6]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[6]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N11
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~10_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [6]) # (\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [6] & ((!\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [6]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [6]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~10 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux25~10_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [6])) # 
// (!\decode_stage_1|register_file|mux2|Mux25~10_combout  & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [6]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux25~10_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [6]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|mux2|Mux25~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~11 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux24~0_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux25~11_combout ))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux25~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux25~15_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux25~11_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~16 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:15:reg_i|Q[6]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:15:reg_i|Q[6]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N23
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[6]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[6]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[6]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N1
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[6]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[6]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[6]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[6]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N19
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[6] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [6]))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [6]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [6]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [6]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~17 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~18_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux25~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [6])) # 
// (!\decode_stage_1|register_file|mux2|Mux25~17_combout  & ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [6]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux25~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [6]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [6]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux25~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~18 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux2|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux25~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux25~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux25~16_combout  & ((\decode_stage_1|register_file|mux2|Mux25~18_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux25~16_combout  & (\decode_stage_1|register_file|mux2|Mux25~9_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux25~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux25~9_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux25~16_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux25~18_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux25~19 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux2|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[6]~13 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[6]~13_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (\execute_stage_1|forward_B_mux|out_mux[6]~12_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|forward_B_mux|out_mux[6]~12_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux25~19_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datab(\execute_stage_1|forward_B_mux|out_mux[6]~12_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux25~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[6]~13 .lut_mask = 16'hCDC8;
defparam \execute_stage_1|forward_B_mux|out_mux[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cyclone10lp_lcell_comb \execute_stage_1|alu_b_mux|out_mux[6]~3 (
// Equation(s):
// \execute_stage_1|alu_b_mux|out_mux[6]~3_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [6])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[6]~13_combout 
// )))

	.dataa(gnd),
	.datab(\decode_stage_1|immediate_execute [6]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[6]~13_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_b_mux|out_mux[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_b_mux|out_mux[6]~3 .lut_mask = 16'hCFC0;
defparam \execute_stage_1|alu_b_mux|out_mux[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~30 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~30_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [6])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[6]~13_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\decode_stage_1|immediate_execute [6]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[6]~13_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~30 .lut_mask = 16'h656A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~14 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~14_combout  = (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~30_combout  & ((\execute_stage_1|mux_PC|out_mux[6]~22_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~13 )) # (!\execute_stage_1|mux_PC|out_mux[6]~22_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~13 ) # (GND))))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~30_combout  & ((\execute_stage_1|mux_PC|out_mux[6]~22_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~13  & VCC)) # 
// (!\execute_stage_1|mux_PC|out_mux[6]~22_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~13 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~15  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~30_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~13 ) # 
// (!\execute_stage_1|mux_PC|out_mux[6]~22_combout ))) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~30_combout  & (!\execute_stage_1|mux_PC|out_mux[6]~22_combout  & !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~13 
// )))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~30_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[6]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[6]~13 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~14_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~15 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~14 .lut_mask = 16'h692B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~38 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~38_combout  = (\execute_stage_1|alu_result_mem[5]~31_combout  & ((\execute_stage_1|alu_result_mem[5]~30_combout ) # ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~1_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~31_combout  & (!\execute_stage_1|alu_result_mem[5]~30_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~2_combout )))

	.dataa(\execute_stage_1|alu_result_mem[5]~31_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~30_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:10:mux_i|out_mux~2_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:6:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~38 .lut_mask = 16'hBA98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:22:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:22:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~2_combout )) # (!\decode_stage_1|shamt_execute [2] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~2_combout )))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:26:mux_i|out_mux~2_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:22:mux_i|out_mux~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:22:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:22:mux_i|out_mux~0 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:22:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:22:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:22:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [3] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0_combout ))) # (!\decode_stage_1|shamt_execute [3] & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:22:mux_i|out_mux~0_combout ))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:22:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:22:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:22:mux_i|out_mux~0 .lut_mask = 16'hFA50;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:22:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:14:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:14:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~2_combout )) # (!\decode_stage_1|shamt_execute [2] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~2_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:18:mux_i|out_mux~2_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:14:mux_i|out_mux~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:14:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:14:mux_i|out_mux~0 .lut_mask = 16'hF3C0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:14:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~39 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~39_combout  = (\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~38_combout  & (((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:22:mux_i|out_mux~0_combout )) # (!\execute_stage_1|alu_result_mem[5]~30_combout 
// ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~38_combout  & (\execute_stage_1|alu_result_mem[5]~30_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:14:mux_i|out_mux~0_combout ))))

	.dataa(\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~38_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~30_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:22:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:14:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~39 .lut_mask = 16'hE6A2;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~40 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~40_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & ((\execute_stage_1|alu_result_mem[5]~29_combout ) # 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~14_combout )))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~39_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~14_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~39_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~40 .lut_mask = 16'hB9A8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~41 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~41_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|alu_b_mux|out_mux[6]~3_combout  & (\execute_stage_1|mux_PC|out_mux[6]~22_combout  $ 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~40_combout ))) # (!\execute_stage_1|alu_b_mux|out_mux[6]~3_combout  & (\execute_stage_1|mux_PC|out_mux[6]~22_combout  & !\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~40_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~40_combout ))))

	.dataa(\execute_stage_1|alu_b_mux|out_mux[6]~3_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[6]~22_combout ),
	.datac(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~40_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~41 .lut_mask = 16'h8F60;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \execute_stage_1|alu_result_mem[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[6]~3_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[6]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [6]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[6] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \decode_stage_1|pc_execute[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [6]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [6]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[6] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[6]~21 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[6]~21_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout ) # ((\decode_stage_1|pc_execute [6])))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & 
// (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datac(\decode_stage_1|pc_execute [6]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[6]~21 .lut_mask = 16'hB9A8;
defparam \execute_stage_1|mux_PC|out_mux[6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~17_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q 
// [6]))) # (!\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [6]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [6]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [6]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~17 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux25~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [6]))) # 
// (!\decode_stage_1|register_file|mux1|Mux25~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [6])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux25~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [6]),
	.datac(\decode_stage_1|register_file|mux1|Mux25~17_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [6]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~18 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux1|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~12_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [6]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [6] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [6]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [6]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~12 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~13_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux25~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [6]))) # 
// (!\decode_stage_1|register_file|mux1|Mux25~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [6])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux25~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [6]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|mux1|Mux25~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux25~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [6])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|mux1|Mux25~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux25~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [6])) # 
// (!\decode_stage_1|register_file|mux1|Mux25~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [6]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux25~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [6]),
	.datab(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|mux1|Mux25~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~15 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~10_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q 
// [6])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [6])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [6]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [6]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~10 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux25~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [6]))) # 
// (!\decode_stage_1|register_file|mux1|Mux25~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [6])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux25~10_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [6]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|mux1|Mux25~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~11 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux17~1_combout ) # ((\decode_stage_1|register_file|mux1|Mux25~11_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux25~15_combout )))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux25~15_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux25~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~16 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux1|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~0_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [6]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [6] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [6]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [6]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~0 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~1_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux25~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [6])) # (!\decode_stage_1|register_file|mux1|Mux25~0_combout 
//  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [6]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux25~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [6]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [6]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux25~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~1 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [6]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [6] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [6]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [6]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~7 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux25~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [6]))) # 
// (!\decode_stage_1|register_file|mux1|Mux25~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [6])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux25~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [6]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|mux1|Mux25~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~8 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~4_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [6]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [6] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [6]),
	.datab(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [6]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~4 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux1|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~5_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux25~4_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [6])) # (!\decode_stage_1|register_file|mux1|Mux25~4_combout 
//  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [6]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux25~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [6]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [6]),
	.datad(\decode_stage_1|register_file|mux1|Mux25~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~5 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [6])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [6])))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [6]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [6]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~2 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux25~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [6]))) # 
// (!\decode_stage_1|register_file|mux1|Mux25~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [6])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux25~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [6]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [6]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux25~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~3 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~6_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1]) # (\decode_stage_1|register_file|mux1|Mux25~3_combout )))) # (!\decode_stage_1|Rs1_execute [0] & 
// (\decode_stage_1|register_file|mux1|Mux25~5_combout  & (!\decode_stage_1|Rs1_execute [1])))

	.dataa(\decode_stage_1|register_file|mux1|Mux25~5_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|register_file|mux1|Mux25~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~6 .lut_mask = 16'hCEC2;
defparam \decode_stage_1|register_file|mux1|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux25~6_combout  & ((\decode_stage_1|register_file|mux1|Mux25~8_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux25~6_combout  & (\decode_stage_1|register_file|mux1|Mux25~1_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux25~6_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux25~1_combout ),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux25~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux25~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~9 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux25~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux25~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux25~16_combout  & (\decode_stage_1|register_file|mux1|Mux25~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux25~16_combout  & ((\decode_stage_1|register_file|mux1|Mux25~9_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux25~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux25~18_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux25~16_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux25~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux25~19 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux1|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N30
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[6]~22 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[6]~22_combout  = (\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\execute_stage_1|mux_PC|out_mux[6]~21_combout  & (\execute_stage_1|alu_result_mem [6])) # (!\execute_stage_1|mux_PC|out_mux[6]~21_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux25~19_combout ))))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (((\execute_stage_1|mux_PC|out_mux[6]~21_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datab(\execute_stage_1|alu_result_mem [6]),
	.datac(\execute_stage_1|mux_PC|out_mux[6]~21_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux25~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[6]~22 .lut_mask = 16'hDAD0;
defparam \execute_stage_1|mux_PC|out_mux[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~14 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~14_combout  = (\execute_stage_1|mux_PC|out_mux[7]~20_combout  & ((\execute_stage_1|absolute_value_1|Add0~13 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[7]~20_combout  & (!\execute_stage_1|absolute_value_1|Add0~13 
// ))
// \execute_stage_1|absolute_value_1|Add0~15  = CARRY((\execute_stage_1|mux_PC|out_mux[7]~20_combout ) # (!\execute_stage_1|absolute_value_1|Add0~13 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[7]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~13 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~14_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~15 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~14 .lut_mask = 16'hC3CF;
defparam \execute_stage_1|absolute_value_1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[7]~4 (
// Equation(s):
// \execute_stage_1|alu_result_mem[7]~4_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~14_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & (\execute_stage_1|mux_PC|out_mux[7]~20_combout 
// ))

	.dataa(\execute_stage_1|mux_PC|out_mux[7]~20_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~14_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[7]~4 .lut_mask = 16'hEE22;
defparam \execute_stage_1|alu_result_mem[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_b_mux|out_mux[7]~4 (
// Equation(s):
// \execute_stage_1|alu_b_mux|out_mux[7]~4_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [7])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[7]~15_combout 
// )))

	.dataa(\decode_stage_1|immediate_execute [7]),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[7]~15_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_b_mux|out_mux[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_b_mux|out_mux[7]~4 .lut_mask = 16'hAFA0;
defparam \execute_stage_1|alu_b_mux|out_mux[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~16 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~16_combout  = ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~29_combout  $ (\execute_stage_1|mux_PC|out_mux[7]~20_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~15 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~17  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~29_combout  & (\execute_stage_1|mux_PC|out_mux[7]~20_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~15 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~29_combout  & ((\execute_stage_1|mux_PC|out_mux[7]~20_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~15 ))))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~29_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[7]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[7]~15 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~16_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~17 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~16 .lut_mask = 16'h964D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:23:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:23:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~0_combout ) # 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~1_combout )))) # (!\decode_stage_1|shamt_execute [2] & (((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~0_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:27:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:23:mux_i|out_mux~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:23:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:23:mux_i|out_mux~0 .lut_mask = 16'hFDA8;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:23:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:23:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:23:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [3] & (\execute_stage_1|mux_PC|out_mux[31]~10_combout )) # (!\decode_stage_1|shamt_execute [3] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:23:mux_i|out_mux~0_combout )))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(gnd),
	.datac(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:23:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:23:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:23:mux_i|out_mux~0 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:23:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:15:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:15:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~2_combout ))) # (!\decode_stage_1|shamt_execute [2] & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~2_combout ))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:15:mux_i|out_mux~2_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:19:mux_i|out_mux~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:15:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:15:mux_i|out_mux~0 .lut_mask = 16'hFA50;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:15:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N18
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~42 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~42_combout  = (\execute_stage_1|alu_result_mem[5]~30_combout  & ((\execute_stage_1|alu_result_mem[5]~31_combout ) # ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:15:mux_i|out_mux~0_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~30_combout  & (!\execute_stage_1|alu_result_mem[5]~31_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~2_combout )))

	.dataa(\execute_stage_1|alu_result_mem[5]~30_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~31_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:11:mux_i|out_mux~2_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:15:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~42 .lut_mask = 16'hBA98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N0
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~43 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~43_combout  = (\execute_stage_1|alu_result_mem[5]~31_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~42_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:23:mux_i|out_mux~0_combout 
// ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~42_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~2_combout )))) # (!\execute_stage_1|alu_result_mem[5]~31_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~42_combout ))))

	.dataa(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:7:mux_i|out_mux~2_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~31_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:23:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~42_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~43 .lut_mask = 16'hF388;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N2
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~44 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~44_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout )) # (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~16_combout )) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & 
// ((\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~43_combout )))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~16_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~43_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~44 .lut_mask = 16'hD9C8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N8
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~45 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~45_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|alu_b_mux|out_mux[7]~4_combout  & (\execute_stage_1|mux_PC|out_mux[7]~20_combout  $ 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~44_combout ))) # (!\execute_stage_1|alu_b_mux|out_mux[7]~4_combout  & (\execute_stage_1|mux_PC|out_mux[7]~20_combout  & !\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~44_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~44_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\execute_stage_1|alu_b_mux|out_mux[7]~4_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[7]~20_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~44_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~45 .lut_mask = 16'hD528;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \execute_stage_1|alu_result_mem[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[7]~4_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[7]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [7]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[7] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~5_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [7])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [7])))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [7]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [7]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~5 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux2|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~6_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux24~5_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [7])) # 
// (!\decode_stage_1|register_file|mux2|Mux24~5_combout  & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [7]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux24~5_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [7]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [7]),
	.datad(\decode_stage_1|register_file|mux2|Mux24~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~6 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~22 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~22_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [7]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [7]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [7]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [7]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~22_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~22 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux24~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~23 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~23_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux24~22_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [7])) # 
// (!\decode_stage_1|register_file|mux2|Mux24~22_combout  & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [7]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux24~22_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [7]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [7]),
	.datad(\decode_stage_1|register_file|mux2|Mux24~22_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~23_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~23 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux24~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [7]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [7]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [7]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [7]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~17 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~18_combout  = (\decode_stage_1|register_file|mux2|Mux24~17_combout  & (((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [7])) # (!\decode_stage_1|shamt_execute [0]))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~17_combout  & (\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [7])))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~17_combout ),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [7]),
	.datad(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [7]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~18 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux2|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux24~18_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [7] & ((\decode_stage_1|register_file|mux2|Mux24~3_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [7]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~18_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~19 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux2|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~20 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~20_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux24~19_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [7]))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~19_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [7])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux24~19_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [7]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [7]),
	.datad(\decode_stage_1|register_file|mux2|Mux24~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~20 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~14_combout  = (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|shamt_execute [2])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:23:reg_i|Q [7])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [7])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [7]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [7]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~14 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~14_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [7]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~14_combout  & (((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [7] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~14_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [7]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [7]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~15 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~9_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [7]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [7]))))

	.dataa(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [7]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [7]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~9 .lut_mask = 16'hF2C2;
defparam \decode_stage_1|register_file|mux2|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~10_combout  = (\decode_stage_1|register_file|mux2|Mux24~9_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [7]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~9_combout  & (((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [7] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [7]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~9_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [7]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~10 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~11_combout  = (\decode_stage_1|shamt_execute [2] & (\decode_stage_1|shamt_execute [3])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:24:reg_i|Q [7])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [7])))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [7]),
	.datad(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [7]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~11 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~12_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux24~11_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [7])) # 
// (!\decode_stage_1|register_file|mux2|Mux24~11_combout  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [7]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux24~11_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [7]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [7]),
	.datad(\decode_stage_1|register_file|mux2|Mux24~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~12 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~13_combout  = (\decode_stage_1|shamt_execute [0] & (\decode_stage_1|shamt_execute [1])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|mux2|Mux24~10_combout )) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux24~12_combout )))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~10_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~13 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~7_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [7]) # ((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [7] & !\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [7]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [7]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~7 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~8_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux24~7_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [7]))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~7_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [7])))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux24~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [7]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [7]),
	.datad(\decode_stage_1|register_file|mux2|Mux24~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~8 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~16_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux24~13_combout  & (\decode_stage_1|register_file|mux2|Mux24~15_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux24~13_combout  & ((\decode_stage_1|register_file|mux2|Mux24~8_combout ))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux24~13_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~15_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~13_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~16 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux2|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~21 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~21_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux24~1_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux24~16_combout ))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux24~20_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~20_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~21_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~21 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux2|Mux24~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux24~24 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux24~24_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux24~21_combout  & ((\decode_stage_1|register_file|mux2|Mux24~23_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~21_combout  & (\decode_stage_1|register_file|mux2|Mux24~6_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux24~21_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~6_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~23_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~21_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux24~24_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux24~24 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux24~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[7]~14 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[7]~14_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux24~24_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~24_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[7]~14 .lut_mask = 16'h4540;
defparam \execute_stage_1|forward_B_mux|out_mux[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[7]~15 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[7]~15_combout  = (\execute_stage_1|forward_B_mux|out_mux[7]~14_combout ) # ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & \execute_stage_1|alu_result_mem [7]))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(gnd),
	.datac(\execute_stage_1|alu_result_mem [7]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[7]~14_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[7]~15 .lut_mask = 16'hFFA0;
defparam \execute_stage_1|forward_B_mux|out_mux[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~29 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~29_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [7])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[7]~15_combout )))))

	.dataa(\decode_stage_1|immediate_execute [7]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[7]~15_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~29 .lut_mask = 16'h4B78;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~18 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~18_combout  = (\execute_stage_1|mux_PC|out_mux[8]~18_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~28_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~17 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~28_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~17  & VCC)))) # 
// (!\execute_stage_1|mux_PC|out_mux[8]~18_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~28_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~17 ) # (GND))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~28_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~17 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~19  = CARRY((\execute_stage_1|mux_PC|out_mux[8]~18_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~28_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~17 )) # (!\execute_stage_1|mux_PC|out_mux[8]~18_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~28_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~17 ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[8]~18_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[8]~17 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~18_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~19 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~18 .lut_mask = 16'h694D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~49 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~49_combout  = (\execute_stage_1|alu_result_mem[15]~34_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~48_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~18_combout 
// ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~48_combout  & (\execute_stage_1|mux_PC|out_mux[8]~18_combout )))) # (!\execute_stage_1|alu_result_mem[15]~34_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~48_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[8]~18_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~48_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~18_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~49 .lut_mask = 16'hF858;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~16 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~16_combout  = (\execute_stage_1|mux_PC|out_mux[8]~18_combout  & (!\execute_stage_1|absolute_value_1|Add0~15  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[8]~18_combout  & (\execute_stage_1|absolute_value_1|Add0~15  $ 
// (GND)))
// \execute_stage_1|absolute_value_1|Add0~17  = CARRY((!\execute_stage_1|mux_PC|out_mux[8]~18_combout  & !\execute_stage_1|absolute_value_1|Add0~15 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[8]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~15 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~16_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~17 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~16 .lut_mask = 16'h3C03;
defparam \execute_stage_1|absolute_value_1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~51 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~51_combout  = (\execute_stage_1|alu_result_mem[15]~33_combout  & ((\execute_stage_1|absolute_value_1|Add0~16_combout ) # ((!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & 
// \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~49_combout )))) # (!\execute_stage_1|alu_result_mem[15]~33_combout  & (!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & (\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~49_combout )))

	.dataa(\execute_stage_1|alu_result_mem[15]~33_combout ),
	.datab(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~49_combout ),
	.datad(\execute_stage_1|absolute_value_1|Add0~16_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~51 .lut_mask = 16'hBA30;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \execute_stage_1|alu_result_mem[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~51_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [8]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[8] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [8]) # (\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [8] & ((!\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [8]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~17 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux1|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux23~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [8]))) # 
// (!\decode_stage_1|register_file|mux1|Mux23~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [8])))) # (!\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|mux1|Mux23~17_combout ))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|mux1|Mux23~17_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [8]),
	.datad(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [8]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~18 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~0_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [8]))) # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [8]))))

	.dataa(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [8]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [8]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~0 .lut_mask = 16'hF2C2;
defparam \decode_stage_1|register_file|mux1|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~1_combout  = (\decode_stage_1|register_file|mux1|Mux23~0_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [8]) # ((!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux23~0_combout  & (((\decode_stage_1|Rs1_execute [3] & \decode_stage_1|register_file|gen_reg:26:reg_i|Q [8]))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|mux1|Mux23~0_combout ),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [8]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~1 .lut_mask = 16'hBC8C;
defparam \decode_stage_1|register_file|mux1|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~4_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [8])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [8])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [8]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~4 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~5_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux23~4_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [8])) # (!\decode_stage_1|register_file|mux1|Mux23~4_combout 
//  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [8]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux23~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [8]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux23~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~5 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [8]))) # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [8]))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [8]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [8]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~2 .lut_mask = 16'hF4A4;
defparam \decode_stage_1|register_file|mux1|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux23~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [8]))) # 
// (!\decode_stage_1|register_file|mux1|Mux23~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [8])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux23~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [8]),
	.datac(\decode_stage_1|register_file|mux1|Mux23~2_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [8]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~3 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux1|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~6_combout  = (\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|Rs1_execute [0])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux23~3_combout ))) 
// # (!\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|mux1|Mux23~5_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux23~5_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux23~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~6 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [8]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [8] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [8]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~7 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux1|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux23~7_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [8])) # (!\decode_stage_1|register_file|mux1|Mux23~7_combout 
//  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [8]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux23~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [8]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux23~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~8 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux23~6_combout  & ((\decode_stage_1|register_file|mux1|Mux23~8_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux23~6_combout  & (\decode_stage_1|register_file|mux1|Mux23~1_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux23~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|mux1|Mux23~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux23~6_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux23~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~9 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux1|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~10_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [8]) # (\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [8] & ((!\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [8]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [8]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~10 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux1|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux23~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [8]))) # 
// (!\decode_stage_1|register_file|mux1|Mux23~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [8])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux23~10_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [8]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [8]),
	.datad(\decode_stage_1|register_file|mux1|Mux23~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~11 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~12_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q 
// [8])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [8])))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [8]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [8]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~12 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux1|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~13_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux23~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [8]))) # 
// (!\decode_stage_1|register_file|mux1|Mux23~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [8])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux23~12_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [8]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [8]),
	.datad(\decode_stage_1|register_file|mux1|Mux23~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~13 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux23~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [8])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [8]),
	.datad(\decode_stage_1|register_file|mux1|Mux23~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux23~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [8]))) # 
// (!\decode_stage_1|register_file|mux1|Mux23~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [8])))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux23~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [8]),
	.datab(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [8]),
	.datad(\decode_stage_1|register_file|mux1|Mux23~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~15 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux17~1_combout ) # ((\decode_stage_1|register_file|mux1|Mux23~11_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux23~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux23~11_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux23~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~16 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux23~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux23~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux23~16_combout  & (\decode_stage_1|register_file|mux1|Mux23~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux23~16_combout  & ((\decode_stage_1|register_file|mux1|Mux23~9_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux23~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux23~18_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux23~9_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux23~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux23~19 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \decode_stage_1|pc_execute[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [8]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [8]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[8] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[8]~17 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[8]~17_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\decode_stage_1|pc_execute [8]) # (\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout  & ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [8]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[8]~17 .lut_mask = 16'hCCE2;
defparam \execute_stage_1|mux_PC|out_mux[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[8]~18 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[8]~18_combout  = (\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\execute_stage_1|mux_PC|out_mux[8]~17_combout  & (\execute_stage_1|alu_result_mem [8])) # (!\execute_stage_1|mux_PC|out_mux[8]~17_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux23~19_combout ))))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (((\execute_stage_1|mux_PC|out_mux[8]~17_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [8]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux23~19_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[8]~18 .lut_mask = 16'hBBC0;
defparam \execute_stage_1|mux_PC|out_mux[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~18 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~18_combout  = (\execute_stage_1|mux_PC|out_mux[9]~36_combout  & ((\execute_stage_1|absolute_value_1|Add0~17 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[9]~36_combout  & (!\execute_stage_1|absolute_value_1|Add0~17 
// ))
// \execute_stage_1|absolute_value_1|Add0~19  = CARRY((\execute_stage_1|mux_PC|out_mux[9]~36_combout ) # (!\execute_stage_1|absolute_value_1|Add0~17 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[9]~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~17 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~18_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~19 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~18 .lut_mask = 16'hA5AF;
defparam \execute_stage_1|absolute_value_1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \decode_stage_1|immediate_execute[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[9] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N8
cyclone10lp_io_ibuf \read_data_mem[9]~input (
	.i(read_data_mem[9]),
	.ibar(gnd),
	.o(\read_data_mem[9]~input_o ));
// synopsys translate_off
defparam \read_data_mem[9]~input .bus_hold = "false";
defparam \read_data_mem[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y11_N5
dffeas \mem_stage_1|read_data_wb[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[9]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[9] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N11
dffeas \mem_stage_1|alu_result_wb[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [9]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[9] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[9]~18 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[9]~18_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a8 ))) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\mem_stage_1|alu_result_wb [9]))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|alu_result_wb [9]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[9]~18 .lut_mask = 16'h3210;
defparam \wb_stage_1|mux_4to1_1|out_mux[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[9]~19 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[9]~19_combout  = (\wb_stage_1|mux_4to1_1|out_mux[9]~18_combout ) # ((!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|mem_stage_control_1|MemToReg [0] & \mem_stage_1|read_data_wb [9])))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|read_data_wb [9]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[9]~18_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[9]~19 .lut_mask = 16'hFF40;
defparam \wb_stage_1|mux_4to1_1|out_mux[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[9]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[9]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N31
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[9]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[9]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N5
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[9]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[9]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[9]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[9]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N3
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~0_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [9]))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [9]))))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [9]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [9]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~0 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~1_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux22~0_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [9])) # 
// (!\decode_stage_1|register_file|mux2|Mux22~0_combout  & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [9]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux22~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [9]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [9]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux22~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~1 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux2|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N19
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N21
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [9]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [9]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [9]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~4 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~5_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux22~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [9])) # 
// (!\decode_stage_1|register_file|mux2|Mux22~4_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [9]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux22~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [9]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|mux2|Mux22~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~5 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N9
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N19
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~6_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [9]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [9]))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [9]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~6 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~7_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux22~6_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [9])) # 
// (!\decode_stage_1|register_file|mux2|Mux22~6_combout  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [9]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux22~6_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|mux2|Mux22~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~7 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~8_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux22~5_combout ) # ((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & 
// (((!\decode_stage_1|shamt_execute [0] & \decode_stage_1|register_file|mux2|Mux22~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|mux2|Mux22~5_combout ),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux22~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~8 .lut_mask = 16'hADA8;
defparam \decode_stage_1|register_file|mux2|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~9_combout  = (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|shamt_execute [2])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [9])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [9])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [9]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~9 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~10_combout  = (\decode_stage_1|register_file|mux2|Mux22~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [9]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux22~9_combout  & (((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [9] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux22~9_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [9]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~10 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N31
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[9]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[9]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[9]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N1
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~2_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [9]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [9]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [9]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [9]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~2 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux22~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [9])) # 
// (!\decode_stage_1|register_file|mux2|Mux22~2_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [9]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux22~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|mux2|Mux22~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~3 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux22~8_combout  & (\decode_stage_1|register_file|mux2|Mux22~10_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux22~8_combout  & ((\decode_stage_1|register_file|mux2|Mux22~3_combout ))))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|mux2|Mux22~8_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux22~8_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux22~10_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux22~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~11 .lut_mask = 16'hE6C4;
defparam \decode_stage_1|register_file|mux2|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N19
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [9]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [9]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [9]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~12 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~13_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux22~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [9])) # 
// (!\decode_stage_1|register_file|mux2|Mux22~12_combout  & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [9]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux22~12_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|mux2|Mux22~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~13 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux22~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [9] & (\decode_stage_1|register_file|mux2|Mux24~3_combout )))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux22~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~14 .lut_mask = 16'hEA4A;
defparam \decode_stage_1|register_file|mux2|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux22~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [9]))) # 
// (!\decode_stage_1|register_file|mux2|Mux22~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [9])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux22~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|mux2|Mux22~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~15 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux24~1_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux22~11_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux22~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux22~11_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux22~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~16 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[9]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[9]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:15:reg_i|Q[9]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:15:reg_i|Q[9]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[9]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[9]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N27
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[9]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[9]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[9]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[9] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [9]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [9]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [9]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [9]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~17 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~18_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux22~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [9]))) # 
// (!\decode_stage_1|register_file|mux2|Mux22~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [9])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux22~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [9]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [9]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux22~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~18 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux22~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux22~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux22~16_combout  & ((\decode_stage_1|register_file|mux2|Mux22~18_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux22~16_combout  & (\decode_stage_1|register_file|mux2|Mux22~1_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux22~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux22~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux22~16_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux22~18_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux22~19 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux2|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[9]~18 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[9]~18_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux22~19_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux22~19_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[9]~18 .lut_mask = 16'h4450;
defparam \execute_stage_1|forward_B_mux|out_mux[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[9]~19 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[9]~19_combout  = (\execute_stage_1|forward_B_mux|out_mux[9]~18_combout ) # ((\execute_stage_1|alu_result_mem [9] & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ))

	.dataa(gnd),
	.datab(\execute_stage_1|alu_result_mem [9]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[9]~18_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[9]~19 .lut_mask = 16'hFFC0;
defparam \execute_stage_1|forward_B_mux|out_mux[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~27 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~27_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [9])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[9]~19_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [9]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[9]~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~27 .lut_mask = 16'h596A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~20 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~20_combout  = ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~27_combout  $ (\execute_stage_1|mux_PC|out_mux[9]~36_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~19 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~21  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~27_combout  & (\execute_stage_1|mux_PC|out_mux[9]~36_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~19 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~27_combout  & ((\execute_stage_1|mux_PC|out_mux[9]~36_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~19 ))))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~27_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[9]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[9]~19 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~20_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~21 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~20 .lut_mask = 16'h964D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|and_result[9] (
// Equation(s):
// \execute_stage_1|alu_inst|and_result [9] = (\execute_stage_1|mux_PC|out_mux[9]~36_combout  & ((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [9])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[9]~19_combout )))))

	.dataa(\decode_stage_1|immediate_execute [9]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\execute_stage_1|forward_B_mux|out_mux[9]~19_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[9]~36_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|and_result [9]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|and_result[9] .lut_mask = 16'hB800;
defparam \execute_stage_1|alu_inst|and_result[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|xor_result[9] (
// Equation(s):
// \execute_stage_1|alu_inst|xor_result [9] = \execute_stage_1|mux_PC|out_mux[9]~36_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\decode_stage_1|immediate_execute [9]))) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// (\execute_stage_1|forward_B_mux|out_mux[9]~19_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datab(\execute_stage_1|forward_B_mux|out_mux[9]~19_combout ),
	.datac(\decode_stage_1|immediate_execute [9]),
	.datad(\execute_stage_1|mux_PC|out_mux[9]~36_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|xor_result [9]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|xor_result[9] .lut_mask = 16'h1BE4;
defparam \execute_stage_1|alu_inst|xor_result[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~52 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~52_combout  = (\execute_stage_1|alu_result_mem[15]~36_combout  & ((\execute_stage_1|alu_result_mem[15]~37_combout ) # ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:25:mux_i|out_mux~0_combout )))) # 
// (!\execute_stage_1|alu_result_mem[15]~36_combout  & (!\execute_stage_1|alu_result_mem[15]~37_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:17:mux_i|out_mux~0_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~36_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~37_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:25:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:17:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~52 .lut_mask = 16'hB9A8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~53 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~53_combout  = (\execute_stage_1|alu_result_mem[15]~37_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~52_combout  & ((\execute_stage_1|alu_inst|xor_result [9]))) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~52_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:9:mux_i|out_mux~0_combout )))) # (!\execute_stage_1|alu_result_mem[15]~37_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~52_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~37_combout ),
	.datab(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:9:mux_i|out_mux~0_combout ),
	.datac(\execute_stage_1|alu_inst|xor_result [9]),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~52_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~53 .lut_mask = 16'hF588;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N28
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~54 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~54_combout  = (\execute_stage_1|alu_result_mem[15]~34_combout  & (\execute_stage_1|alu_result_mem[15]~35_combout )) # (!\execute_stage_1|alu_result_mem[15]~34_combout  & 
// ((\execute_stage_1|alu_result_mem[15]~35_combout  & (\execute_stage_1|alu_inst|and_result [9])) # (!\execute_stage_1|alu_result_mem[15]~35_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~53_combout )))))

	.dataa(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~35_combout ),
	.datac(\execute_stage_1|alu_inst|and_result [9]),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~53_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~54 .lut_mask = 16'hD9C8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~55 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~55_combout  = (\execute_stage_1|alu_result_mem[15]~34_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~54_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~20_combout 
// ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~54_combout  & (\execute_stage_1|mux_PC|out_mux[9]~36_combout )))) # (!\execute_stage_1|alu_result_mem[15]~34_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~54_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[9]~36_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~20_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~54_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~55 .lut_mask = 16'hF388;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N24
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~56 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~56_combout  = (\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & (\execute_stage_1|absolute_value_1|Add0~18_combout  & (\execute_stage_1|alu_result_mem[15]~33_combout ))) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~55_combout ) # ((\execute_stage_1|absolute_value_1|Add0~18_combout  & \execute_stage_1|alu_result_mem[15]~33_combout ))))

	.dataa(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout ),
	.datab(\execute_stage_1|absolute_value_1|Add0~18_combout ),
	.datac(\execute_stage_1|alu_result_mem[15]~33_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~55_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~56 .lut_mask = 16'hD5C0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N25
dffeas \execute_stage_1|alu_result_mem[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|mux_2to1_alu_abs|out_mux[9]~56_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [9]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[9] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \decode_stage_1|pc_execute[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [9]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [9]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[9] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~0_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q 
// [9])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [9])))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [9]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [9]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~0 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~1_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux22~0_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [9])) # (!\decode_stage_1|register_file|mux1|Mux22~0_combout 
//  & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [9]))))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux22~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [9]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|mux1|Mux22~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~1 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q 
// [9]))) # (!\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [9]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [9]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [9]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~17 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~18_combout  = (\decode_stage_1|register_file|mux1|Mux22~17_combout  & (((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [9]) # (!\decode_stage_1|Rs1_execute [0])))) # 
// (!\decode_stage_1|register_file|mux1|Mux22~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [9] & ((\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [9]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|mux1|Mux22~17_combout ),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~18 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux1|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [9])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [9])))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [9]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [9]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~12 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~13_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux22~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [9]))) # 
// (!\decode_stage_1|register_file|mux1|Mux22~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [9])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux22~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [9]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|mux1|Mux22~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux22~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [9])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|mux1|Mux22~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~15_combout  = (\decode_stage_1|register_file|mux1|Mux22~14_combout  & (((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [9])) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux22~14_combout  & (\decode_stage_1|register_file|mux1|Mux17~2_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [9])))

	.dataa(\decode_stage_1|register_file|mux1|Mux22~14_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [9]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~15 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux1|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~9_combout  = (\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|Rs1_execute [2])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [9]))) 
// # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [9]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [9]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~9 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~10_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux22~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [9]))) # 
// (!\decode_stage_1|register_file|mux1|Mux22~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [9])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux22~9_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [9]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|mux1|Mux22~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~10 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [9]))) # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [9]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [9]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [9]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~2 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux22~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [9]))) # 
// (!\decode_stage_1|register_file|mux1|Mux22~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [9])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux22~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|mux1|Mux22~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~6_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [9])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [9])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [9]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [9]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~6 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux22~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [9]))) # 
// (!\decode_stage_1|register_file|mux1|Mux22~6_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [9])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux22~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|mux1|Mux22~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~7 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~4_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [9])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [9])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [9]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~4 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux22~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [9]))) # 
// (!\decode_stage_1|register_file|mux1|Mux22~4_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [9])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux22~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [9]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [9]),
	.datad(\decode_stage_1|register_file|mux1|Mux22~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~5 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~8_combout  = (\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|Rs1_execute [1])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux22~5_combout ))) 
// # (!\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|mux1|Mux22~7_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux22~7_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux22~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~8 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux22~8_combout  & (\decode_stage_1|register_file|mux1|Mux22~10_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux22~8_combout  & ((\decode_stage_1|register_file|mux1|Mux22~3_combout ))))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux22~8_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|mux1|Mux22~10_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux22~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux22~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~11 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & (\decode_stage_1|register_file|mux1|Mux17~1_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux22~11_combout ))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux22~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux22~15_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux22~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~16 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux22~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux22~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux22~16_combout  & ((\decode_stage_1|register_file|mux1|Mux22~18_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux22~16_combout  & (\decode_stage_1|register_file|mux1|Mux22~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux22~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux22~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux22~18_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux22~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux22~19 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[9]~35 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[9]~35_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux22~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux22~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[9]~35_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[9]~35 .lut_mask = 16'hF2C2;
defparam \execute_stage_1|mux_PC|out_mux[9]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[9]~36 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[9]~36_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[9]~35_combout  & (\execute_stage_1|alu_result_mem [9])) # (!\execute_stage_1|mux_PC|out_mux[9]~35_combout  & 
// ((\decode_stage_1|pc_execute [9]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[9]~35_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [9]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [9]),
	.datad(\execute_stage_1|mux_PC|out_mux[9]~35_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[9]~36_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[9]~36 .lut_mask = 16'hBBC0;
defparam \execute_stage_1|mux_PC|out_mux[9]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~20 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~20_combout  = (\execute_stage_1|mux_PC|out_mux[10]~40_combout  & (!\execute_stage_1|absolute_value_1|Add0~19  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[10]~40_combout  & (\execute_stage_1|absolute_value_1|Add0~19  
// $ (GND)))
// \execute_stage_1|absolute_value_1|Add0~21  = CARRY((!\execute_stage_1|mux_PC|out_mux[10]~40_combout  & !\execute_stage_1|absolute_value_1|Add0~19 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[10]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~19 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~20_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~21 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~20 .lut_mask = 16'h3C03;
defparam \execute_stage_1|absolute_value_1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X13_Y8_N16
cyclone10lp_lcell_comb \decode_stage_1|immediate_execute[10]~feeder (
// Equation(s):
// \decode_stage_1|immediate_execute[10]~feeder_combout  = \decode_stage_1|immediate_generator_1|Mux21~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\decode_stage_1|immediate_generator_1|Mux21~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|immediate_execute[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[10]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|immediate_execute[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y8_N17
dffeas \decode_stage_1|immediate_execute[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_execute[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[10] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N25
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N31
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N13
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N5
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [10])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [10])))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [10]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [10]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~17 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux2|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~18_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux21~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [10]))) # 
// (!\decode_stage_1|register_file|mux2|Mux21~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [10])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux21~17_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [10]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|mux2|Mux21~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N23
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y14_N29
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~10_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0]) # ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [10])))) # (!\decode_stage_1|shamt_execute [1] & 
// (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [10])))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [10]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~10 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux2|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux21~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [10]))) # 
// (!\decode_stage_1|register_file|mux2|Mux21~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [10])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux21~10_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [10]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|mux2|Mux21~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~11 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N11
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:1:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:1:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:1:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:1:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N13
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:4:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:4:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:4:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:4:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:5:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:5:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~12_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [10]))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [10]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [10]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [10]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~12 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux21~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [10]))) # 
// (!\decode_stage_1|register_file|mux2|Mux21~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [10])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux21~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [10]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|mux2|Mux21~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux21~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [10] & ((\decode_stage_1|register_file|mux2|Mux24~3_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [10]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux21~13_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~14 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux2|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux21~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [10])) # 
// (!\decode_stage_1|register_file|mux2|Mux21~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [10]))))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux21~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [10]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|mux2|Mux21~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux21~11_combout ) # ((\decode_stage_1|register_file|mux2|Mux24~1_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux21~15_combout  & !\decode_stage_1|register_file|mux2|Mux24~1_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux21~11_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux21~15_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~16 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux2|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:26:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:26:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N5
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:30:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:30:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:22:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:22:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:18:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:18:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y15_N19
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [10]) # ((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [10] & !\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [10]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [10]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~0 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~1_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux21~0_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [10]))) # 
// (!\decode_stage_1|register_file|mux2|Mux21~0_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [10])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux21~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [10]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|mux2|Mux21~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~1 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:31:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:31:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N13
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N13
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N15
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~7_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [10]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [10]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [10]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [10]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~7 .lut_mask = 16'hF4A4;
defparam \decode_stage_1|register_file|mux2|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~8_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux21~7_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [10])) # 
// (!\decode_stage_1|register_file|mux2|Mux21~7_combout  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [10]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux21~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [10]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|mux2|Mux21~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~8 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N25
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y18_N13
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~2_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [10]) # (\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [10] & ((!\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [10]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [10]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~2 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux2|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux21~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [10])) # 
// (!\decode_stage_1|register_file|mux2|Mux21~2_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [10]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux21~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [10]),
	.datac(\decode_stage_1|register_file|mux2|Mux21~2_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [10]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~3 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux2|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:20:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:20:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:20:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N9
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:20:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:24:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:24:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y16_N3
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:16:reg_i|Q[10]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:16:reg_i|Q[10]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:16:reg_i|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[10]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:16:reg_i|Q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[10] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~4_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:24:reg_i|Q [10])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [10])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [10]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [10]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~4 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux2|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~5_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux21~4_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [10]))) # 
// (!\decode_stage_1|register_file|mux2|Mux21~4_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [10])))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux21~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [10]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|mux2|Mux21~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~5 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~6_combout  = (\decode_stage_1|shamt_execute [1] & (\decode_stage_1|shamt_execute [0])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|mux2|Mux21~3_combout )) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux21~5_combout )))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux21~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux21~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~6 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y14_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~9_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux21~6_combout  & ((\decode_stage_1|register_file|mux2|Mux21~8_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux21~6_combout  & (\decode_stage_1|register_file|mux2|Mux21~1_combout )))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux21~6_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux21~1_combout ),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux21~8_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux21~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~9 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux21~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux21~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux21~16_combout  & (\decode_stage_1|register_file|mux2|Mux21~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux21~16_combout  & ((\decode_stage_1|register_file|mux2|Mux21~9_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux21~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux21~18_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux21~16_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux21~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux21~19 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux2|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N2
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[10]~20 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[10]~20_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux21~19_combout )))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux21~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[10]~20 .lut_mask = 16'h0B08;
defparam \execute_stage_1|forward_B_mux|out_mux[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N28
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[10]~21 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[10]~21_combout  = (\execute_stage_1|forward_B_mux|out_mux[10]~20_combout ) # ((\execute_stage_1|alu_result_mem [10] & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ))

	.dataa(gnd),
	.datab(\execute_stage_1|alu_result_mem [10]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[10]~20_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[10]~21 .lut_mask = 16'hFFC0;
defparam \execute_stage_1|forward_B_mux|out_mux[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|and_result[10] (
// Equation(s):
// \execute_stage_1|alu_inst|and_result [10] = (\execute_stage_1|mux_PC|out_mux[10]~40_combout  & ((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [10])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[10]~21_combout )))))

	.dataa(\decode_stage_1|immediate_execute [10]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\execute_stage_1|forward_B_mux|out_mux[10]~21_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[10]~40_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|and_result [10]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|and_result[10] .lut_mask = 16'hB800;
defparam \execute_stage_1|alu_inst|and_result[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N18
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|xor_result[10] (
// Equation(s):
// \execute_stage_1|alu_inst|xor_result [10] = \execute_stage_1|mux_PC|out_mux[10]~40_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [10])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[10]~21_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datab(\decode_stage_1|immediate_execute [10]),
	.datac(\execute_stage_1|mux_PC|out_mux[10]~40_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[10]~21_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|xor_result [10]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|xor_result[10] .lut_mask = 16'h2D78;
defparam \execute_stage_1|alu_inst|xor_result[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~57 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~57_combout  = (\execute_stage_1|alu_result_mem[15]~37_combout  & ((\execute_stage_1|alu_result_mem[15]~36_combout ) # ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:10:mux_i|out_mux~0_combout )))) # 
// (!\execute_stage_1|alu_result_mem[15]~37_combout  & (!\execute_stage_1|alu_result_mem[15]~36_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:18:mux_i|out_mux~0_combout )))

	.dataa(\execute_stage_1|alu_result_mem[15]~37_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~36_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:18:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:10:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~57 .lut_mask = 16'hBA98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N24
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~58 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~58_combout  = (\execute_stage_1|alu_result_mem[15]~36_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~57_combout  & (\execute_stage_1|alu_inst|xor_result [10])) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~57_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:26:mux_i|out_mux~0_combout ))))) # (!\execute_stage_1|alu_result_mem[15]~36_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~57_combout ))))

	.dataa(\execute_stage_1|alu_inst|xor_result [10]),
	.datab(\execute_stage_1|alu_result_mem[15]~36_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~57_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:26:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~58 .lut_mask = 16'hBCB0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N26
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~59 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~59_combout  = (\execute_stage_1|alu_result_mem[15]~35_combout  & (((\execute_stage_1|alu_result_mem[15]~34_combout )))) # (!\execute_stage_1|alu_result_mem[15]~35_combout  & 
// ((\execute_stage_1|alu_result_mem[15]~34_combout  & (\execute_stage_1|mux_PC|out_mux[10]~40_combout )) # (!\execute_stage_1|alu_result_mem[15]~34_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~58_combout )))))

	.dataa(\execute_stage_1|alu_result_mem[15]~35_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[10]~40_combout ),
	.datac(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~58_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~59 .lut_mask = 16'hE5E0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~26 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~26_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [10])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[10]~21_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\decode_stage_1|immediate_execute [10]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[10]~21_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~26 .lut_mask = 16'h656A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~22 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~22_combout  = (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~26_combout  & ((\execute_stage_1|mux_PC|out_mux[10]~40_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~21 )) # (!\execute_stage_1|mux_PC|out_mux[10]~40_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~21 ) # (GND))))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~26_combout  & ((\execute_stage_1|mux_PC|out_mux[10]~40_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~21  & VCC)) # 
// (!\execute_stage_1|mux_PC|out_mux[10]~40_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~21 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~23  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~26_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~21 ) # 
// (!\execute_stage_1|mux_PC|out_mux[10]~40_combout ))) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~26_combout  & (!\execute_stage_1|mux_PC|out_mux[10]~40_combout  & !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~21 
// )))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~26_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[10]~40_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[10]~21 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~22_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~23 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~22 .lut_mask = 16'h692B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N0
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~60 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~60_combout  = (\execute_stage_1|alu_result_mem[15]~35_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~59_combout  & 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~22_combout ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~59_combout  & (\execute_stage_1|alu_inst|and_result [10])))) # (!\execute_stage_1|alu_result_mem[15]~35_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~59_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~35_combout ),
	.datab(\execute_stage_1|alu_inst|and_result [10]),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~59_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~22_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~60 .lut_mask = 16'hF858;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~61 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~61_combout  = (\execute_stage_1|alu_result_mem[15]~33_combout  & ((\execute_stage_1|absolute_value_1|Add0~20_combout ) # ((!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & 
// \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~60_combout )))) # (!\execute_stage_1|alu_result_mem[15]~33_combout  & (!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~60_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~33_combout ),
	.datab(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout ),
	.datac(\execute_stage_1|absolute_value_1|Add0~20_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~60_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~61 .lut_mask = 16'hB3A0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y4_N21
dffeas \execute_stage_1|alu_result_mem[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|mux_2to1_alu_abs|out_mux[10]~61_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [10]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[10] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \mem_stage_1|alu_result_wb[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [10]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[10] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[10]~20 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[10]~20_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a9 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [10])))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datac(\mem_stage_1|alu_result_wb [10]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[10]~20 .lut_mask = 16'h4450;
defparam \wb_stage_1|mux_4to1_1|out_mux[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[10]~21 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout  = (\wb_stage_1|mux_4to1_1|out_mux[10]~20_combout ) # ((!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|mem_stage_control_1|MemToReg [0] & \mem_stage_1|read_data_wb [10])))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|read_data_wb [10]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[10]~20_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[10]~21 .lut_mask = 16'hFF40;
defparam \wb_stage_1|mux_4to1_1|out_mux[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y12_N13
dffeas \decode_stage_1|pc_execute[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [10]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [10]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[10] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[10]~39 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[10]~39_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\decode_stage_1|pc_execute [10]) # (\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout  & ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datac(\decode_stage_1|pc_execute [10]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[10]~39 .lut_mask = 16'hAAE4;
defparam \execute_stage_1|mux_PC|out_mux[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~10_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0]) # ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [10])))) # (!\decode_stage_1|Rs1_execute [1] & (!\decode_stage_1|Rs1_execute 
// [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [10]))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [10]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~10 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux21~10_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [10])) # 
// (!\decode_stage_1|register_file|mux1|Mux21~10_combout  & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [10]))))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux21~10_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [10]),
	.datac(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|mux1|Mux21~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~11 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~12_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q 
// [10])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [10])))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [10]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [10]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~12 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux1|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~13_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux21~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [10]))) # 
// (!\decode_stage_1|register_file|mux1|Mux21~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [10])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux21~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [10]),
	.datab(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [10]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|register_file|mux1|Mux21~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~13 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~4_combout  & (((\decode_stage_1|register_file|mux1|Mux21~13_combout ) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [10] & ((\decode_stage_1|register_file|mux1|Mux17~3_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [10]),
	.datac(\decode_stage_1|register_file|mux1|Mux21~13_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~14 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux1|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux21~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [10]))) # 
// (!\decode_stage_1|register_file|mux1|Mux21~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [10])))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux21~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [10]),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|mux1|Mux21~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~15 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux21~11_combout ) # ((\decode_stage_1|register_file|mux1|Mux17~1_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((!\decode_stage_1|register_file|mux1|Mux17~1_combout  & \decode_stage_1|register_file|mux1|Mux21~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux21~11_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux21~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~16 .lut_mask = 16'hCBC8;
defparam \decode_stage_1|register_file|mux1|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~0_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [10])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [10])))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [10]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [10]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~0 .lut_mask = 16'hE3E0;
defparam \decode_stage_1|register_file|mux1|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~1_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux21~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [10])) # 
// (!\decode_stage_1|register_file|mux1|Mux21~0_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [10]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux21~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [10]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|mux1|Mux21~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~1 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [10]))) # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [10]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [10]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [10]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~2 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux21~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [10]))) # 
// (!\decode_stage_1|register_file|mux1|Mux21~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [10])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux21~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [10]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|mux1|Mux21~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~4_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [10]))) # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [10]))))

	.dataa(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [10]),
	.datab(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [10]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~4 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y16_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~5_combout  = (\decode_stage_1|register_file|mux1|Mux21~4_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [10]) # ((!\decode_stage_1|Rs1_execute [2])))) # 
// (!\decode_stage_1|register_file|mux1|Mux21~4_combout  & (((\decode_stage_1|Rs1_execute [2] & \decode_stage_1|register_file|gen_reg:20:reg_i|Q [10]))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [10]),
	.datab(\decode_stage_1|register_file|mux1|Mux21~4_combout ),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [10]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~5 .lut_mask = 16'hBC8C;
defparam \decode_stage_1|register_file|mux1|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~6_combout  = (\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|Rs1_execute [0])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|mux1|Mux21~3_combout )) # 
// (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux21~5_combout )))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux21~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux21~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~6 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux1|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~7_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [10])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [10])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [10]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [10]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~7 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux21~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [10]))) # 
// (!\decode_stage_1|register_file|mux1|Mux21~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [10])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux21~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [10]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [10]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux21~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~8 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux21~6_combout  & ((\decode_stage_1|register_file|mux1|Mux21~8_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux21~6_combout  & (\decode_stage_1|register_file|mux1|Mux21~1_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux21~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|mux1|Mux21~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux21~6_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux21~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~9 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux1|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~17_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [10]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [10] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [10]),
	.datab(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [10]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~17 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux1|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux21~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [10])) # 
// (!\decode_stage_1|register_file|mux1|Mux21~17_combout  & ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [10]))))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux21~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [10]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [10]),
	.datad(\decode_stage_1|register_file|mux1|Mux21~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~18 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux21~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux21~19_combout  = (\decode_stage_1|register_file|mux1|Mux21~16_combout  & (((\decode_stage_1|register_file|mux1|Mux21~18_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux21~16_combout  & (\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux21~9_combout )))

	.dataa(\decode_stage_1|register_file|mux1|Mux21~16_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux21~9_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux21~18_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux21~19 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux1|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N26
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[10]~40 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[10]~40_combout  = (\execute_stage_1|mux_PC|out_mux[10]~39_combout  & ((\execute_stage_1|alu_result_mem [10]) # ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[10]~39_combout  & 
// (((\decode_stage_1|register_file|mux1|Mux21~19_combout  & \execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[10]~39_combout ),
	.datab(\execute_stage_1|alu_result_mem [10]),
	.datac(\decode_stage_1|register_file|mux1|Mux21~19_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[10]~40 .lut_mask = 16'hD8AA;
defparam \execute_stage_1|mux_PC|out_mux[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~22 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~22_combout  = (\execute_stage_1|mux_PC|out_mux[11]~34_combout  & ((\execute_stage_1|absolute_value_1|Add0~21 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[11]~34_combout  & 
// (!\execute_stage_1|absolute_value_1|Add0~21 ))
// \execute_stage_1|absolute_value_1|Add0~23  = CARRY((\execute_stage_1|mux_PC|out_mux[11]~34_combout ) # (!\execute_stage_1|absolute_value_1|Add0~21 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[11]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~21 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~22_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~23 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~22 .lut_mask = 16'hC3CF;
defparam \execute_stage_1|absolute_value_1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y9_N25
dffeas \decode_stage_1|immediate_execute[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux20~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[11] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \mem_stage_1|alu_result_wb[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [11]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[11] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N16
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[11]~22 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[11]~22_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a10 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [11])))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.datac(\mem_stage_1|alu_result_wb [11]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[11]~22 .lut_mask = 16'h4450;
defparam \wb_stage_1|mux_4to1_1|out_mux[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
cyclone10lp_io_ibuf \read_data_mem[11]~input (
	.i(read_data_mem[11]),
	.ibar(gnd),
	.o(\read_data_mem[11]~input_o ));
// synopsys translate_off
defparam \read_data_mem[11]~input .bus_hold = "false";
defparam \read_data_mem[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y9_N7
dffeas \mem_stage_1|read_data_wb[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[11]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[11] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N6
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[11]~23 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout  = (\wb_stage_1|mux_4to1_1|out_mux[11]~22_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|read_data_wb [11] & 
// !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout )))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[11]~22_combout ),
	.datac(\mem_stage_1|read_data_wb [11]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[11]~23 .lut_mask = 16'hCCEC;
defparam \wb_stage_1|mux_4to1_1|out_mux[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N29
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N15
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~0_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [11]) # (\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [11] & ((!\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [11]),
	.datac(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [11]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~0 .lut_mask = 16'hAAE4;
defparam \decode_stage_1|register_file|mux2|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~1_combout  = (\decode_stage_1|register_file|mux2|Mux20~0_combout  & (((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [11]) # (!\decode_stage_1|shamt_execute [1])))) # 
// (!\decode_stage_1|register_file|mux2|Mux20~0_combout  & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [11] & ((\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [11]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [11]),
	.datac(\decode_stage_1|register_file|mux2|Mux20~0_combout ),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~1 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux2|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N9
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~9_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [11]) # (\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [11] & ((!\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [11]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [11]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~9 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~10_combout  = (\decode_stage_1|register_file|mux2|Mux20~9_combout  & (((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [11])) # (!\decode_stage_1|shamt_execute [3]))) # 
// (!\decode_stage_1|register_file|mux2|Mux20~9_combout  & (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [11])))

	.dataa(\decode_stage_1|register_file|mux2|Mux20~9_combout ),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [11]),
	.datad(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [11]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~10 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux2|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N9
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N23
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N3
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~2_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [11]) # (\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [11] & ((!\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [11]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [11]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~2 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux2|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux20~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [11]))) # 
// (!\decode_stage_1|register_file|mux2|Mux20~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [11])))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux20~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [11]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [11]),
	.datad(\decode_stage_1|register_file|mux2|Mux20~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:24:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:24:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:24:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~6_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [11]) # ((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [11] & !\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [11]),
	.datab(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [11]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~6 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~7_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux20~6_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [11])) # 
// (!\decode_stage_1|register_file|mux2|Mux20~6_combout  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [11]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux20~6_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [11]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [11]),
	.datad(\decode_stage_1|register_file|mux2|Mux20~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~7 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N1
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [11]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [11]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [11]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [11]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~4 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~5_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux20~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [11])) # 
// (!\decode_stage_1|register_file|mux2|Mux20~4_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [11]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux20~4_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [11]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [11]),
	.datad(\decode_stage_1|register_file|mux2|Mux20~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~8_combout  = (\decode_stage_1|shamt_execute [0] & (\decode_stage_1|shamt_execute [1])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|mux2|Mux20~5_combout ))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux20~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux20~7_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux20~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~8 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux2|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux20~8_combout  & (\decode_stage_1|register_file|mux2|Mux20~10_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux20~8_combout  & ((\decode_stage_1|register_file|mux2|Mux20~3_combout ))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux20~8_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux20~10_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux20~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux20~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~11 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:1:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:1:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:1:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:1:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:5:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:5:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N25
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [11]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [11]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [11]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [11]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~12 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~13_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux20~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [11]))) # 
// (!\decode_stage_1|register_file|mux2|Mux20~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [11])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux20~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [11]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [11]),
	.datad(\decode_stage_1|register_file|mux2|Mux20~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux20~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [11] & ((\decode_stage_1|register_file|mux2|Mux24~3_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [11]),
	.datac(\decode_stage_1|register_file|mux2|Mux20~13_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~14 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux2|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux20~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [11])) # 
// (!\decode_stage_1|register_file|mux2|Mux20~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [11]))))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux20~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [11]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [11]),
	.datad(\decode_stage_1|register_file|mux2|Mux20~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~15 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux24~1_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux20~11_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux20~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux20~11_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux20~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~16 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[11]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[11]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[11]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N25
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[11] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [11]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [11]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [11]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [11]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~17 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~18_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux20~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [11]))) # 
// (!\decode_stage_1|register_file|mux2|Mux20~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [11])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux20~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [11]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [11]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux20~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~18 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux20~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux20~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux20~16_combout  & ((\decode_stage_1|register_file|mux2|Mux20~18_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux20~16_combout  & (\decode_stage_1|register_file|mux2|Mux20~1_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux20~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux20~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux20~16_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux20~18_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux20~19 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux2|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[11]~22 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[11]~22_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// ((\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ))) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (\decode_stage_1|register_file|mux2|Mux20~19_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux20~19_combout ),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[11]~22 .lut_mask = 16'h3210;
defparam \execute_stage_1|forward_B_mux|out_mux[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[11]~23 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[11]~23_combout  = (\execute_stage_1|forward_B_mux|out_mux[11]~22_combout ) # ((\execute_stage_1|alu_result_mem [11] & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ))

	.dataa(\execute_stage_1|alu_result_mem [11]),
	.datab(gnd),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[11]~22_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[11]~23 .lut_mask = 16'hFFA0;
defparam \execute_stage_1|forward_B_mux|out_mux[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|and_result[11] (
// Equation(s):
// \execute_stage_1|alu_inst|and_result [11] = (\execute_stage_1|mux_PC|out_mux[11]~34_combout  & ((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [11])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[11]~23_combout )))))

	.dataa(\execute_stage_1|mux_PC|out_mux[11]~34_combout ),
	.datab(\decode_stage_1|immediate_execute [11]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[11]~23_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|and_result [11]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|and_result[11] .lut_mask = 16'h8A80;
defparam \execute_stage_1|alu_inst|and_result[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N28
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~62 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~62_combout  = (\execute_stage_1|alu_result_mem[15]~36_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:27:mux_i|out_mux~0_combout ) # ((\execute_stage_1|alu_result_mem[15]~37_combout )))) # 
// (!\execute_stage_1|alu_result_mem[15]~36_combout  & (((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:19:mux_i|out_mux~0_combout  & !\execute_stage_1|alu_result_mem[15]~37_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~36_combout ),
	.datab(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:27:mux_i|out_mux~0_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:19:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_result_mem[15]~37_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~62 .lut_mask = 16'hAAD8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|xor_result[11] (
// Equation(s):
// \execute_stage_1|alu_inst|xor_result [11] = \execute_stage_1|mux_PC|out_mux[11]~34_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\decode_stage_1|immediate_execute [11]))) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// (\execute_stage_1|forward_B_mux|out_mux[11]~23_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datab(\execute_stage_1|forward_B_mux|out_mux[11]~23_combout ),
	.datac(\decode_stage_1|immediate_execute [11]),
	.datad(\execute_stage_1|mux_PC|out_mux[11]~34_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|xor_result [11]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|xor_result[11] .lut_mask = 16'h1BE4;
defparam \execute_stage_1|alu_inst|xor_result[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~63 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~63_combout  = (\execute_stage_1|alu_result_mem[15]~37_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~62_combout  & ((\execute_stage_1|alu_inst|xor_result [11]))) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~62_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:11:mux_i|out_mux~0_combout )))) # (!\execute_stage_1|alu_result_mem[15]~37_combout  & 
// (\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~62_combout ))

	.dataa(\execute_stage_1|alu_result_mem[15]~37_combout ),
	.datab(\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~62_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:11:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|xor_result [11]),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~63 .lut_mask = 16'hEC64;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N14
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~64 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~64_combout  = (\execute_stage_1|alu_result_mem[15]~34_combout  & (\execute_stage_1|alu_result_mem[15]~35_combout )) # (!\execute_stage_1|alu_result_mem[15]~34_combout  & 
// ((\execute_stage_1|alu_result_mem[15]~35_combout  & (\execute_stage_1|alu_inst|and_result [11])) # (!\execute_stage_1|alu_result_mem[15]~35_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~63_combout )))))

	.dataa(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~35_combout ),
	.datac(\execute_stage_1|alu_inst|and_result [11]),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~63_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~64 .lut_mask = 16'hD9C8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~25 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~25_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [11])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[11]~23_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datab(\decode_stage_1|immediate_execute [11]),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[11]~23_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~25 .lut_mask = 16'h2D78;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~24 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~24_combout  = ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~25_combout  $ (\execute_stage_1|mux_PC|out_mux[11]~34_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~23 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~25  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~25_combout  & (\execute_stage_1|mux_PC|out_mux[11]~34_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~23 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~25_combout  & ((\execute_stage_1|mux_PC|out_mux[11]~34_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~23 ))))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~25_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[11]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[11]~23 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~24_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~25 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~24 .lut_mask = 16'h964D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N16
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~65 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~65_combout  = (\execute_stage_1|alu_result_mem[15]~34_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~64_combout  & 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~24_combout ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~64_combout  & (\execute_stage_1|mux_PC|out_mux[11]~34_combout )))) # (!\execute_stage_1|alu_result_mem[15]~34_combout 
//  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~64_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[11]~34_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~64_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~24_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~65_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~65 .lut_mask = 16'hF838;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N8
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~66 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~66_combout  = (\execute_stage_1|absolute_value_1|Add0~22_combout  & ((\execute_stage_1|alu_result_mem[15]~33_combout ) # ((!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & 
// \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~65_combout )))) # (!\execute_stage_1|absolute_value_1|Add0~22_combout  & (!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~65_combout ))))

	.dataa(\execute_stage_1|absolute_value_1|Add0~22_combout ),
	.datab(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout ),
	.datac(\execute_stage_1|alu_result_mem[15]~33_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~65_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~66 .lut_mask = 16'hB3A0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y6_N9
dffeas \execute_stage_1|alu_result_mem[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|mux_2to1_alu_abs|out_mux[11]~66_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [11]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[11] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N29
dffeas \decode_stage_1|pc_execute[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [11]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [11]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[11] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q 
// [11])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [11])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [11]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [11]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~17 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~18_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux20~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [11]))) # 
// (!\decode_stage_1|register_file|mux1|Mux20~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [11])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux20~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [11]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [11]),
	.datad(\decode_stage_1|register_file|mux1|Mux20~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~18 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~0_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1]) # (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [11])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [11] & (!\decode_stage_1|Rs1_execute [1])))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [11]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [11]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~0 .lut_mask = 16'hAEA4;
defparam \decode_stage_1|register_file|mux1|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~1_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux20~0_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [11])) # 
// (!\decode_stage_1|register_file|mux1|Mux20~0_combout  & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [11]))))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux20~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [11]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [11]),
	.datad(\decode_stage_1|register_file|mux1|Mux20~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~1 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [11]))) # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [11]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [11]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [11]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~2 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux20~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [11]))) # 
// (!\decode_stage_1|register_file|mux1|Mux20~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [11])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux20~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [11]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [11]),
	.datad(\decode_stage_1|register_file|mux1|Mux20~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~6_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [11])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [11])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [11]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [11]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~6 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux20~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [11]))) # 
// (!\decode_stage_1|register_file|mux1|Mux20~6_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [11])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux20~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [11]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [11]),
	.datad(\decode_stage_1|register_file|mux1|Mux20~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~7 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~4_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [11])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [11])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [11]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [11]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~4 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux20~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [11]))) # 
// (!\decode_stage_1|register_file|mux1|Mux20~4_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [11])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux20~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [11]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [11]),
	.datad(\decode_stage_1|register_file|mux1|Mux20~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~5 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~8_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0]) # ((\decode_stage_1|register_file|mux1|Mux20~5_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (!\decode_stage_1|Rs1_execute [0] 
// & (\decode_stage_1|register_file|mux1|Mux20~7_combout )))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux20~7_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux20~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~8 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux1|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~9_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [11])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [11])))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [11]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [11]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~9 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~10_combout  = (\decode_stage_1|register_file|mux1|Mux20~9_combout  & (((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [11]) # (!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux20~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [11] & ((\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [11]),
	.datab(\decode_stage_1|register_file|mux1|Mux20~9_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [11]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~10 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux20~8_combout  & ((\decode_stage_1|register_file|mux1|Mux20~10_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux20~8_combout  & (\decode_stage_1|register_file|mux1|Mux20~3_combout )))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux20~8_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux20~3_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux20~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux20~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~11 .lut_mask = 16'hF838;
defparam \decode_stage_1|register_file|mux1|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [11])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [11])))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [11]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [11]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~12 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~13_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux20~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [11]))) # 
// (!\decode_stage_1|register_file|mux1|Mux20~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [11])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux20~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [11]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [11]),
	.datad(\decode_stage_1|register_file|mux1|Mux20~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~4_combout  & (((\decode_stage_1|register_file|mux1|Mux20~13_combout ) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [11] & (\decode_stage_1|register_file|mux1|Mux17~3_combout )))

	.dataa(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [11]),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux20~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~14 .lut_mask = 16'hEC2C;
defparam \decode_stage_1|register_file|mux1|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux20~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [11])) # 
// (!\decode_stage_1|register_file|mux1|Mux20~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [11]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux20~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [11]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [11]),
	.datad(\decode_stage_1|register_file|mux1|Mux20~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux17~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux20~11_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux20~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux20~11_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux20~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~16 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux1|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux20~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux20~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux20~16_combout  & (\decode_stage_1|register_file|mux1|Mux20~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux20~16_combout  & ((\decode_stage_1|register_file|mux1|Mux20~1_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux20~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux20~18_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux20~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux20~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux20~19 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N2
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[11]~33 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[11]~33_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux20~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux20~19_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[11]~33_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[11]~33 .lut_mask = 16'hFA44;
defparam \execute_stage_1|mux_PC|out_mux[11]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N28
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[11]~34 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[11]~34_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[11]~33_combout  & (\execute_stage_1|alu_result_mem [11])) # (!\execute_stage_1|mux_PC|out_mux[11]~33_combout  & 
// ((\decode_stage_1|pc_execute [11]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[11]~33_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\execute_stage_1|alu_result_mem [11]),
	.datac(\decode_stage_1|pc_execute [11]),
	.datad(\execute_stage_1|mux_PC|out_mux[11]~33_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[11]~34_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[11]~34 .lut_mask = 16'hDDA0;
defparam \execute_stage_1|mux_PC|out_mux[11]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~24 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~24_combout  = (\execute_stage_1|mux_PC|out_mux[12]~38_combout  & (!\execute_stage_1|absolute_value_1|Add0~23  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[12]~38_combout  & (\execute_stage_1|absolute_value_1|Add0~23  
// $ (GND)))
// \execute_stage_1|absolute_value_1|Add0~25  = CARRY((!\execute_stage_1|mux_PC|out_mux[12]~38_combout  & !\execute_stage_1|absolute_value_1|Add0~23 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[12]~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~23 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~24_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~25 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~24 .lut_mask = 16'h5A05;
defparam \execute_stage_1|absolute_value_1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \decode_stage_1|immediate_execute[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux19~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[12] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cyclone10lp_io_ibuf \read_data_mem[12]~input (
	.i(read_data_mem[12]),
	.ibar(gnd),
	.o(\read_data_mem[12]~input_o ));
// synopsys translate_off
defparam \read_data_mem[12]~input .bus_hold = "false";
defparam \read_data_mem[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \mem_stage_1|read_data_wb[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[12]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[12] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N17
dffeas \mem_stage_1|alu_result_wb[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [12]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[12] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N16
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[12]~24 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[12]~24_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a11 ))) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\mem_stage_1|alu_result_wb [12]))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|alu_result_wb [12]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[12]~24 .lut_mask = 16'h5410;
defparam \wb_stage_1|mux_4to1_1|out_mux[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N10
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[12]~25 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout  = (\wb_stage_1|mux_4to1_1|out_mux[12]~24_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & \mem_stage_1|read_data_wb [12])))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|read_data_wb [12]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[12]~24_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[12]~25 .lut_mask = 16'hFF20;
defparam \wb_stage_1|mux_4to1_1|out_mux[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N27
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N9
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N29
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N27
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [12]) # (\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [12] & ((!\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [12]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [12]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~17 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~18_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux19~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [12])) # 
// (!\decode_stage_1|register_file|mux2|Mux19~17_combout  & ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [12]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux19~17_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [12]),
	.datad(\decode_stage_1|register_file|mux2|Mux19~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~18 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N31
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N1
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N13
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N3
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~10_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [12]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [12]))))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [12]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [12]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~10 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux19~10_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [12])) # 
// (!\decode_stage_1|register_file|mux2|Mux19~10_combout  & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [12]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux19~10_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [12]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [12]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux19~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~11 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux2|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N7
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~12_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [12]))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [12]))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [12]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~12 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~13_combout  = (\decode_stage_1|register_file|mux2|Mux19~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [12]) # ((!\decode_stage_1|shamt_execute [1])))) # 
// (!\decode_stage_1|register_file|mux2|Mux19~12_combout  & (((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [12] & \decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux19~12_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [12]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~13 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:1:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:1:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:1:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N3
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:1:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux19~13_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|mux2|Mux24~3_combout  & ((\decode_stage_1|register_file|gen_reg:1:reg_i|Q [12]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux19~13_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [12]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~14 .lut_mask = 16'hE6A2;
defparam \decode_stage_1|register_file|mux2|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux19~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [12]))) # 
// (!\decode_stage_1|register_file|mux2|Mux19~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [12])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux19~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [12]),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux19~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~15 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux24~1_combout ) # ((\decode_stage_1|register_file|mux2|Mux19~11_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux19~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux19~11_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux19~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~16 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:26:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:26:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~0_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [12]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [12]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [12]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~0 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~1_combout  = (\decode_stage_1|register_file|mux2|Mux19~0_combout  & (((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [12]) # (!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux19~0_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [12] & ((\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [12]),
	.datab(\decode_stage_1|register_file|mux2|Mux19~0_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [12]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~1 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux2|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~4_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [12]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [12]))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [12]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~4 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~5_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux19~4_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [12])) # 
// (!\decode_stage_1|register_file|mux2|Mux19~4_combout  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [12]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux19~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [12]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [12]),
	.datad(\decode_stage_1|register_file|mux2|Mux19~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~5 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N21
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N15
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N27
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N5
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~2_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:25:reg_i|Q [12])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [12])))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [12]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [12]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~2 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux2|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux19~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [12]))) # 
// (!\decode_stage_1|register_file|mux2|Mux19~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [12])))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux19~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [12]),
	.datad(\decode_stage_1|register_file|mux2|Mux19~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~6_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1]) # ((\decode_stage_1|register_file|mux2|Mux19~3_combout )))) # (!\decode_stage_1|shamt_execute [0] & 
// (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux19~5_combout )))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux19~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux19~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~6 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux2|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N13
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:31:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:31:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[12]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[12]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[12]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[12]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[12] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~7_combout  = (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|shamt_execute [2])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [12])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [12])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [12]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [12]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~7 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~8_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux19~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [12]))) # 
// (!\decode_stage_1|register_file|mux2|Mux19~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [12])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux19~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [12]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [12]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux19~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~8 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~9_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux19~6_combout  & ((\decode_stage_1|register_file|mux2|Mux19~8_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux19~6_combout  & (\decode_stage_1|register_file|mux2|Mux19~1_combout )))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux19~6_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux19~1_combout ),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux19~6_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux19~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~9 .lut_mask = 16'hF838;
defparam \decode_stage_1|register_file|mux2|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux19~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux19~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux19~16_combout  & (\decode_stage_1|register_file|mux2|Mux19~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux19~16_combout  & ((\decode_stage_1|register_file|mux2|Mux19~9_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux19~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux19~18_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux19~16_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux19~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux19~19 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux2|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[12]~24 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[12]~24_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux19~19_combout )))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux19~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[12]~24 .lut_mask = 16'h0B08;
defparam \execute_stage_1|forward_B_mux|out_mux[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[12]~25 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[12]~25_combout  = (\execute_stage_1|forward_B_mux|out_mux[12]~24_combout ) # ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & \execute_stage_1|alu_result_mem [12]))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(gnd),
	.datac(\execute_stage_1|forward_B_mux|out_mux[12]~24_combout ),
	.datad(\execute_stage_1|alu_result_mem [12]),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[12]~25 .lut_mask = 16'hFAF0;
defparam \execute_stage_1|forward_B_mux|out_mux[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~24 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~24_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [12])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[12]~25_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(\decode_stage_1|immediate_execute [12]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[12]~25_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~24 .lut_mask = 16'h396C;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~26 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~26_combout  = (\execute_stage_1|mux_PC|out_mux[12]~38_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~24_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~25 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~24_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~25  & VCC)))) # 
// (!\execute_stage_1|mux_PC|out_mux[12]~38_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~24_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~25 ) # (GND))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~24_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~25 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~27  = CARRY((\execute_stage_1|mux_PC|out_mux[12]~38_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~24_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~25 )) # (!\execute_stage_1|mux_PC|out_mux[12]~38_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~24_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~25 ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[12]~38_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[12]~25 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~26_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~27 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~26 .lut_mask = 16'h694D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|and_result[12] (
// Equation(s):
// \execute_stage_1|alu_inst|and_result [12] = (\execute_stage_1|mux_PC|out_mux[12]~38_combout  & ((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\decode_stage_1|immediate_execute [12]))) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// (\execute_stage_1|forward_B_mux|out_mux[12]~25_combout ))))

	.dataa(\execute_stage_1|forward_B_mux|out_mux[12]~25_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [12]),
	.datad(\execute_stage_1|mux_PC|out_mux[12]~38_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|and_result [12]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|and_result[12] .lut_mask = 16'hE200;
defparam \execute_stage_1|alu_inst|and_result[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|xor_result[12] (
// Equation(s):
// \execute_stage_1|alu_inst|xor_result [12] = \execute_stage_1|mux_PC|out_mux[12]~38_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [12])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[12]~25_combout )))))

	.dataa(\decode_stage_1|immediate_execute [12]),
	.datab(\execute_stage_1|forward_B_mux|out_mux[12]~25_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[12]~38_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|xor_result [12]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|xor_result[12] .lut_mask = 16'h5A3C;
defparam \execute_stage_1|alu_inst|xor_result[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N2
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~67 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~67_combout  = (\execute_stage_1|alu_result_mem[15]~37_combout  & ((\execute_stage_1|alu_result_mem[15]~36_combout ) # ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:12:mux_i|out_mux~0_combout )))) # 
// (!\execute_stage_1|alu_result_mem[15]~37_combout  & (!\execute_stage_1|alu_result_mem[15]~36_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:20:mux_i|out_mux~0_combout )))

	.dataa(\execute_stage_1|alu_result_mem[15]~37_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~36_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:20:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:12:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~67 .lut_mask = 16'hBA98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~68 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~68_combout  = (\execute_stage_1|alu_result_mem[15]~36_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~67_combout  & ((\execute_stage_1|alu_inst|xor_result [12]))) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~67_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1_combout )))) # (!\execute_stage_1|alu_result_mem[15]~36_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~67_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~36_combout ),
	.datab(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1_combout ),
	.datac(\execute_stage_1|alu_inst|xor_result [12]),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~67_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~68_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~68 .lut_mask = 16'hF588;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N18
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~69 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~69_combout  = (\execute_stage_1|alu_result_mem[15]~34_combout  & ((\execute_stage_1|alu_result_mem[15]~35_combout ) # ((\execute_stage_1|mux_PC|out_mux[12]~38_combout )))) # 
// (!\execute_stage_1|alu_result_mem[15]~34_combout  & (!\execute_stage_1|alu_result_mem[15]~35_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~68_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~35_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[12]~38_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~68_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~69 .lut_mask = 16'hB9A8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~70 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~70_combout  = (\execute_stage_1|alu_result_mem[15]~35_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~69_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~26_combout 
// )) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~69_combout  & ((\execute_stage_1|alu_inst|and_result [12]))))) # (!\execute_stage_1|alu_result_mem[15]~35_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~69_combout ))))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~26_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~35_combout ),
	.datac(\execute_stage_1|alu_inst|and_result [12]),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~69_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~70 .lut_mask = 16'hBBC0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N26
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~71 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~71_combout  = (\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & (\execute_stage_1|absolute_value_1|Add0~24_combout  & (\execute_stage_1|alu_result_mem[15]~33_combout ))) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~70_combout ) # ((\execute_stage_1|absolute_value_1|Add0~24_combout  & \execute_stage_1|alu_result_mem[15]~33_combout ))))

	.dataa(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout ),
	.datab(\execute_stage_1|absolute_value_1|Add0~24_combout ),
	.datac(\execute_stage_1|alu_result_mem[15]~33_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~70_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~71_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~71 .lut_mask = 16'hD5C0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[12]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N27
dffeas \execute_stage_1|alu_result_mem[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|mux_2to1_alu_abs|out_mux[12]~71_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [12]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[12] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~17_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [12]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [12] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [12]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [12]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~17 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux19~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [12]))) # 
// (!\decode_stage_1|register_file|mux1|Mux19~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [12])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux19~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [12]),
	.datad(\decode_stage_1|register_file|mux1|Mux19~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~10_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [12]) # (\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [12] & ((!\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [12]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [12]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~10 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux1|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux19~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [12]))) # 
// (!\decode_stage_1|register_file|mux1|Mux19~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [12])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux19~10_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [12]),
	.datad(\decode_stage_1|register_file|mux1|Mux19~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~11 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~12_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [12]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [12] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [12]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~12 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~13_combout  = (\decode_stage_1|register_file|mux1|Mux19~12_combout  & (((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [12]) # (!\decode_stage_1|Rs1_execute [1])))) # 
// (!\decode_stage_1|register_file|mux1|Mux19~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [12] & ((\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [12]),
	.datab(\decode_stage_1|register_file|mux1|Mux19~12_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [12]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~13 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux19~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [12])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (((\decode_stage_1|register_file|mux1|Mux17~4_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|mux1|Mux19~13_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~14 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux19~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [12])) # 
// (!\decode_stage_1|register_file|mux1|Mux19~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [12]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux19~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [12]),
	.datad(\decode_stage_1|register_file|mux1|Mux19~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux17~0_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~0_combout  & (\decode_stage_1|register_file|mux1|Mux19~11_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux19~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux19~11_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux19~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~16 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux1|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~0_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [12])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [12])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [12]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~0 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~1_combout  = (\decode_stage_1|register_file|mux1|Mux19~0_combout  & (((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [12]) # (!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux19~0_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [12] & ((\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux19~0_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [12]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~1 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux1|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~7_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [12])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [12])))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [12]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [12]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~7 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux19~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [12]))) # 
// (!\decode_stage_1|register_file|mux1|Mux19~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [12])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux19~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [12]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [12]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux19~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~8 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [12])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [12])))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [12]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [12]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~2 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux19~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [12])) # 
// (!\decode_stage_1|register_file|mux1|Mux19~2_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [12]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux19~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [12]),
	.datad(\decode_stage_1|register_file|mux1|Mux19~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~3 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~4_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [12])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [12])))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [12]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [12]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~4 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~5_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux19~4_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [12])) # 
// (!\decode_stage_1|register_file|mux1|Mux19~4_combout  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [12]))))) # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|mux1|Mux19~4_combout ))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|mux1|Mux19~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [12]),
	.datad(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [12]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~5 .lut_mask = 16'hE6C4;
defparam \decode_stage_1|register_file|mux1|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~6_combout  = (\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|Rs1_execute [0])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|mux1|Mux19~3_combout )) # 
// (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux19~5_combout )))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux19~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux19~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~6 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux1|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux19~6_combout  & ((\decode_stage_1|register_file|mux1|Mux19~8_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux19~6_combout  & (\decode_stage_1|register_file|mux1|Mux19~1_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux19~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|mux1|Mux19~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux19~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux19~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~9 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux19~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux19~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux19~16_combout  & (\decode_stage_1|register_file|mux1|Mux19~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux19~16_combout  & ((\decode_stage_1|register_file|mux1|Mux19~9_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux19~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux19~18_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux19~16_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux19~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux19~19 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux1|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \decode_stage_1|pc_execute[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [12]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [12]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[12] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[12]~37 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[12]~37_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\decode_stage_1|pc_execute [12]) # (\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout  & ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [12]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[12]~37 .lut_mask = 16'hCCE2;
defparam \execute_stage_1|mux_PC|out_mux[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[12]~38 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[12]~38_combout  = (\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\execute_stage_1|mux_PC|out_mux[12]~37_combout  & (\execute_stage_1|alu_result_mem [12])) # (!\execute_stage_1|mux_PC|out_mux[12]~37_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux19~19_combout ))))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (((\execute_stage_1|mux_PC|out_mux[12]~37_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [12]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux19~19_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[12]~37_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[12]~38 .lut_mask = 16'hBBC0;
defparam \execute_stage_1|mux_PC|out_mux[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~26 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~26_combout  = (\execute_stage_1|mux_PC|out_mux[13]~28_combout  & ((\execute_stage_1|absolute_value_1|Add0~25 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[13]~28_combout  & 
// (!\execute_stage_1|absolute_value_1|Add0~25 ))
// \execute_stage_1|absolute_value_1|Add0~27  = CARRY((\execute_stage_1|mux_PC|out_mux[13]~28_combout ) # (!\execute_stage_1|absolute_value_1|Add0~25 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[13]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~25 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~26_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~27 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~26 .lut_mask = 16'hC3CF;
defparam \execute_stage_1|absolute_value_1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \decode_stage_1|immediate_execute[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[13] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y5_N15
cyclone10lp_io_ibuf \read_data_mem[13]~input (
	.i(read_data_mem[13]),
	.ibar(gnd),
	.o(\read_data_mem[13]~input_o ));
// synopsys translate_off
defparam \read_data_mem[13]~input .bus_hold = "false";
defparam \read_data_mem[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y8_N23
dffeas \mem_stage_1|read_data_wb[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[13]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[13] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \mem_stage_1|alu_result_wb[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [13]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[13] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[13]~28 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[13]~28_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a12 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [13])))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a12 ),
	.datac(\mem_stage_1|alu_result_wb [13]),
	.datad(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[13]~28 .lut_mask = 16'h00D8;
defparam \wb_stage_1|mux_4to1_1|out_mux[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[13]~29 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[13]~29_combout  = (\wb_stage_1|mux_4to1_1|out_mux[13]~28_combout ) # ((!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|mem_stage_control_1|MemToReg [0] & \mem_stage_1|read_data_wb [13])))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|read_data_wb [13]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[13]~28_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[13]~29 .lut_mask = 16'hFF40;
defparam \wb_stage_1|mux_4to1_1|out_mux[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[13]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[13]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[13]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N19
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:15:reg_i|Q[13]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:15:reg_i|Q[13]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[13]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N5
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [13]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [13]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [13]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [13]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~17 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~18_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux18~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [13]))) # 
// (!\decode_stage_1|register_file|mux2|Mux18~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [13])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux18~17_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|mux2|Mux18~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[13]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[13]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[13]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N21
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[13]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[13]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[13]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[13]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N17
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[13]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[13]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[13]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N31
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[13]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[13]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[13]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N19
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~0_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [13])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [13])))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [13]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [13]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~0 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux2|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~1_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux18~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [13]))) # 
// (!\decode_stage_1|register_file|mux2|Mux18~0_combout  & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [13])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux18~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|mux2|Mux18~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~1 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N15
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [13]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [13]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [13]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~12 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~13_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux18~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [13])) # 
// (!\decode_stage_1|register_file|mux2|Mux18~12_combout  & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [13]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux18~12_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|mux2|Mux18~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~13 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & ((\decode_stage_1|register_file|mux2|Mux18~13_combout ) # ((!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux24~3_combout  & \decode_stage_1|register_file|gen_reg:1:reg_i|Q [13]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux18~13_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [13]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~14 .lut_mask = 16'hDA8A;
defparam \decode_stage_1|register_file|mux2|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux18~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [13]))) # 
// (!\decode_stage_1|register_file|mux2|Mux18~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [13])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux18~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|mux2|Mux18~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~15 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[13]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[13]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[13]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N1
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~9_combout  = (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|shamt_execute [2])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [13])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [13])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [13]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~9 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:31:reg_i|Q[13]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:31:reg_i|Q[13]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[13]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~10_combout  = (\decode_stage_1|register_file|mux2|Mux18~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [13]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux18~9_combout  & (((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [13] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux18~9_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [13]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~10 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N21
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N7
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [13]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [13]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [13]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~4 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~5_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux18~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [13])) # 
// (!\decode_stage_1|register_file|mux2|Mux18~4_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [13]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux18~4_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|mux2|Mux18~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~6_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [13]) # (\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [13] & ((!\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [13]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [13]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~6 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~7_combout  = (\decode_stage_1|register_file|mux2|Mux18~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [13]) # ((!\decode_stage_1|shamt_execute [2])))) # 
// (!\decode_stage_1|register_file|mux2|Mux18~6_combout  & (((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [13] & \decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [13]),
	.datab(\decode_stage_1|register_file|mux2|Mux18~6_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [13]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~7 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~8_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0]) # ((\decode_stage_1|register_file|mux2|Mux18~5_combout )))) # (!\decode_stage_1|shamt_execute [1] & 
// (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux18~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux18~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux18~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~8 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[13]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[13]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[13]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N31
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[13]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[13]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[13]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N21
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[13] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~2_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [13]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [13]))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [13]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~2 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux18~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [13])) # 
// (!\decode_stage_1|register_file|mux2|Mux18~2_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [13]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux18~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|mux2|Mux18~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~3 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux18~8_combout  & (\decode_stage_1|register_file|mux2|Mux18~10_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux18~8_combout  & ((\decode_stage_1|register_file|mux2|Mux18~3_combout ))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux18~8_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux18~10_combout ),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux18~8_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux18~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~11 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux2|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux24~0_combout ) # ((\decode_stage_1|register_file|mux2|Mux18~11_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux18~15_combout )))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux18~15_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux18~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~16 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux2|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux18~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux18~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux18~16_combout  & (\decode_stage_1|register_file|mux2|Mux18~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux18~16_combout  & ((\decode_stage_1|register_file|mux2|Mux18~1_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux18~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux18~18_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux18~1_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux18~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux18~19 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[13]~26 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[13]~26_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux18~19_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux18~19_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[13]~26 .lut_mask = 16'h4450;
defparam \execute_stage_1|forward_B_mux|out_mux[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[13]~27 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[13]~27_combout  = (\execute_stage_1|forward_B_mux|out_mux[13]~26_combout ) # ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & \execute_stage_1|alu_result_mem [13]))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\execute_stage_1|alu_result_mem [13]),
	.datac(gnd),
	.datad(\execute_stage_1|forward_B_mux|out_mux[13]~26_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[13]~27 .lut_mask = 16'hFF88;
defparam \execute_stage_1|forward_B_mux|out_mux[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~23 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~23_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [13])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[13]~27_combout )))))

	.dataa(\decode_stage_1|immediate_execute [13]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[13]~27_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~23 .lut_mask = 16'h4B78;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~28 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~28_combout  = ((\execute_stage_1|mux_PC|out_mux[13]~28_combout  $ (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~23_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~27 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~29  = CARRY((\execute_stage_1|mux_PC|out_mux[13]~28_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~27 ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~23_combout ))) # (!\execute_stage_1|mux_PC|out_mux[13]~28_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~23_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~27 )))

	.dataa(\execute_stage_1|mux_PC|out_mux[13]~28_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[13]~27 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~28_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~29 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~28 .lut_mask = 16'h962B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|and_result[13] (
// Equation(s):
// \execute_stage_1|alu_inst|and_result [13] = (\execute_stage_1|mux_PC|out_mux[13]~28_combout  & ((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [13])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[13]~27_combout )))))

	.dataa(\decode_stage_1|immediate_execute [13]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\execute_stage_1|mux_PC|out_mux[13]~28_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[13]~27_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|and_result [13]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|and_result[13] .lut_mask = 16'hB080;
defparam \execute_stage_1|alu_inst|and_result[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|xor_result[13] (
// Equation(s):
// \execute_stage_1|alu_inst|xor_result [13] = \execute_stage_1|mux_PC|out_mux[13]~28_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [13])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[13]~27_combout )))))

	.dataa(\decode_stage_1|immediate_execute [13]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\execute_stage_1|mux_PC|out_mux[13]~28_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[13]~27_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|xor_result [13]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|xor_result[13] .lut_mask = 16'h4B78;
defparam \execute_stage_1|alu_inst|xor_result[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~75 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~75_combout  = (\execute_stage_1|alu_result_mem[15]~37_combout  & (\execute_stage_1|alu_result_mem[15]~36_combout )) # (!\execute_stage_1|alu_result_mem[15]~37_combout  & 
// ((\execute_stage_1|alu_result_mem[15]~36_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1_combout )) # (!\execute_stage_1|alu_result_mem[15]~36_combout  & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:21:mux_i|out_mux~0_combout )))))

	.dataa(\execute_stage_1|alu_result_mem[15]~37_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~36_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:21:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~75_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~75 .lut_mask = 16'hD9C8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~76 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~76_combout  = (\execute_stage_1|alu_result_mem[15]~37_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~75_combout  & (\execute_stage_1|alu_inst|xor_result [13])) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~75_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:13:mux_i|out_mux~0_combout ))))) # (!\execute_stage_1|alu_result_mem[15]~37_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~75_combout ))))

	.dataa(\execute_stage_1|alu_inst|xor_result [13]),
	.datab(\execute_stage_1|alu_result_mem[15]~37_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~75_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:13:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~76_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~76 .lut_mask = 16'hBCB0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~77 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~77_combout  = (\execute_stage_1|alu_result_mem[15]~34_combout  & (\execute_stage_1|alu_result_mem[15]~35_combout )) # (!\execute_stage_1|alu_result_mem[15]~34_combout  & 
// ((\execute_stage_1|alu_result_mem[15]~35_combout  & (\execute_stage_1|alu_inst|and_result [13])) # (!\execute_stage_1|alu_result_mem[15]~35_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~76_combout )))))

	.dataa(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~35_combout ),
	.datac(\execute_stage_1|alu_inst|and_result [13]),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~76_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~77_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~77 .lut_mask = 16'hD9C8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~78 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~78_combout  = (\execute_stage_1|alu_result_mem[15]~34_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~77_combout  & 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~28_combout ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~77_combout  & (\execute_stage_1|mux_PC|out_mux[13]~28_combout )))) # (!\execute_stage_1|alu_result_mem[15]~34_combout 
//  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~77_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[13]~28_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~28_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~77_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~78 .lut_mask = 16'hF588;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~79 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~79_combout  = (\execute_stage_1|absolute_value_1|Add0~26_combout  & ((\execute_stage_1|alu_result_mem[15]~33_combout ) # ((!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & 
// \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~78_combout )))) # (!\execute_stage_1|absolute_value_1|Add0~26_combout  & (((!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~78_combout ))))

	.dataa(\execute_stage_1|absolute_value_1|Add0~26_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~33_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~78_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~79 .lut_mask = 16'h8F88;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \execute_stage_1|alu_result_mem[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|mux_2to1_alu_abs|out_mux[13]~79_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [13]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[13] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N5
dffeas \decode_stage_1|pc_execute[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [13]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [13]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[13] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q 
// [13])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [13])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [13]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~17 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~18_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux18~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [13]))) # 
// (!\decode_stage_1|register_file|mux1|Mux18~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [13])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux18~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|mux1|Mux18~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~0_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q 
// [13])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [13])))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [13]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [13]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~0 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~1_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux18~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [13]))) # 
// (!\decode_stage_1|register_file|mux1|Mux18~0_combout  & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [13])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux18~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [13]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [13]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|register_file|mux1|Mux18~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~1 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~4_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [13])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [13])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [13]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~4 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux18~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [13]))) # 
// (!\decode_stage_1|register_file|mux1|Mux18~4_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [13])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux18~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|mux1|Mux18~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~5 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~6_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [13])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [13])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [13]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [13]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~6 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux18~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [13]))) # 
// (!\decode_stage_1|register_file|mux1|Mux18~6_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [13])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux18~6_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [13]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|mux1|Mux18~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~7 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~8_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0]) # ((\decode_stage_1|register_file|mux1|Mux18~5_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (!\decode_stage_1|Rs1_execute [0] 
// & ((\decode_stage_1|register_file|mux1|Mux18~7_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux18~5_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux18~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~8 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~9_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [13])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [13])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [13]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~9 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~10_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux18~9_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [13])) # 
// (!\decode_stage_1|register_file|mux1|Mux18~9_combout  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [13]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux18~9_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|mux1|Mux18~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~10 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [13])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [13])))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [13]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [13]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~2 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux18~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [13])) # 
// (!\decode_stage_1|register_file|mux1|Mux18~2_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [13]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux18~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [13]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [13]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux18~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~3 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~11_combout  = (\decode_stage_1|register_file|mux1|Mux18~8_combout  & (((\decode_stage_1|register_file|mux1|Mux18~10_combout )) # (!\decode_stage_1|Rs1_execute [0]))) # 
// (!\decode_stage_1|register_file|mux1|Mux18~8_combout  & (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux18~3_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux18~8_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux18~10_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux18~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~11 .lut_mask = 16'hE6A2;
defparam \decode_stage_1|register_file|mux1|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [13])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [13])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [13]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~12 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~13_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux18~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [13]))) # 
// (!\decode_stage_1|register_file|mux1|Mux18~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [13])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux18~12_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [13]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|mux1|Mux18~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~13 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux18~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [13])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|mux1|Mux18~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux18~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [13])) # 
// (!\decode_stage_1|register_file|mux1|Mux18~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [13]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux18~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [13]),
	.datab(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [13]),
	.datad(\decode_stage_1|register_file|mux1|Mux18~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~15 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux17~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux18~11_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux18~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux18~11_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux18~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~16 .lut_mask = 16'hE3E0;
defparam \decode_stage_1|register_file|mux1|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux18~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux18~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux18~16_combout  & (\decode_stage_1|register_file|mux1|Mux18~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux18~16_combout  & ((\decode_stage_1|register_file|mux1|Mux18~1_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux18~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux18~18_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux18~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux18~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux18~19 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[13]~27 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[13]~27_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux18~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux18~19_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[13]~27_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[13]~27 .lut_mask = 16'hFA44;
defparam \execute_stage_1|mux_PC|out_mux[13]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[13]~28 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[13]~28_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[13]~27_combout  & (\execute_stage_1|alu_result_mem [13])) # (!\execute_stage_1|mux_PC|out_mux[13]~27_combout  & 
// ((\decode_stage_1|pc_execute [13]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[13]~27_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\execute_stage_1|alu_result_mem [13]),
	.datac(\decode_stage_1|pc_execute [13]),
	.datad(\execute_stage_1|mux_PC|out_mux[13]~27_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[13]~28 .lut_mask = 16'hDDA0;
defparam \execute_stage_1|mux_PC|out_mux[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~28 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~28_combout  = (\execute_stage_1|mux_PC|out_mux[14]~32_combout  & (!\execute_stage_1|absolute_value_1|Add0~27  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[14]~32_combout  & (\execute_stage_1|absolute_value_1|Add0~27  
// $ (GND)))
// \execute_stage_1|absolute_value_1|Add0~29  = CARRY((!\execute_stage_1|mux_PC|out_mux[14]~32_combout  & !\execute_stage_1|absolute_value_1|Add0~27 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[14]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~27 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~28_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~29 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~28 .lut_mask = 16'h3C03;
defparam \execute_stage_1|absolute_value_1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y8_N21
dffeas \decode_stage_1|immediate_execute[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[14] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cyclone10lp_io_ibuf \read_data_mem[14]~input (
	.i(read_data_mem[14]),
	.ibar(gnd),
	.o(\read_data_mem[14]~input_o ));
// synopsys translate_off
defparam \read_data_mem[14]~input .bus_hold = "false";
defparam \read_data_mem[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \mem_stage_1|read_data_wb[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[14]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[14] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N29
dffeas \mem_stage_1|alu_result_wb[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [14]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[14] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[14]~30 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[14]~30_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a13 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [14])))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a13 ),
	.datac(\mem_stage_1|alu_result_wb [14]),
	.datad(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[14]~30 .lut_mask = 16'h00D8;
defparam \wb_stage_1|mux_4to1_1|out_mux[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[14]~31 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[14]~31_combout  = (\wb_stage_1|mux_4to1_1|out_mux[14]~30_combout ) # ((!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|mem_stage_control_1|MemToReg [0] & \mem_stage_1|read_data_wb [14])))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|read_data_wb [14]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[14]~30_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[14]~31 .lut_mask = 16'hFF40;
defparam \wb_stage_1|mux_4to1_1|out_mux[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y12_N19
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y12_N29
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N1
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N11
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [14]))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [14]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [14]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [14]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~17 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~18_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux17~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [14])) # 
// (!\decode_stage_1|register_file|mux2|Mux17~17_combout  & ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [14]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux17~17_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [14]),
	.datad(\decode_stage_1|register_file|mux2|Mux17~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~18 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[14]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[14]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[14]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N25
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[14]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[14]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[14]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N19
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N7
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N21
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~10_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [14]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [14]))))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [14]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [14]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~10 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux17~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [14]))) # 
// (!\decode_stage_1|register_file|mux2|Mux17~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [14])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux17~10_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [14]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [14]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux17~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~11 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[14]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[14]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[14]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N13
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N27
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [14]) # (\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [14] & ((!\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [14]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [14]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~12 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux17~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [14])) # 
// (!\decode_stage_1|register_file|mux2|Mux17~12_combout  & ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [14]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux17~12_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [14]),
	.datad(\decode_stage_1|register_file|mux2|Mux17~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~13 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~3_combout  & ((\decode_stage_1|register_file|mux2|Mux24~4_combout  & ((\decode_stage_1|register_file|mux2|Mux17~13_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [14])))) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout  & (((\decode_stage_1|register_file|mux2|Mux24~4_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux17~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~14 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux2|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux17~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [14]))) # 
// (!\decode_stage_1|register_file|mux2|Mux17~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [14])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux17~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [14]),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux17~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~15 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux24~0_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux17~11_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux17~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux17~11_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux17~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~16 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux2|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N15
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~7_combout  = (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|shamt_execute [2])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [14])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [14])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [14]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [14]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~7 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~8_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux17~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [14]))) # 
// (!\decode_stage_1|register_file|mux2|Mux17~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [14])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux17~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [14]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [14]),
	.datad(\decode_stage_1|register_file|mux2|Mux17~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~8 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:26:reg_i|Q[14]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:26:reg_i|Q[14]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[14]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N1
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:18:reg_i|Q[14]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:18:reg_i|Q[14]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[14]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N7
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:22:reg_i|Q[14]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:22:reg_i|Q[14]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[14]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[14]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~0_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [14]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [14]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [14]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [14]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~0 .lut_mask = 16'hF4A4;
defparam \decode_stage_1|register_file|mux2|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~1_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux17~0_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [14]))) # 
// (!\decode_stage_1|register_file|mux2|Mux17~0_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [14])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux17~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [14]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [14]),
	.datad(\decode_stage_1|register_file|mux2|Mux17~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~1 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N15
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [14]) # (\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [14] & ((!\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [14]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~4 .lut_mask = 16'hAAE4;
defparam \decode_stage_1|register_file|mux2|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N3
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~5_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux17~4_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [14]))) # 
// (!\decode_stage_1|register_file|mux2|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [14])))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|mux2|Mux17~4_combout ))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|mux2|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [14]),
	.datad(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [14]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~5 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux2|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[14]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[14]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[14]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N11
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N29
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[14]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[14]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[14]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N1
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[14] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~2_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [14]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [14]))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [14]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~2 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux17~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [14])) # 
// (!\decode_stage_1|register_file|mux2|Mux17~2_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [14]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux17~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [14]),
	.datad(\decode_stage_1|register_file|mux2|Mux17~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~3 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~6_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1]) # ((\decode_stage_1|register_file|mux2|Mux17~3_combout )))) # (!\decode_stage_1|shamt_execute [0] & 
// (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux17~5_combout )))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux17~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux17~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~6 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux2|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~9_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux17~6_combout  & (\decode_stage_1|register_file|mux2|Mux17~8_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux17~6_combout  & ((\decode_stage_1|register_file|mux2|Mux17~1_combout ))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux17~6_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux17~8_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux17~1_combout ),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux17~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~9 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux2|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux17~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux17~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux17~16_combout  & (\decode_stage_1|register_file|mux2|Mux17~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux17~16_combout  & ((\decode_stage_1|register_file|mux2|Mux17~9_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux17~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux17~18_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux17~16_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux17~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux17~19 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux2|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[14]~28 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[14]~28_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux17~19_combout )))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux17~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[14]~28 .lut_mask = 16'h0B08;
defparam \execute_stage_1|forward_B_mux|out_mux[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[14]~29 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[14]~29_combout  = (\execute_stage_1|forward_B_mux|out_mux[14]~28_combout ) # ((\execute_stage_1|alu_result_mem [14] & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ))

	.dataa(gnd),
	.datab(\execute_stage_1|alu_result_mem [14]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[14]~28_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[14]~29 .lut_mask = 16'hFFC0;
defparam \execute_stage_1|forward_B_mux|out_mux[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|and_result[14] (
// Equation(s):
// \execute_stage_1|alu_inst|and_result [14] = (\execute_stage_1|mux_PC|out_mux[14]~32_combout  & ((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [14])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[14]~29_combout )))))

	.dataa(\decode_stage_1|immediate_execute [14]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\execute_stage_1|mux_PC|out_mux[14]~32_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[14]~29_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|and_result [14]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|and_result[14] .lut_mask = 16'hB080;
defparam \execute_stage_1|alu_inst|and_result[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~22 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~22_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [14])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[14]~29_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(\decode_stage_1|immediate_execute [14]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[14]~29_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~22 .lut_mask = 16'h396C;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~30 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~30_combout  = (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~22_combout  & ((\execute_stage_1|mux_PC|out_mux[14]~32_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~29 )) # (!\execute_stage_1|mux_PC|out_mux[14]~32_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~29 ) # (GND))))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~22_combout  & ((\execute_stage_1|mux_PC|out_mux[14]~32_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~29  & VCC)) # 
// (!\execute_stage_1|mux_PC|out_mux[14]~32_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~29 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~31  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~22_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~29 ) # 
// (!\execute_stage_1|mux_PC|out_mux[14]~32_combout ))) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~22_combout  & (!\execute_stage_1|mux_PC|out_mux[14]~32_combout  & !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~29 
// )))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~22_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[14]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[14]~29 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~30_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~31 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~30 .lut_mask = 16'h692B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|xor_result[14] (
// Equation(s):
// \execute_stage_1|alu_inst|xor_result [14] = \execute_stage_1|mux_PC|out_mux[14]~32_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [14])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[14]~29_combout )))))

	.dataa(\decode_stage_1|immediate_execute [14]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\execute_stage_1|mux_PC|out_mux[14]~32_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[14]~29_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|xor_result [14]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|xor_result[14] .lut_mask = 16'h4B78;
defparam \execute_stage_1|alu_inst|xor_result[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N2
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~80 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~80_combout  = (\execute_stage_1|alu_result_mem[15]~37_combout  & ((\execute_stage_1|alu_result_mem[15]~36_combout ) # ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:14:mux_i|out_mux~0_combout )))) # 
// (!\execute_stage_1|alu_result_mem[15]~37_combout  & (!\execute_stage_1|alu_result_mem[15]~36_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:22:mux_i|out_mux~0_combout )))

	.dataa(\execute_stage_1|alu_result_mem[15]~37_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~36_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:22:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:14:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~80_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~80 .lut_mask = 16'hBA98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~81 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~81_combout  = (\execute_stage_1|alu_result_mem[15]~36_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~80_combout  & ((\execute_stage_1|alu_inst|xor_result [14]))) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~80_combout  & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0_combout )))) # (!\execute_stage_1|alu_result_mem[15]~36_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~80_combout ))))

	.dataa(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~36_combout ),
	.datac(\execute_stage_1|alu_inst|xor_result [14]),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~80_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~81_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~81 .lut_mask = 16'hF388;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y4_N18
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~82 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~82_combout  = (\execute_stage_1|alu_result_mem[15]~35_combout  & (\execute_stage_1|alu_result_mem[15]~34_combout )) # (!\execute_stage_1|alu_result_mem[15]~35_combout  & 
// ((\execute_stage_1|alu_result_mem[15]~34_combout  & (\execute_stage_1|mux_PC|out_mux[14]~32_combout )) # (!\execute_stage_1|alu_result_mem[15]~34_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~81_combout )))))

	.dataa(\execute_stage_1|alu_result_mem[15]~35_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[14]~32_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~81_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~82_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~82 .lut_mask = 16'hD9C8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~83 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~83_combout  = (\execute_stage_1|alu_result_mem[15]~35_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~82_combout  & 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~30_combout ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~82_combout  & (\execute_stage_1|alu_inst|and_result [14])))) # (!\execute_stage_1|alu_result_mem[15]~35_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~82_combout ))))

	.dataa(\execute_stage_1|alu_inst|and_result [14]),
	.datab(\execute_stage_1|alu_result_mem[15]~35_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~30_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~82_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~83_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~83 .lut_mask = 16'hF388;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y5_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~84 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~84_combout  = (\execute_stage_1|alu_result_mem[15]~33_combout  & ((\execute_stage_1|absolute_value_1|Add0~28_combout ) # ((!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & 
// \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~83_combout )))) # (!\execute_stage_1|alu_result_mem[15]~33_combout  & (!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~83_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~33_combout ),
	.datab(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout ),
	.datac(\execute_stage_1|absolute_value_1|Add0~28_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~83_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~84 .lut_mask = 16'hB3A0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \execute_stage_1|alu_result_mem[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|mux_2to1_alu_abs|out_mux[14]~84_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [14]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[14] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~22 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~22_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [14]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [14] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [14]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [14]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~22_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~22 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux17~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~23 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~23_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux17~22_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [14]))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~22_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [14])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux17~22_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [14]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~22_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~23_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~23 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux17~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~15_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [14]) # ((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & 
// (((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [14] & !\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [14]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~15 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~16_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux17~15_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [14]))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~15_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [14])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux17~15_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|mux1|Mux17~15_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [14]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~16 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux1|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~17_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [14]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [14] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [14]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~17 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux17~17_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [14]))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~17_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [14])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux17~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [14]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux17~18_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [14])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [14]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~18_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~19 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~20 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~20_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux17~19_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [14])) # 
// (!\decode_stage_1|register_file|mux1|Mux17~19_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [14]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux17~19_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [14]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~20 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~21 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~21_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux17~1_combout ) # ((\decode_stage_1|register_file|mux1|Mux17~16_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux17~20_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~16_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux17~20_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~21_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~21 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux17~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~7_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [14])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [14])))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [14]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [14]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~7 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~8_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux17~7_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [14])) # 
// (!\decode_stage_1|register_file|mux1|Mux17~7_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [14]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux17~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [14]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [14]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~8 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~9_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [14]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [14] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [14]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [14]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~9 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~10_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux17~9_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [14]))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~9_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [14])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux17~9_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [14]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [14]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~10 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux17~8_combout ) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|mux1|Mux17~10_combout  & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~8_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux17~10_combout ),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~11 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~5_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [14]))) # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [14]))))

	.dataa(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [14]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [14]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~5 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~6_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux17~5_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [14]))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~5_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [14])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux17~5_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [14]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [14]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~6 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~12_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [14])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [14])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [14]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~12 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~13_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux17~12_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [14])) # 
// (!\decode_stage_1|register_file|mux1|Mux17~12_combout  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [14]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux17~12_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [14]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [14]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~13 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~11_combout  & (((\decode_stage_1|register_file|mux1|Mux17~13_combout )) # (!\decode_stage_1|Rs1_execute [1]))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~11_combout  & (\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|mux1|Mux17~6_combout )))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~11_combout ),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux17~6_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux17~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~14 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux1|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux17~24 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux17~24_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux17~21_combout  & (\decode_stage_1|register_file|mux1|Mux17~23_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux17~21_combout  & ((\decode_stage_1|register_file|mux1|Mux17~14_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux17~21_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~23_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~21_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux17~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux17~24_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux17~24 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux1|Mux17~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y11_N15
dffeas \decode_stage_1|pc_execute[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [14]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [14]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[14] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N14
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[14]~31 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[14]~31_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\decode_stage_1|pc_execute [14]) # (\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout  & ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [14]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[14]~31 .lut_mask = 16'hCCE2;
defparam \execute_stage_1|mux_PC|out_mux[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[14]~32 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[14]~32_combout  = (\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\execute_stage_1|mux_PC|out_mux[14]~31_combout  & (\execute_stage_1|alu_result_mem [14])) # (!\execute_stage_1|mux_PC|out_mux[14]~31_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~24_combout ))))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (((\execute_stage_1|mux_PC|out_mux[14]~31_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datab(\execute_stage_1|alu_result_mem [14]),
	.datac(\decode_stage_1|register_file|mux1|Mux17~24_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[14]~31_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[14]~32 .lut_mask = 16'hDDA0;
defparam \execute_stage_1|mux_PC|out_mux[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~30 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~30_combout  = (\execute_stage_1|mux_PC|out_mux[15]~26_combout  & ((\execute_stage_1|absolute_value_1|Add0~29 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[15]~26_combout  & 
// (!\execute_stage_1|absolute_value_1|Add0~29 ))
// \execute_stage_1|absolute_value_1|Add0~31  = CARRY((\execute_stage_1|mux_PC|out_mux[15]~26_combout ) # (!\execute_stage_1|absolute_value_1|Add0~29 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[15]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~29 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~30_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~31 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~30 .lut_mask = 16'hC3CF;
defparam \execute_stage_1|absolute_value_1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y8_N27
dffeas \decode_stage_1|immediate_execute[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[15] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \mem_stage_1|alu_result_wb[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [15]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[15] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[15]~32 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[15]~32_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a14 ))) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\mem_stage_1|alu_result_wb [15]))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|alu_result_wb [15]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a14 ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[15]~32 .lut_mask = 16'h3210;
defparam \wb_stage_1|mux_4to1_1|out_mux[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cyclone10lp_io_ibuf \read_data_mem[15]~input (
	.i(read_data_mem[15]),
	.ibar(gnd),
	.o(\read_data_mem[15]~input_o ));
// synopsys translate_off
defparam \read_data_mem[15]~input .bus_hold = "false";
defparam \read_data_mem[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y9_N9
dffeas \mem_stage_1|read_data_wb[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[15]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[15] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[15]~33 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[15]~33_combout  = (\wb_stage_1|mux_4to1_1|out_mux[15]~32_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|read_data_wb [15] & 
// !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout )))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[15]~32_combout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|read_data_wb [15]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[15]~33 .lut_mask = 16'hAAEA;
defparam \wb_stage_1|mux_4to1_1|out_mux[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N19
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~12_combout  = (\decode_stage_1|shamt_execute [0] & (\decode_stage_1|shamt_execute [1])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [15])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [15])))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [15]),
	.datad(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [15]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~12 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~13_combout  = (\decode_stage_1|register_file|mux2|Mux16~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [15]) # ((!\decode_stage_1|shamt_execute [0])))) # 
// (!\decode_stage_1|register_file|mux2|Mux16~12_combout  & (((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [15] & \decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [15]),
	.datab(\decode_stage_1|register_file|mux2|Mux16~12_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [15]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~13 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~3_combout  & ((\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|mux2|Mux16~13_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & ((\decode_stage_1|register_file|gen_reg:1:reg_i|Q [15]))))) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout  & (((\decode_stage_1|register_file|mux2|Mux24~4_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux16~13_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [15]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~14 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux2|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux16~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [15]))) # 
// (!\decode_stage_1|register_file|mux2|Mux16~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [15])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux16~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [15]),
	.datad(\decode_stage_1|register_file|mux2|Mux16~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~15 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N21
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:18:reg_i|Q[15]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:18:reg_i|Q[15]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N15
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N9
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [15]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [15]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [15]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~4 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N23
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~5_combout  = (\decode_stage_1|register_file|mux2|Mux16~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [15]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux16~4_combout  & (((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [15] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [15]),
	.datab(\decode_stage_1|register_file|mux2|Mux16~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [15]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~5 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~6_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2]) # ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [15])))) # (!\decode_stage_1|shamt_execute [3] & 
// (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [15]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [15]),
	.datad(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [15]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~6 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~7_combout  = (\decode_stage_1|register_file|mux2|Mux16~6_combout  & (((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [15])) # (!\decode_stage_1|shamt_execute [2]))) # 
// (!\decode_stage_1|register_file|mux2|Mux16~6_combout  & (\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [15])))

	.dataa(\decode_stage_1|register_file|mux2|Mux16~6_combout ),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [15]),
	.datad(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [15]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~7 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux2|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~8_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|mux2|Mux16~5_combout )) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux16~7_combout )))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux16~5_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux16~7_combout ),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~8 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux2|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N31
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N21
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~2_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [15]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [15]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [15]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [15]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~2 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux16~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [15])) # 
// (!\decode_stage_1|register_file|mux2|Mux16~2_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [15]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux16~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [15]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [15]),
	.datad(\decode_stage_1|register_file|mux2|Mux16~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~3 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N15
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N11
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~9_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [15]) # (\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [15] & ((!\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [15]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [15]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~9 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~10_combout  = (\decode_stage_1|register_file|mux2|Mux16~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [15]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux16~9_combout  & (((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [15] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux16~9_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [15]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~10 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux16~8_combout  & ((\decode_stage_1|register_file|mux2|Mux16~10_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux16~8_combout  & (\decode_stage_1|register_file|mux2|Mux16~3_combout )))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|mux2|Mux16~8_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux16~8_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux16~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux16~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~11 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux2|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux24~0_combout ) # (\decode_stage_1|register_file|mux2|Mux16~11_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux16~15_combout  & (!\decode_stage_1|register_file|mux2|Mux24~0_combout )))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux16~15_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux16~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~16 .lut_mask = 16'hAEA4;
defparam \decode_stage_1|register_file|mux2|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[15]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[15]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N15
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[15]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[15]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[15]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[15]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N27
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[15]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[15]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[15]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N13
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~0_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [15])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [15])))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [15]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [15]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~0 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux2|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~1_combout  = (\decode_stage_1|register_file|mux2|Mux16~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [15]) # ((!\decode_stage_1|shamt_execute [1])))) # 
// (!\decode_stage_1|register_file|mux2|Mux16~0_combout  & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [15] & \decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [15]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|mux2|Mux16~0_combout ),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~1 .lut_mask = 16'hACF0;
defparam \decode_stage_1|register_file|mux2|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N15
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[15] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [15]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [15]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [15]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~17 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~18_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux16~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [15])) # 
// (!\decode_stage_1|register_file|mux2|Mux16~17_combout  & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [15]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux16~17_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [15]),
	.datad(\decode_stage_1|register_file|mux2|Mux16~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~18 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux16~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux16~19_combout  = (\decode_stage_1|register_file|mux2|Mux16~16_combout  & (((\decode_stage_1|register_file|mux2|Mux16~18_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux16~16_combout  & (\decode_stage_1|register_file|mux2|Mux16~1_combout  & (\decode_stage_1|register_file|mux2|Mux24~0_combout )))

	.dataa(\decode_stage_1|register_file|mux2|Mux16~16_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux16~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux16~18_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux16~19 .lut_mask = 16'hEA4A;
defparam \decode_stage_1|register_file|mux2|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[15]~30 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[15]~30_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux16~19_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux16~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[15]~30 .lut_mask = 16'h4540;
defparam \execute_stage_1|forward_B_mux|out_mux[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[15]~31 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[15]~31_combout  = (\execute_stage_1|forward_B_mux|out_mux[15]~30_combout ) # ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & \execute_stage_1|alu_result_mem [15]))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(gnd),
	.datac(\execute_stage_1|alu_result_mem [15]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[15]~30_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[15]~31 .lut_mask = 16'hFFA0;
defparam \execute_stage_1|forward_B_mux|out_mux[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|and_result[15] (
// Equation(s):
// \execute_stage_1|alu_inst|and_result [15] = (\execute_stage_1|mux_PC|out_mux[15]~26_combout  & ((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [15])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[15]~31_combout )))))

	.dataa(\execute_stage_1|mux_PC|out_mux[15]~26_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [15]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[15]~31_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|and_result [15]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|and_result[15] .lut_mask = 16'hA280;
defparam \execute_stage_1|alu_inst|and_result[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|xor_result[15] (
// Equation(s):
// \execute_stage_1|alu_inst|xor_result [15] = \execute_stage_1|mux_PC|out_mux[15]~26_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [15])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[15]~31_combout )))))

	.dataa(\execute_stage_1|mux_PC|out_mux[15]~26_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [15]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[15]~31_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|xor_result [15]),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|xor_result[15] .lut_mask = 16'h596A;
defparam \execute_stage_1|alu_inst|xor_result[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~85 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~85_combout  = (\execute_stage_1|alu_result_mem[15]~37_combout  & (((\execute_stage_1|alu_result_mem[15]~36_combout )))) # (!\execute_stage_1|alu_result_mem[15]~37_combout  & 
// ((\execute_stage_1|alu_result_mem[15]~36_combout  & (\execute_stage_1|mux_PC|out_mux[31]~10_combout )) # (!\execute_stage_1|alu_result_mem[15]~36_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:23:mux_i|out_mux~0_combout )))))

	.dataa(\execute_stage_1|alu_result_mem[15]~37_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datac(\execute_stage_1|alu_result_mem[15]~36_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:23:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~85_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~85 .lut_mask = 16'hE5E0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N0
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~86 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~86_combout  = (\execute_stage_1|alu_result_mem[15]~37_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~85_combout  & (\execute_stage_1|alu_inst|xor_result [15])) # 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~85_combout  & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:15:mux_i|out_mux~0_combout ))))) # (!\execute_stage_1|alu_result_mem[15]~37_combout  & 
// (((\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~85_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~37_combout ),
	.datab(\execute_stage_1|alu_inst|xor_result [15]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:15:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~85_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~86_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~86 .lut_mask = 16'hDDA0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y6_N18
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~87 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~87_combout  = (\execute_stage_1|alu_result_mem[15]~34_combout  & (\execute_stage_1|alu_result_mem[15]~35_combout )) # (!\execute_stage_1|alu_result_mem[15]~34_combout  & 
// ((\execute_stage_1|alu_result_mem[15]~35_combout  & (\execute_stage_1|alu_inst|and_result [15])) # (!\execute_stage_1|alu_result_mem[15]~35_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~86_combout )))))

	.dataa(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.datab(\execute_stage_1|alu_result_mem[15]~35_combout ),
	.datac(\execute_stage_1|alu_inst|and_result [15]),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~86_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~87_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~87 .lut_mask = 16'hD9C8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~21 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~21_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [15])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[15]~31_combout )))))

	.dataa(\decode_stage_1|immediate_execute [15]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[15]~31_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~21 .lut_mask = 16'h4B78;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~32 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~32_combout  = ((\execute_stage_1|mux_PC|out_mux[15]~26_combout  $ (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~21_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~31 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~33  = CARRY((\execute_stage_1|mux_PC|out_mux[15]~26_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~31 ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~21_combout ))) # (!\execute_stage_1|mux_PC|out_mux[15]~26_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~21_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~31 )))

	.dataa(\execute_stage_1|mux_PC|out_mux[15]~26_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[15]~31 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~32_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~33 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~32 .lut_mask = 16'h962B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~88 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~88_combout  = (\execute_stage_1|alu_result_mem[15]~34_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~87_combout  & 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~32_combout ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~87_combout  & (\execute_stage_1|mux_PC|out_mux[15]~26_combout )))) # (!\execute_stage_1|alu_result_mem[15]~34_combout 
//  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~87_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~34_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[15]~26_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~87_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~32_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~88_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~88 .lut_mask = 16'hF858;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~89 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~89_combout  = (\execute_stage_1|alu_result_mem[15]~33_combout  & ((\execute_stage_1|absolute_value_1|Add0~30_combout ) # ((!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & 
// \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~88_combout )))) # (!\execute_stage_1|alu_result_mem[15]~33_combout  & (((!\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout  & \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~88_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[15]~33_combout ),
	.datab(\execute_stage_1|absolute_value_1|Add0~30_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[8]~50_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~88_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~89_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~89 .lut_mask = 16'h8F88;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[15]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N21
dffeas \execute_stage_1|alu_result_mem[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|mux_2to1_alu_abs|out_mux[15]~89_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [15]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[15] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N29
dffeas \decode_stage_1|pc_execute[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [15]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [15]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[15] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~0_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q 
// [15]))) # (!\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [15]))))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [15]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [15]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~0 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~1_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux16~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [15]))) # 
// (!\decode_stage_1|register_file|mux1|Mux16~0_combout  & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [15])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux16~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [15]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [15]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|register_file|mux1|Mux16~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~1 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [15])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [15])))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [15]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~2 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux16~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [15]))) # 
// (!\decode_stage_1|register_file|mux1|Mux16~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [15])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux16~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [15]),
	.datad(\decode_stage_1|register_file|mux1|Mux16~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~9_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [15]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [15] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [15]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [15]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~9 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~10_combout  = (\decode_stage_1|register_file|mux1|Mux16~9_combout  & (((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [15]) # (!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux16~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [15] & ((\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [15]),
	.datab(\decode_stage_1|register_file|mux1|Mux16~9_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [15]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~10 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~6_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [15]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [15] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [15]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~6 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~7_combout  = (\decode_stage_1|register_file|mux1|Mux16~6_combout  & (((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [15]) # (!\decode_stage_1|Rs1_execute [2])))) # 
// (!\decode_stage_1|register_file|mux1|Mux16~6_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [15] & ((\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux16~6_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [15]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~7 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux1|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~4_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [15]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [15] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [15]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [15]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~4 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux1|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux16~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [15]))) # 
// (!\decode_stage_1|register_file|mux1|Mux16~4_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [15])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux16~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [15]),
	.datad(\decode_stage_1|register_file|mux1|Mux16~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~5 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~8_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0]) # ((\decode_stage_1|register_file|mux1|Mux16~5_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (!\decode_stage_1|Rs1_execute [0] 
// & (\decode_stage_1|register_file|mux1|Mux16~7_combout )))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux16~7_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux16~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~8 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux1|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux16~8_combout  & ((\decode_stage_1|register_file|mux1|Mux16~10_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux16~8_combout  & (\decode_stage_1|register_file|mux1|Mux16~3_combout )))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux16~8_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux16~3_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux16~10_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux16~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~11 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [15])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [15])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [15]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~12 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~13_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux16~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [15]))) # 
// (!\decode_stage_1|register_file|mux1|Mux16~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [15])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux16~12_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [15]),
	.datad(\decode_stage_1|register_file|mux1|Mux16~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~13 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|mux1|Mux16~13_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|gen_reg:1:reg_i|Q [15]))))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (((\decode_stage_1|register_file|mux1|Mux17~4_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux16~13_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [15]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~14 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux16~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [15])) # 
// (!\decode_stage_1|register_file|mux1|Mux16~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [15]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux16~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [15]),
	.datab(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [15]),
	.datad(\decode_stage_1|register_file|mux1|Mux16~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~15 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux17~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux16~11_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux16~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux16~11_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux16~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~16 .lut_mask = 16'hE3E0;
defparam \decode_stage_1|register_file|mux1|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q 
// [15])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [15])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [15]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [15]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~17 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~18_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux16~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [15]))) # 
// (!\decode_stage_1|register_file|mux1|Mux16~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [15])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux16~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [15]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [15]),
	.datad(\decode_stage_1|register_file|mux1|Mux16~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~18 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux16~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux16~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux16~16_combout  & ((\decode_stage_1|register_file|mux1|Mux16~18_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux16~16_combout  & (\decode_stage_1|register_file|mux1|Mux16~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux16~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux16~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux16~16_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux16~18_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux16~19 .lut_mask = 16'hF838;
defparam \decode_stage_1|register_file|mux1|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N2
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[15]~25 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[15]~25_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux16~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux16~19_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[15]~25 .lut_mask = 16'hFA44;
defparam \execute_stage_1|mux_PC|out_mux[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N28
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[15]~26 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[15]~26_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[15]~25_combout  & (\execute_stage_1|alu_result_mem [15])) # (!\execute_stage_1|mux_PC|out_mux[15]~25_combout  & 
// ((\decode_stage_1|pc_execute [15]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[15]~25_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\execute_stage_1|alu_result_mem [15]),
	.datac(\decode_stage_1|pc_execute [15]),
	.datad(\execute_stage_1|mux_PC|out_mux[15]~25_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[15]~26 .lut_mask = 16'hDDA0;
defparam \execute_stage_1|mux_PC|out_mux[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~32 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~32_combout  = (\execute_stage_1|mux_PC|out_mux[16]~30_combout  & (!\execute_stage_1|absolute_value_1|Add0~31  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[16]~30_combout  & (\execute_stage_1|absolute_value_1|Add0~31  
// $ (GND)))
// \execute_stage_1|absolute_value_1|Add0~33  = CARRY((!\execute_stage_1|mux_PC|out_mux[16]~30_combout  & !\execute_stage_1|absolute_value_1|Add0~31 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[16]~30_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~31 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~32_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~33 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~32 .lut_mask = 16'h5A05;
defparam \execute_stage_1|absolute_value_1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[16]~5 (
// Equation(s):
// \execute_stage_1|alu_result_mem[16]~5_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~32_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[16]~30_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[16]~30_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~32_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[16]~5 .lut_mask = 16'hEE22;
defparam \execute_stage_1|alu_result_mem[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N21
dffeas \mem_stage_1|alu_result_wb[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [16]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[16] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[16]~34 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[16]~34_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a15 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [16])))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a15 ),
	.datac(\mem_stage_1|alu_result_wb [16]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[16]~34 .lut_mask = 16'h4450;
defparam \wb_stage_1|mux_4to1_1|out_mux[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
cyclone10lp_io_ibuf \read_data_mem[16]~input (
	.i(read_data_mem[16]),
	.ibar(gnd),
	.o(\read_data_mem[16]~input_o ));
// synopsys translate_off
defparam \read_data_mem[16]~input .bus_hold = "false";
defparam \read_data_mem[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y6_N7
dffeas \mem_stage_1|read_data_wb[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[16]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[16] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[16]~35 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout  = (\wb_stage_1|mux_4to1_1|out_mux[16]~34_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|read_data_wb [16] & 
// !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout )))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[16]~34_combout ),
	.datac(\mem_stage_1|read_data_wb [16]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[16]~35 .lut_mask = 16'hCCEC;
defparam \wb_stage_1|mux_4to1_1|out_mux[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[16]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[16]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[16]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N21
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N31
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N1
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[16]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[16]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[16]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N15
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [16]))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [16]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [16]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [16]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~17 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~18_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux15~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [16]))) # 
// (!\decode_stage_1|register_file|mux2|Mux15~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [16])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux15~17_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|mux2|Mux15~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[16]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[16]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[16]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N13
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[16]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[16]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[16]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N31
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[16]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[16]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[16]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~7_combout  = (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|shamt_execute [2])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [16])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [16])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [16]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~7 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~8_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux15~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [16]))) # 
// (!\decode_stage_1|register_file|mux2|Mux15~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [16])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux15~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|mux2|Mux15~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~8 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [16]) # (\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [16] & ((!\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [16]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~4 .lut_mask = 16'hAAE4;
defparam \decode_stage_1|register_file|mux2|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~5_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux15~4_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [16])) # 
// (!\decode_stage_1|register_file|mux2|Mux15~4_combout  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [16]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux15~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [16]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|mux2|Mux15~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~5 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N1
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~2_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [16]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [16]))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [16]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~2 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N27
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~3_combout  = (\decode_stage_1|register_file|mux2|Mux15~2_combout  & (((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [16])) # (!\decode_stage_1|shamt_execute [2]))) # 
// (!\decode_stage_1|register_file|mux2|Mux15~2_combout  & (\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [16])))

	.dataa(\decode_stage_1|register_file|mux2|Mux15~2_combout ),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [16]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~3 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux2|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~6_combout  = (\decode_stage_1|shamt_execute [1] & (\decode_stage_1|shamt_execute [0])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|mux2|Mux15~3_combout ))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|mux2|Mux15~5_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux15~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux15~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~6 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux2|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:30:reg_i|Q[16]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:30:reg_i|Q[16]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[16]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:26:reg_i|Q[16]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:26:reg_i|Q[16]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[16]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N9
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:18:reg_i|Q[16]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:18:reg_i|Q[16]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[16]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N19
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:22:reg_i|Q[16]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:22:reg_i|Q[16]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[16]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N9
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~0_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [16]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [16]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [16]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~0 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~1_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux15~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [16])) # 
// (!\decode_stage_1|register_file|mux2|Mux15~0_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [16]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux15~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [16]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [16]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux15~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~1 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux2|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~9_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux15~6_combout  & (\decode_stage_1|register_file|mux2|Mux15~8_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux15~6_combout  & ((\decode_stage_1|register_file|mux2|Mux15~1_combout ))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux15~6_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux15~8_combout ),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux15~6_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux15~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~9 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux2|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[16]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[16]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[16]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N23
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[16]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[16]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[16]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N21
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N25
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N3
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~10_combout  = (\decode_stage_1|shamt_execute [0] & (\decode_stage_1|shamt_execute [1])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [16])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [16])))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [16]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~10 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux15~10_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [16])) # 
// (!\decode_stage_1|register_file|mux2|Mux15~10_combout  & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [16]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux15~10_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [16]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [16]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux15~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~11 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux2|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[16]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[16]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[16]~35_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[16]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N27
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N21
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N19
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[16] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [16]) # (\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [16] & ((!\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [16]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [16]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~12 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux15~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [16])) # 
// (!\decode_stage_1|register_file|mux2|Mux15~12_combout  & ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [16]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux15~12_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|mux2|Mux15~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~13 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux15~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [16] & ((\decode_stage_1|register_file|mux2|Mux24~3_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|mux2|Mux15~13_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~14 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux2|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux15~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [16])) # 
// (!\decode_stage_1|register_file|mux2|Mux15~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [16]))))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux15~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|mux2|Mux15~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux24~1_combout ) # ((\decode_stage_1|register_file|mux2|Mux15~11_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux15~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux15~11_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux15~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~16 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux15~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux15~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux15~16_combout  & (\decode_stage_1|register_file|mux2|Mux15~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux15~16_combout  & ((\decode_stage_1|register_file|mux2|Mux15~9_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux15~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux15~18_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux15~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux15~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux15~19 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[16]~32 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[16]~32_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux15~19_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux15~19_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[16]~32 .lut_mask = 16'h4450;
defparam \execute_stage_1|forward_B_mux|out_mux[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[16]~33 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[16]~33_combout  = (\execute_stage_1|forward_B_mux|out_mux[16]~32_combout ) # ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & \execute_stage_1|alu_result_mem [16]))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\execute_stage_1|alu_result_mem [16]),
	.datac(gnd),
	.datad(\execute_stage_1|forward_B_mux|out_mux[16]~32_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[16]~33 .lut_mask = 16'hFF88;
defparam \execute_stage_1|forward_B_mux|out_mux[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N21
dffeas \decode_stage_1|immediate_execute[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[16] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_b_mux|out_mux[16]~5 (
// Equation(s):
// \execute_stage_1|alu_b_mux|out_mux[16]~5_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\decode_stage_1|immediate_execute [16]))) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// (\execute_stage_1|forward_B_mux|out_mux[16]~33_combout ))

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\execute_stage_1|forward_B_mux|out_mux[16]~33_combout ),
	.datad(\decode_stage_1|immediate_execute [16]),
	.cin(gnd),
	.combout(\execute_stage_1|alu_b_mux|out_mux[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_b_mux|out_mux[16]~5 .lut_mask = 16'hFC30;
defparam \execute_stage_1|alu_b_mux|out_mux[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~20 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~20_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [16])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[16]~33_combout )))))

	.dataa(\decode_stage_1|immediate_execute [16]),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(\execute_stage_1|forward_B_mux|out_mux[16]~33_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~20 .lut_mask = 16'h663C;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~34 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~34_combout  = (\execute_stage_1|mux_PC|out_mux[16]~30_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~20_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~33 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~20_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~33  & VCC)))) # 
// (!\execute_stage_1|mux_PC|out_mux[16]~30_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~20_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~33 ) # (GND))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~20_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~33 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~35  = CARRY((\execute_stage_1|mux_PC|out_mux[16]~30_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~20_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~33 )) # (!\execute_stage_1|mux_PC|out_mux[16]~30_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~20_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~33 ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[16]~30_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[16]~33 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~34_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~35 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~34 .lut_mask = 16'h694D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N16
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[16]~90 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[16]~90_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & ((\execute_stage_1|alu_result_mem[5]~29_combout ) # 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~34_combout )))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:16:mux_i|out_mux~0_combout )))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:16:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~34_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[16]~90_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[16]~90 .lut_mask = 16'hBA98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[16]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N30
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[16]~91 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[16]~91_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|alu_b_mux|out_mux[16]~5_combout  & (\execute_stage_1|mux_PC|out_mux[16]~30_combout  $ 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[16]~90_combout ))) # (!\execute_stage_1|alu_b_mux|out_mux[16]~5_combout  & (\execute_stage_1|mux_PC|out_mux[16]~30_combout  & !\execute_stage_1|mux_2to1_alu_abs|out_mux[16]~90_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[16]~90_combout ))))

	.dataa(\execute_stage_1|alu_b_mux|out_mux[16]~5_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[16]~30_combout ),
	.datac(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[16]~90_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[16]~91_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[16]~91 .lut_mask = 16'h8F60;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[16]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N9
dffeas \execute_stage_1|alu_result_mem[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[16]~5_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[16]~91_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [16]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[16] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N23
dffeas \decode_stage_1|pc_execute[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [16]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [16]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[16] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[16]~29 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[16]~29_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\decode_stage_1|pc_execute [16]) # (\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout  & ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [16]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[16]~29 .lut_mask = 16'hCCE2;
defparam \execute_stage_1|mux_PC|out_mux[16]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~10_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q 
// [16])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [16])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [16]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~10 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~11_combout  = (\decode_stage_1|register_file|mux1|Mux15~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [16]) # ((!\decode_stage_1|Rs1_execute [0])))) # 
// (!\decode_stage_1|register_file|mux1|Mux15~10_combout  & (((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [16] & \decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [16]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|mux1|Mux15~10_combout ),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~11 .lut_mask = 16'hACF0;
defparam \decode_stage_1|register_file|mux1|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~12_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [16]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [16] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [16]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~12 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~13_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux15~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [16]))) # 
// (!\decode_stage_1|register_file|mux1|Mux15~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [16])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux15~12_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|mux1|Mux15~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~13 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|mux1|Mux15~13_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|gen_reg:1:reg_i|Q [16]))))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (((\decode_stage_1|register_file|mux1|Mux17~4_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux15~13_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~14 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux15~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [16])) # 
// (!\decode_stage_1|register_file|mux1|Mux15~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [16]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux15~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [16]),
	.datab(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|mux1|Mux15~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~15 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux17~1_combout ) # ((\decode_stage_1|register_file|mux1|Mux15~11_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux15~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux15~11_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux15~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~16 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~17_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [16]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [16] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [16]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [16]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~17 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux15~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [16]))) # 
// (!\decode_stage_1|register_file|mux1|Mux15~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [16])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux15~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [16]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|mux1|Mux15~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~18 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~0_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [16])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [16])))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [16]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [16]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~0 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~1_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux15~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [16])) # 
// (!\decode_stage_1|register_file|mux1|Mux15~0_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [16]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux15~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [16]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|mux1|Mux15~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~1 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~7_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [16]))) # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [16]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [16]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~7 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux1|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux15~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [16]))) # 
// (!\decode_stage_1|register_file|mux1|Mux15~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [16])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux15~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [16]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|mux1|Mux15~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~8 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [16])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [16])))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [16]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~2 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux15~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [16]))) # 
// (!\decode_stage_1|register_file|mux1|Mux15~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [16])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux15~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [16]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|mux1|Mux15~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~4_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [16])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [16])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [16]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [16]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~4 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~5_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux15~4_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [16]))) # 
// (!\decode_stage_1|register_file|mux1|Mux15~4_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [16])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux15~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [16]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [16]),
	.datad(\decode_stage_1|register_file|mux1|Mux15~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~5 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~6_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1]) # ((\decode_stage_1|register_file|mux1|Mux15~3_combout )))) # (!\decode_stage_1|Rs1_execute [0] & (!\decode_stage_1|Rs1_execute [1] 
// & ((\decode_stage_1|register_file|mux1|Mux15~5_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux15~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux15~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~6 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux15~6_combout  & ((\decode_stage_1|register_file|mux1|Mux15~8_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux15~6_combout  & (\decode_stage_1|register_file|mux1|Mux15~1_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux15~6_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux15~1_combout ),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux15~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux15~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~9 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux15~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux15~19_combout  = (\decode_stage_1|register_file|mux1|Mux15~16_combout  & ((\decode_stage_1|register_file|mux1|Mux15~18_combout ) # ((!\decode_stage_1|register_file|mux1|Mux17~1_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux15~16_combout  & (((\decode_stage_1|register_file|mux1|Mux17~1_combout  & \decode_stage_1|register_file|mux1|Mux15~9_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux15~16_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux15~18_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux15~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux15~19 .lut_mask = 16'hDA8A;
defparam \decode_stage_1|register_file|mux1|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[16]~30 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[16]~30_combout  = (\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\execute_stage_1|mux_PC|out_mux[16]~29_combout  & (\execute_stage_1|alu_result_mem [16])) # (!\execute_stage_1|mux_PC|out_mux[16]~29_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux15~19_combout ))))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (((\execute_stage_1|mux_PC|out_mux[16]~29_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datab(\execute_stage_1|alu_result_mem [16]),
	.datac(\execute_stage_1|mux_PC|out_mux[16]~29_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux15~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[16]~30_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[16]~30 .lut_mask = 16'hDAD0;
defparam \execute_stage_1|mux_PC|out_mux[16]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~34 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~34_combout  = (\execute_stage_1|mux_PC|out_mux[17]~64_combout  & ((\execute_stage_1|absolute_value_1|Add0~33 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[17]~64_combout  & 
// (!\execute_stage_1|absolute_value_1|Add0~33 ))
// \execute_stage_1|absolute_value_1|Add0~35  = CARRY((\execute_stage_1|mux_PC|out_mux[17]~64_combout ) # (!\execute_stage_1|absolute_value_1|Add0~33 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[17]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~33 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~34_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~35 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~34 .lut_mask = 16'hC3CF;
defparam \execute_stage_1|absolute_value_1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[17]~6 (
// Equation(s):
// \execute_stage_1|alu_result_mem[17]~6_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~34_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[17]~64_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[17]~64_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~34_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[17]~6 .lut_mask = 16'hEE44;
defparam \execute_stage_1|alu_result_mem[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N15
dffeas \decode_stage_1|immediate_execute[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[17] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N29
dffeas \mem_stage_1|alu_result_wb[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [17]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[17] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N28
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[17]~36 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[17]~36_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a16 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [17])))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a16 ),
	.datac(\mem_stage_1|alu_result_wb [17]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[17]~36 .lut_mask = 16'h4450;
defparam \wb_stage_1|mux_4to1_1|out_mux[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cyclone10lp_io_ibuf \read_data_mem[17]~input (
	.i(read_data_mem[17]),
	.ibar(gnd),
	.o(\read_data_mem[17]~input_o ));
// synopsys translate_off
defparam \read_data_mem[17]~input .bus_hold = "false";
defparam \read_data_mem[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y9_N23
dffeas \mem_stage_1|read_data_wb[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[17]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[17] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N22
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[17]~37 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[17]~37_combout  = (\wb_stage_1|mux_4to1_1|out_mux[17]~36_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|read_data_wb [17] & 
// !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout )))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[17]~36_combout ),
	.datac(\mem_stage_1|read_data_wb [17]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[17]~37 .lut_mask = 16'hCCEC;
defparam \wb_stage_1|mux_4to1_1|out_mux[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[17]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[17]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[17]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[17]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N29
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y9_N1
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[17]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[17]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[17]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[17]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N7
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[17]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[17]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[17]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[17]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N7
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~0_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [17]) # ((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [17] & !\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [17]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [17]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~0 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~1_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux14~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [17]))) # 
// (!\decode_stage_1|register_file|mux2|Mux14~0_combout  & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [17])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux14~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [17]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|mux2|Mux14~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~1 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N15
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[17]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[17]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[17]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[17]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N7
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[17]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[17]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[17]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[17]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N5
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~17_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [17]) # ((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & 
// (((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [17] & !\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [17]),
	.datab(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [17]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~17 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~18_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux14~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [17])) # 
// (!\decode_stage_1|register_file|mux2|Mux14~17_combout  & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [17]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux14~17_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [17]),
	.datac(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|mux2|Mux14~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~18 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~9_combout  = (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|shamt_execute [2])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [17])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [17])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [17]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~9 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~10_combout  = (\decode_stage_1|register_file|mux2|Mux14~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [17]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux14~9_combout  & (((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [17] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [17]),
	.datab(\decode_stage_1|register_file|mux2|Mux14~9_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [17]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~10 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[17]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[17]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[17]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[17]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~2_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [17]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [17]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [17]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [17]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~2 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux14~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [17]))) # 
// (!\decode_stage_1|register_file|mux2|Mux14~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [17])))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|mux2|Mux14~2_combout ))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|mux2|Mux14~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [17]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~3 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux2|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:30:reg_i|Q[17]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:30:reg_i|Q[17]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[17]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[17]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:18:reg_i|Q[17]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:18:reg_i|Q[17]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[17]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[17]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [17]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [17]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [17]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [17]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~4 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~5_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux14~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [17])) # 
// (!\decode_stage_1|register_file|mux2|Mux14~4_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [17]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux14~4_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [17]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|mux2|Mux14~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~6_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [17]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [17]))))

	.dataa(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [17]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [17]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~6 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~7_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux14~6_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [17])) # 
// (!\decode_stage_1|register_file|mux2|Mux14~6_combout  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [17]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux14~6_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [17]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|mux2|Mux14~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~7 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~8_combout  = (\decode_stage_1|shamt_execute [0] & (\decode_stage_1|shamt_execute [1])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|mux2|Mux14~5_combout )) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux14~7_combout )))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux14~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux14~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~8 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux14~8_combout  & (\decode_stage_1|register_file|mux2|Mux14~10_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux14~8_combout  & ((\decode_stage_1|register_file|mux2|Mux14~3_combout ))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux14~8_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux14~10_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux14~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux14~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~11 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N15
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [17]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [17]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [17]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [17]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~12 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N1
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[17] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~13_combout  = (\decode_stage_1|register_file|mux2|Mux14~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [17]) # ((!\decode_stage_1|shamt_execute [0])))) # 
// (!\decode_stage_1|register_file|mux2|Mux14~12_combout  & (((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [17] & \decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [17]),
	.datab(\decode_stage_1|register_file|mux2|Mux14~12_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [17]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~13 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux14~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [17] & ((\decode_stage_1|register_file|mux2|Mux24~3_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [17]),
	.datab(\decode_stage_1|register_file|mux2|Mux14~13_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~14 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux2|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux14~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [17]))) # 
// (!\decode_stage_1|register_file|mux2|Mux14~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [17])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux14~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [17]),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|mux2|Mux14~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~15 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux24~0_combout ) # ((\decode_stage_1|register_file|mux2|Mux14~11_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux14~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux14~11_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux14~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~16 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux14~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux14~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux14~16_combout  & ((\decode_stage_1|register_file|mux2|Mux14~18_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux14~16_combout  & (\decode_stage_1|register_file|mux2|Mux14~1_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux14~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux14~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux14~18_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux14~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux14~19 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[17]~34 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[17]~34_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux14~19_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux14~19_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[17]~34 .lut_mask = 16'h4450;
defparam \execute_stage_1|forward_B_mux|out_mux[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[17]~35 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[17]~35_combout  = (\execute_stage_1|forward_B_mux|out_mux[17]~34_combout ) # ((\execute_stage_1|alu_result_mem [17] & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ))

	.dataa(gnd),
	.datab(\execute_stage_1|alu_result_mem [17]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[17]~34_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[17]~35 .lut_mask = 16'hFFC0;
defparam \execute_stage_1|forward_B_mux|out_mux[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_b_mux|out_mux[17]~6 (
// Equation(s):
// \execute_stage_1|alu_b_mux|out_mux[17]~6_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [17])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[17]~35_combout )))

	.dataa(\decode_stage_1|immediate_execute [17]),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[17]~35_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_b_mux|out_mux[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_b_mux|out_mux[17]~6 .lut_mask = 16'hAFA0;
defparam \execute_stage_1|alu_b_mux|out_mux[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~19 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~19_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [17])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[17]~35_combout )))))

	.dataa(\decode_stage_1|immediate_execute [17]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[17]~35_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~19 .lut_mask = 16'h4B78;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~36 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~36_combout  = ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~19_combout  $ (\execute_stage_1|mux_PC|out_mux[17]~64_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~35 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~37  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~19_combout  & (\execute_stage_1|mux_PC|out_mux[17]~64_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~35 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~19_combout  & ((\execute_stage_1|mux_PC|out_mux[17]~64_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~35 ))))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~19_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[17]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[17]~35 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~36_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~37 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~36 .lut_mask = 16'h964D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[17]~92 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[17]~92_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & ((\execute_stage_1|alu_result_mem[5]~29_combout ) # 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~36_combout )))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:17:mux_i|out_mux~0_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~36_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:17:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[17]~92_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[17]~92 .lut_mask = 16'hB9A8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[17]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[17]~93 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[17]~93_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|mux_PC|out_mux[17]~64_combout  & (\execute_stage_1|alu_b_mux|out_mux[17]~6_combout  $ 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[17]~92_combout ))) # (!\execute_stage_1|mux_PC|out_mux[17]~64_combout  & (\execute_stage_1|alu_b_mux|out_mux[17]~6_combout  & !\execute_stage_1|mux_2to1_alu_abs|out_mux[17]~92_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[17]~92_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[17]~64_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|alu_b_mux|out_mux[17]~6_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[17]~92_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[17]~93_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[17]~93 .lut_mask = 16'hB348;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[17]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \execute_stage_1|alu_result_mem[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[17]~6_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[17]~93_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [17]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[17] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N21
dffeas \decode_stage_1|pc_execute[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [17]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [17]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[17] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q 
// [17])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [17])))))

	.dataa(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [17]),
	.datab(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [17]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~17 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~18_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux14~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [17]))) # 
// (!\decode_stage_1|register_file|mux1|Mux14~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [17])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux14~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [17]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|mux1|Mux14~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~18 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~0_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q 
// [17]))) # (!\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [17]))))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [17]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [17]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~0 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~1_combout  = (\decode_stage_1|register_file|mux1|Mux14~0_combout  & (((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [17])) # (!\decode_stage_1|Rs1_execute [1]))) # 
// (!\decode_stage_1|register_file|mux1|Mux14~0_combout  & (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [17]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux14~0_combout ),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [17]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~1 .lut_mask = 16'hE6A2;
defparam \decode_stage_1|register_file|mux1|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~2_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [17]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [17] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [17]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [17]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~2 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux1|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~3_combout  = (\decode_stage_1|register_file|mux1|Mux14~2_combout  & (((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [17]) # (!\decode_stage_1|Rs1_execute [2])))) # 
// (!\decode_stage_1|register_file|mux1|Mux14~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [17] & ((\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux14~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [17]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [17]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~3 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux1|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~6_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [17])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [17])))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [17]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [17]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~6 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~7_combout  = (\decode_stage_1|register_file|mux1|Mux14~6_combout  & (((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [17]) # (!\decode_stage_1|Rs1_execute [2])))) # 
// (!\decode_stage_1|register_file|mux1|Mux14~6_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [17] & ((\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux14~6_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [17]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [17]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~7 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux1|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~4_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [17]) # (\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [17] & ((!\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [17]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [17]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~4 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux1|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux14~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [17])) # 
// (!\decode_stage_1|register_file|mux1|Mux14~4_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [17]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux14~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [17]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|mux1|Mux14~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~8_combout  = (\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|Rs1_execute [1])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux14~5_combout ))) 
// # (!\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|mux1|Mux14~7_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux14~7_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux14~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~8 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~9_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [17]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [17] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [17]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [17]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~9 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~10_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux14~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [17]))) # 
// (!\decode_stage_1|register_file|mux1|Mux14~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [17])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux14~9_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [17]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|mux1|Mux14~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~10 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux14~8_combout  & ((\decode_stage_1|register_file|mux1|Mux14~10_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux14~8_combout  & (\decode_stage_1|register_file|mux1|Mux14~3_combout )))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux14~8_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux14~3_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux14~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux14~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~11 .lut_mask = 16'hF838;
defparam \decode_stage_1|register_file|mux1|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [17])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [17])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [17]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [17]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~12 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~13_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux14~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [17]))) # 
// (!\decode_stage_1|register_file|mux1|Mux14~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [17])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux14~12_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [17]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|mux1|Mux14~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~13 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux14~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [17])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|mux1|Mux14~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux14~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [17])) # 
// (!\decode_stage_1|register_file|mux1|Mux14~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [17]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux14~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [17]),
	.datab(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [17]),
	.datad(\decode_stage_1|register_file|mux1|Mux14~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~15 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux17~0_combout ) # ((\decode_stage_1|register_file|mux1|Mux14~11_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux14~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux14~11_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux14~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~16 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux14~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux14~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux14~16_combout  & (\decode_stage_1|register_file|mux1|Mux14~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux14~16_combout  & ((\decode_stage_1|register_file|mux1|Mux14~1_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux14~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux14~18_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux14~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux14~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux14~19 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[17]~63 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[17]~63_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux14~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux14~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[17]~63_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[17]~63 .lut_mask = 16'hF4A4;
defparam \execute_stage_1|mux_PC|out_mux[17]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[17]~64 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[17]~64_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[17]~63_combout  & (\execute_stage_1|alu_result_mem [17])) # (!\execute_stage_1|mux_PC|out_mux[17]~63_combout  & 
// ((\decode_stage_1|pc_execute [17]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[17]~63_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [17]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [17]),
	.datad(\execute_stage_1|mux_PC|out_mux[17]~63_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[17]~64_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[17]~64 .lut_mask = 16'hBBC0;
defparam \execute_stage_1|mux_PC|out_mux[17]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~36 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~36_combout  = (\execute_stage_1|mux_PC|out_mux[18]~68_combout  & (!\execute_stage_1|absolute_value_1|Add0~35  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[18]~68_combout  & (\execute_stage_1|absolute_value_1|Add0~35  
// $ (GND)))
// \execute_stage_1|absolute_value_1|Add0~37  = CARRY((!\execute_stage_1|mux_PC|out_mux[18]~68_combout  & !\execute_stage_1|absolute_value_1|Add0~35 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[18]~68_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~35 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~36_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~37 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~36 .lut_mask = 16'h5A05;
defparam \execute_stage_1|absolute_value_1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[18]~7 (
// Equation(s):
// \execute_stage_1|alu_result_mem[18]~7_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~36_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[18]~68_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[18]~68_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~36_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[18]~7 .lut_mask = 16'hEE44;
defparam \execute_stage_1|alu_result_mem[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cyclone10lp_io_ibuf \read_data_mem[18]~input (
	.i(read_data_mem[18]),
	.ibar(gnd),
	.o(\read_data_mem[18]~input_o ));
// synopsys translate_off
defparam \read_data_mem[18]~input .bus_hold = "false";
defparam \read_data_mem[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y7_N3
dffeas \mem_stage_1|read_data_wb[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[18]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[18] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N21
dffeas \mem_stage_1|alu_result_wb[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [18]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[18] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N20
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[18]~38 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[18]~38_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a17 ))) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\mem_stage_1|alu_result_wb [18]))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|alu_result_wb [18]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a17 ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[18]~38 .lut_mask = 16'h5410;
defparam \wb_stage_1|mux_4to1_1|out_mux[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N2
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[18]~39 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[18]~39_combout  = (\wb_stage_1|mux_4to1_1|out_mux[18]~38_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & \mem_stage_1|read_data_wb [18])))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|read_data_wb [18]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[18]~38_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[18]~39 .lut_mask = 16'hFF20;
defparam \wb_stage_1|mux_4to1_1|out_mux[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[18]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[18]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[18]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[18]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N9
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N25
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[18]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[18]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[18]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[18]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y18_N7
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N7
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [18])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [18])))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [18]),
	.datab(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [18]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~17 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux2|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y18_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~18_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux13~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [18]))) # 
// (!\decode_stage_1|register_file|mux2|Mux13~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [18])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux13~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [18]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [18]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux13~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~18 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N15
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~4_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [18]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [18]))))

	.dataa(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [18]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [18]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~4 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~5_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux13~4_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [18])) # 
// (!\decode_stage_1|register_file|mux2|Mux13~4_combout  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [18]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux13~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [18]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux2|Mux13~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~5 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[18]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[18]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[18]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[18]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~2_combout  = (\decode_stage_1|shamt_execute [2] & (\decode_stage_1|shamt_execute [3])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [18])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [18])))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [18]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~2 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux13~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [18])) # 
// (!\decode_stage_1|register_file|mux2|Mux13~2_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [18]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux13~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [18]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux2|Mux13~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~3 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~6_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1]) # ((\decode_stage_1|register_file|mux2|Mux13~3_combout )))) # (!\decode_stage_1|shamt_execute [0] & 
// (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux13~5_combout )))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux13~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux13~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~6 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux2|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~0_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [18]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [18]))))

	.dataa(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [18]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [18]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~0 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~1_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux13~0_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [18]))) # 
// (!\decode_stage_1|register_file|mux2|Mux13~0_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [18])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux13~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [18]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux2|Mux13~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~1 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[18]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[18]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[18]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[18]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[18]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[18]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[18]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[18]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N9
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~7_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:23:reg_i|Q [18])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [18])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [18]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [18]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~7 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux2|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~8_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux13~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [18]))) # 
// (!\decode_stage_1|register_file|mux2|Mux13~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [18])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux13~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [18]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux2|Mux13~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~8 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~9_combout  = (\decode_stage_1|register_file|mux2|Mux13~6_combout  & (((\decode_stage_1|register_file|mux2|Mux13~8_combout )) # (!\decode_stage_1|shamt_execute [1]))) # 
// (!\decode_stage_1|register_file|mux2|Mux13~6_combout  & (\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux13~1_combout )))

	.dataa(\decode_stage_1|register_file|mux2|Mux13~6_combout ),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux13~1_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux13~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~9 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux2|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[18]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[18]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[18]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[18]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N29
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[18]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[18]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[18]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[18]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N15
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N25
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~10_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [18]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [18]))))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [18]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [18]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~10 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux13~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [18]))) # 
// (!\decode_stage_1|register_file|mux2|Mux13~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [18])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux13~10_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [18]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux2|Mux13~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~11 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[18]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[18]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[18]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[18]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N11
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [18]) # (\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [18] & ((!\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [18]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [18]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~12 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux13~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [18])) # 
// (!\decode_stage_1|register_file|mux2|Mux13~12_combout  & ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [18]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux13~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [18]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux2|Mux13~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~13 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux13~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [18] & ((\decode_stage_1|register_file|mux2|Mux24~3_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [18]),
	.datac(\decode_stage_1|register_file|mux2|Mux13~13_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~14 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux2|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[18] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~15_combout  = (\decode_stage_1|register_file|mux2|Mux13~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [18]) # ((!\decode_stage_1|register_file|mux2|Mux24~2_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux13~14_combout  & (((\decode_stage_1|register_file|mux2|Mux24~2_combout  & \decode_stage_1|register_file|gen_reg:2:reg_i|Q [18]))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [18]),
	.datab(\decode_stage_1|register_file|mux2|Mux13~14_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [18]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~15 .lut_mask = 16'hBC8C;
defparam \decode_stage_1|register_file|mux2|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux24~0_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux13~11_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux13~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux2|Mux13~11_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux13~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~16 .lut_mask = 16'hE3E0;
defparam \decode_stage_1|register_file|mux2|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux13~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux13~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux13~16_combout  & (\decode_stage_1|register_file|mux2|Mux13~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux13~16_combout  & ((\decode_stage_1|register_file|mux2|Mux13~9_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux13~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux13~18_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux13~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux13~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux13~19 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[18]~36 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[18]~36_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux13~19_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux13~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[18]~36 .lut_mask = 16'h5140;
defparam \execute_stage_1|forward_B_mux|out_mux[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[18]~37 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[18]~37_combout  = (\execute_stage_1|forward_B_mux|out_mux[18]~36_combout ) # ((\execute_stage_1|alu_result_mem [18] & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ))

	.dataa(gnd),
	.datab(\execute_stage_1|alu_result_mem [18]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[18]~36_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[18]~37 .lut_mask = 16'hFFC0;
defparam \execute_stage_1|forward_B_mux|out_mux[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \decode_stage_1|immediate_execute[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[18] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_b_mux|out_mux[18]~7 (
// Equation(s):
// \execute_stage_1|alu_b_mux|out_mux[18]~7_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\decode_stage_1|immediate_execute [18]))) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// (\execute_stage_1|forward_B_mux|out_mux[18]~37_combout ))

	.dataa(\execute_stage_1|forward_B_mux|out_mux[18]~37_combout ),
	.datab(\decode_stage_1|immediate_execute [18]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\execute_stage_1|alu_b_mux|out_mux[18]~7_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_b_mux|out_mux[18]~7 .lut_mask = 16'hCACA;
defparam \execute_stage_1|alu_b_mux|out_mux[18]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~18 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~18_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [18])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[18]~37_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\decode_stage_1|immediate_execute [18]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[18]~37_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~18 .lut_mask = 16'h656A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~38 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~38_combout  = (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~18_combout  & ((\execute_stage_1|mux_PC|out_mux[18]~68_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~37 )) # (!\execute_stage_1|mux_PC|out_mux[18]~68_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~37 ) # (GND))))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~18_combout  & ((\execute_stage_1|mux_PC|out_mux[18]~68_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~37  & VCC)) # 
// (!\execute_stage_1|mux_PC|out_mux[18]~68_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~37 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~39  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~18_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~37 ) # 
// (!\execute_stage_1|mux_PC|out_mux[18]~68_combout ))) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~18_combout  & (!\execute_stage_1|mux_PC|out_mux[18]~68_combout  & !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~37 
// )))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~18_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[18]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[18]~37 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~38_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~39 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~38 .lut_mask = 16'h692B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N28
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[18]~94 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[18]~94_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout )) # (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~38_combout )) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:18:mux_i|out_mux~0_combout )))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~38_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:18:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[18]~94_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[18]~94 .lut_mask = 16'hD9C8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[18]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[18]~95 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[18]~95_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|alu_b_mux|out_mux[18]~7_combout  & (\execute_stage_1|mux_PC|out_mux[18]~68_combout  $ 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[18]~94_combout ))) # (!\execute_stage_1|alu_b_mux|out_mux[18]~7_combout  & (\execute_stage_1|mux_PC|out_mux[18]~68_combout  & !\execute_stage_1|mux_2to1_alu_abs|out_mux[18]~94_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[18]~94_combout ))))

	.dataa(\execute_stage_1|alu_b_mux|out_mux[18]~7_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[18]~68_combout ),
	.datac(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[18]~94_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[18]~95_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[18]~95 .lut_mask = 16'h8F60;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[18]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \execute_stage_1|alu_result_mem[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[18]~7_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[18]~95_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [18]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[18] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~2_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [18]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [18] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [18]),
	.datac(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [18]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~2 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux13~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [18])) # 
// (!\decode_stage_1|register_file|mux1|Mux13~2_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [18]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux13~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [18]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux1|Mux13~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~3 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~4_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [18]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [18] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [18]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [18]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~4 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~5_combout  = (\decode_stage_1|register_file|mux1|Mux13~4_combout  & (((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [18]) # (!\decode_stage_1|Rs1_execute [2])))) # 
// (!\decode_stage_1|register_file|mux1|Mux13~4_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [18] & ((\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [18]),
	.datab(\decode_stage_1|register_file|mux1|Mux13~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [18]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~5 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~6_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1]) # ((\decode_stage_1|register_file|mux1|Mux13~3_combout )))) # (!\decode_stage_1|Rs1_execute [0] & (!\decode_stage_1|Rs1_execute [1] 
// & ((\decode_stage_1|register_file|mux1|Mux13~5_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux13~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux13~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~6 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~0_combout  = (\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|Rs1_execute [2])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [18]))) # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [18]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [18]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~0 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~1_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux13~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [18])) # 
// (!\decode_stage_1|register_file|mux1|Mux13~0_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [18]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux13~0_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [18]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux1|Mux13~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~1 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~7_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [18])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [18])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [18]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [18]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~7 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux13~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [18]))) # 
// (!\decode_stage_1|register_file|mux1|Mux13~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [18])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux13~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [18]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux1|Mux13~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~8 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~9_combout  = (\decode_stage_1|register_file|mux1|Mux13~6_combout  & (((\decode_stage_1|register_file|mux1|Mux13~8_combout )) # (!\decode_stage_1|Rs1_execute [1]))) # 
// (!\decode_stage_1|register_file|mux1|Mux13~6_combout  & (\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|mux1|Mux13~1_combout )))

	.dataa(\decode_stage_1|register_file|mux1|Mux13~6_combout ),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux13~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux13~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~9 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux1|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~10_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [18]) # ((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & 
// (((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [18] & !\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [18]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [18]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~10 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux13~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [18]))) # 
// (!\decode_stage_1|register_file|mux1|Mux13~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [18])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux13~10_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [18]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux1|Mux13~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~11 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~12_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [18]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [18] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [18]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [18]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~12 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~13_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux13~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [18]))) # 
// (!\decode_stage_1|register_file|mux1|Mux13~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [18])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux13~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [18]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux1|Mux13~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux13~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [18])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux1|Mux13~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux13~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [18])) # 
// (!\decode_stage_1|register_file|mux1|Mux13~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [18]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux13~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [18]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux1|Mux13~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux13~11_combout ) # ((\decode_stage_1|register_file|mux1|Mux17~1_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((!\decode_stage_1|register_file|mux1|Mux17~1_combout  & \decode_stage_1|register_file|mux1|Mux13~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux13~11_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux13~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~16 .lut_mask = 16'hCBC8;
defparam \decode_stage_1|register_file|mux1|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~17_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [18]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [18] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [18]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [18]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~17 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux13~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [18]))) # 
// (!\decode_stage_1|register_file|mux1|Mux13~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [18])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux13~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [18]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [18]),
	.datad(\decode_stage_1|register_file|mux1|Mux13~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux13~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux13~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux13~16_combout  & ((\decode_stage_1|register_file|mux1|Mux13~18_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux13~16_combout  & (\decode_stage_1|register_file|mux1|Mux13~9_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux13~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux13~9_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux13~16_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux13~18_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux13~19 .lut_mask = 16'hF838;
defparam \decode_stage_1|register_file|mux1|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N7
dffeas \decode_stage_1|pc_execute[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [18]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [18]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[18] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[18]~67 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[18]~67_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\decode_stage_1|pc_execute [18]) # (\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout  & ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.datac(\decode_stage_1|pc_execute [18]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[18]~67_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[18]~67 .lut_mask = 16'hAAE4;
defparam \execute_stage_1|mux_PC|out_mux[18]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[18]~68 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[18]~68_combout  = (\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\execute_stage_1|mux_PC|out_mux[18]~67_combout  & (\execute_stage_1|alu_result_mem [18])) # (!\execute_stage_1|mux_PC|out_mux[18]~67_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux13~19_combout ))))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (((\execute_stage_1|mux_PC|out_mux[18]~67_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [18]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux13~19_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[18]~67_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[18]~68_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[18]~68 .lut_mask = 16'hBBC0;
defparam \execute_stage_1|mux_PC|out_mux[18]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~38 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~38_combout  = (\execute_stage_1|mux_PC|out_mux[19]~62_combout  & ((\execute_stage_1|absolute_value_1|Add0~37 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[19]~62_combout  & 
// (!\execute_stage_1|absolute_value_1|Add0~37 ))
// \execute_stage_1|absolute_value_1|Add0~39  = CARRY((\execute_stage_1|mux_PC|out_mux[19]~62_combout ) # (!\execute_stage_1|absolute_value_1|Add0~37 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[19]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~37 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~38_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~39 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~38 .lut_mask = 16'hC3CF;
defparam \execute_stage_1|absolute_value_1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[19]~8 (
// Equation(s):
// \execute_stage_1|alu_result_mem[19]~8_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~38_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[19]~62_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[19]~62_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~38_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[19]~8 .lut_mask = 16'hEE22;
defparam \execute_stage_1|alu_result_mem[19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \decode_stage_1|immediate_execute[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[19] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \mem_stage_1|alu_result_wb[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [19]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[19] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[19]~40 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[19]~40_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a18 ))) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\mem_stage_1|alu_result_wb [19]))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|alu_result_wb [19]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a18 ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[19]~40_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[19]~40 .lut_mask = 16'h3210;
defparam \wb_stage_1|mux_4to1_1|out_mux[19]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y24_N15
cyclone10lp_io_ibuf \read_data_mem[19]~input (
	.i(read_data_mem[19]),
	.ibar(gnd),
	.o(\read_data_mem[19]~input_o ));
// synopsys translate_off
defparam \read_data_mem[19]~input .bus_hold = "false";
defparam \read_data_mem[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \mem_stage_1|read_data_wb[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[19]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[19] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[19]~41 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout  = (\wb_stage_1|mux_4to1_1|out_mux[19]~40_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|read_data_wb [19] & 
// !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout )))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[19]~40_combout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|read_data_wb [19]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[19]~41 .lut_mask = 16'hAAEA;
defparam \wb_stage_1|mux_4to1_1|out_mux[19]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[19]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[19]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[19]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N9
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[19]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[19]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[19]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[19]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[19]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[19]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N13
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~0_combout  = (\decode_stage_1|shamt_execute [1] & (\decode_stage_1|shamt_execute [0])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q 
// [19]))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [19]))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [19]),
	.datad(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [19]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~0 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux2|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~1_combout  = (\decode_stage_1|register_file|mux2|Mux12~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [19]) # ((!\decode_stage_1|shamt_execute [1])))) # 
// (!\decode_stage_1|register_file|mux2|Mux12~0_combout  & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [19] & \decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [19]),
	.datab(\decode_stage_1|register_file|mux2|Mux12~0_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [19]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~1 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[19]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[19]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[19]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N29
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:15:reg_i|Q[19]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:15:reg_i|Q[19]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[19]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y17_N27
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N31
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N17
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [19]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [19]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [19]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [19]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~17 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~18_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux12~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [19]))) # 
// (!\decode_stage_1|register_file|mux2|Mux12~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [19])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux12~17_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [19]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [19]),
	.datad(\decode_stage_1|register_file|mux2|Mux12~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:2:reg_i|Q[19]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:2:reg_i|Q[19]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:2:reg_i|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[19]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:2:reg_i|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[19]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[19]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[19]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [19]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [19]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [19]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [19]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~12 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~13_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux12~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [19])) # 
// (!\decode_stage_1|register_file|mux2|Mux12~12_combout  & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [19]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux12~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [19]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [19]),
	.datad(\decode_stage_1|register_file|mux2|Mux12~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~13 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux12~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [19] & (\decode_stage_1|register_file|mux2|Mux24~3_combout )))

	.dataa(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [19]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux12~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~14 .lut_mask = 16'hEC2C;
defparam \decode_stage_1|register_file|mux2|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~15_combout  = (\decode_stage_1|register_file|mux2|Mux12~14_combout  & (((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [19]) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux12~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [19] & ((\decode_stage_1|register_file|mux2|Mux24~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [19]),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [19]),
	.datac(\decode_stage_1|register_file|mux2|Mux12~14_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~15 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux2|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N3
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[19]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[19]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[19]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~9_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [19]) # (\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [19] & ((!\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [19]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [19]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~9 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N29
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~10_combout  = (\decode_stage_1|register_file|mux2|Mux12~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [19]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux12~9_combout  & (((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [19] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [19]),
	.datab(\decode_stage_1|register_file|mux2|Mux12~9_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [19]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~10 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[19]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[19]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[19]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N19
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[19]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[19]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[19]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N9
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[19]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[19]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[19]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~2_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [19]) # (\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [19] & ((!\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [19]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [19]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~2 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux12~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [19])) # 
// (!\decode_stage_1|register_file|mux2|Mux12~2_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [19]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux12~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [19]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [19]),
	.datad(\decode_stage_1|register_file|mux2|Mux12~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~3 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [19]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [19]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [19]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [19]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~4 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~5_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux12~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [19])) # 
// (!\decode_stage_1|register_file|mux2|Mux12~4_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [19]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux12~4_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [19]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [19]),
	.datad(\decode_stage_1|register_file|mux2|Mux12~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N21
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[19] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~6_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2]) # ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [19])))) # (!\decode_stage_1|shamt_execute [3] & 
// (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [19]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [19]),
	.datad(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [19]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~6 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~7_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux12~6_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [19])) # 
// (!\decode_stage_1|register_file|mux2|Mux12~6_combout  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [19]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux12~6_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [19]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [19]),
	.datad(\decode_stage_1|register_file|mux2|Mux12~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~7 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~8_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0]) # ((\decode_stage_1|register_file|mux2|Mux12~5_combout )))) # (!\decode_stage_1|shamt_execute [1] & 
// (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux12~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux12~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux12~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~8 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux12~8_combout  & (\decode_stage_1|register_file|mux2|Mux12~10_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux12~8_combout  & ((\decode_stage_1|register_file|mux2|Mux12~3_combout ))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux12~8_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux12~10_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux12~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux12~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~11 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux24~0_combout ) # (\decode_stage_1|register_file|mux2|Mux12~11_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux12~15_combout  & (!\decode_stage_1|register_file|mux2|Mux24~0_combout )))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux12~15_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux12~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~16 .lut_mask = 16'hAEA4;
defparam \decode_stage_1|register_file|mux2|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux12~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux12~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux12~16_combout  & ((\decode_stage_1|register_file|mux2|Mux12~18_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux12~16_combout  & (\decode_stage_1|register_file|mux2|Mux12~1_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux12~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux12~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux12~18_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux12~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux12~19 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[19]~38 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[19]~38_combout  = (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\decode_stage_1|register_file|mux2|Mux12~19_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux12~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[19]~38 .lut_mask = 16'h0D08;
defparam \execute_stage_1|forward_B_mux|out_mux[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[19]~39 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[19]~39_combout  = (\execute_stage_1|forward_B_mux|out_mux[19]~38_combout ) # ((\execute_stage_1|alu_result_mem [19] & \RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ))

	.dataa(gnd),
	.datab(\execute_stage_1|alu_result_mem [19]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[19]~38_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[19]~39 .lut_mask = 16'hFFC0;
defparam \execute_stage_1|forward_B_mux|out_mux[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_b_mux|out_mux[19]~8 (
// Equation(s):
// \execute_stage_1|alu_b_mux|out_mux[19]~8_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [19])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[19]~39_combout )))

	.dataa(\decode_stage_1|immediate_execute [19]),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[19]~39_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_b_mux|out_mux[19]~8_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_b_mux|out_mux[19]~8 .lut_mask = 16'hAFA0;
defparam \execute_stage_1|alu_b_mux|out_mux[19]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~17 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~17_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [19])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[19]~39_combout )))))

	.dataa(\decode_stage_1|immediate_execute [19]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[19]~39_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~17 .lut_mask = 16'h4B78;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~40 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~40_combout  = ((\execute_stage_1|mux_PC|out_mux[19]~62_combout  $ (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~17_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~39 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~41  = CARRY((\execute_stage_1|mux_PC|out_mux[19]~62_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~39 ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~17_combout ))) # (!\execute_stage_1|mux_PC|out_mux[19]~62_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~17_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~39 )))

	.dataa(\execute_stage_1|mux_PC|out_mux[19]~62_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[19]~39 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~40_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~41 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~40 .lut_mask = 16'h962B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[19]~96 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[19]~96_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout )) # (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~40_combout )) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:19:mux_i|out_mux~0_combout )))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~40_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:19:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[19]~96_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[19]~96 .lut_mask = 16'hD9C8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[19]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[19]~97 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[19]~97_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|alu_b_mux|out_mux[19]~8_combout  & (\execute_stage_1|mux_PC|out_mux[19]~62_combout  $ 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[19]~96_combout ))) # (!\execute_stage_1|alu_b_mux|out_mux[19]~8_combout  & (\execute_stage_1|mux_PC|out_mux[19]~62_combout  & !\execute_stage_1|mux_2to1_alu_abs|out_mux[19]~96_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[19]~96_combout ))))

	.dataa(\execute_stage_1|alu_b_mux|out_mux[19]~8_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[19]~62_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[19]~96_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[19]~97_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[19]~97 .lut_mask = 16'hB348;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[19]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N9
dffeas \execute_stage_1|alu_result_mem[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[19]~8_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[19]~97_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [19]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[19] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N9
dffeas \decode_stage_1|pc_execute[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [19]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [19]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[19] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q 
// [19])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [19])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [19]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [19]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~17 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y17_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~18_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux12~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [19])) # 
// (!\decode_stage_1|register_file|mux1|Mux12~17_combout  & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [19]))))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux12~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [19]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [19]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|register_file|mux1|Mux12~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~18 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~0_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q 
// [19])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [19])))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [19]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [19]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~0 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~1_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux12~0_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [19])) # 
// (!\decode_stage_1|register_file|mux1|Mux12~0_combout  & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [19]))))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux12~0_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [19]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [19]),
	.datad(\decode_stage_1|register_file|mux1|Mux12~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~1 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [19])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [19])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [19]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [19]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~12 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~13_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux12~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [19])) # 
// (!\decode_stage_1|register_file|mux1|Mux12~12_combout  & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [19]))))) # (!\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|mux1|Mux12~12_combout ))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|mux1|Mux12~12_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [19]),
	.datad(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [19]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~13 .lut_mask = 16'hE6C4;
defparam \decode_stage_1|register_file|mux1|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|mux1|Mux12~13_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|gen_reg:1:reg_i|Q [19]))))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (((\decode_stage_1|register_file|mux1|Mux17~4_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux12~13_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [19]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~14 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux12~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [19]))) # 
// (!\decode_stage_1|register_file|mux1|Mux12~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [19])))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux12~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [19]),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [19]),
	.datac(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux12~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~15 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~9_combout  = (\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|Rs1_execute [2])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [19]))) # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [19]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [19]),
	.datad(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [19]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~9 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~10_combout  = (\decode_stage_1|register_file|mux1|Mux12~9_combout  & (((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [19]) # (!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux12~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [19] & ((\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [19]),
	.datab(\decode_stage_1|register_file|mux1|Mux12~9_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [19]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~10 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [19])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [19])))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [19]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [19]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~2 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux12~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [19]))) # 
// (!\decode_stage_1|register_file|mux1|Mux12~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [19])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux12~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [19]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [19]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux12~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~3 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~4_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [19]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [19] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [19]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [19]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~4 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux12~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [19]))) # 
// (!\decode_stage_1|register_file|mux1|Mux12~4_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [19])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux12~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [19]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [19]),
	.datad(\decode_stage_1|register_file|mux1|Mux12~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~5 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~6_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2]) # (\decode_stage_1|register_file|gen_reg:24:reg_i|Q [19])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [19] & (!\decode_stage_1|Rs1_execute [2])))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [19]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [19]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~6 .lut_mask = 16'hAEA4;
defparam \decode_stage_1|register_file|mux1|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux12~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [19]))) # 
// (!\decode_stage_1|register_file|mux1|Mux12~6_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [19])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux12~6_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [19]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [19]),
	.datad(\decode_stage_1|register_file|mux1|Mux12~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~7 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~8_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0]) # ((\decode_stage_1|register_file|mux1|Mux12~5_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (!\decode_stage_1|Rs1_execute [0] 
// & ((\decode_stage_1|register_file|mux1|Mux12~7_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux12~5_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux12~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~8 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux12~8_combout  & (\decode_stage_1|register_file|mux1|Mux12~10_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux12~8_combout  & ((\decode_stage_1|register_file|mux1|Mux12~3_combout ))))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux12~8_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux12~10_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux12~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux12~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~11 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux17~0_combout ) # ((\decode_stage_1|register_file|mux1|Mux12~11_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (\decode_stage_1|register_file|mux1|Mux12~15_combout )))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux12~15_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux12~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~16 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux1|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux12~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux12~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux12~16_combout  & (\decode_stage_1|register_file|mux1|Mux12~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux12~16_combout  & ((\decode_stage_1|register_file|mux1|Mux12~1_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux12~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux12~18_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux12~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux12~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux12~19 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[19]~61 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[19]~61_combout  = (\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\decode_stage_1|register_file|mux1|Mux12~19_combout ) # ((\execute_stage_1|mux_PC|out_mux[4]~1_combout )))) # 
// (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (((!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux12~19_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[19]~61_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[19]~61 .lut_mask = 16'hADA8;
defparam \execute_stage_1|mux_PC|out_mux[19]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[19]~62 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[19]~62_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[19]~61_combout  & (\execute_stage_1|alu_result_mem [19])) # (!\execute_stage_1|mux_PC|out_mux[19]~61_combout  & 
// ((\decode_stage_1|pc_execute [19]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[19]~61_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\execute_stage_1|alu_result_mem [19]),
	.datac(\decode_stage_1|pc_execute [19]),
	.datad(\execute_stage_1|mux_PC|out_mux[19]~61_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[19]~62_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[19]~62 .lut_mask = 16'hDDA0;
defparam \execute_stage_1|mux_PC|out_mux[19]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~40 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~40_combout  = (\execute_stage_1|mux_PC|out_mux[20]~66_combout  & (!\execute_stage_1|absolute_value_1|Add0~39  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[20]~66_combout  & (\execute_stage_1|absolute_value_1|Add0~39  
// $ (GND)))
// \execute_stage_1|absolute_value_1|Add0~41  = CARRY((!\execute_stage_1|mux_PC|out_mux[20]~66_combout  & !\execute_stage_1|absolute_value_1|Add0~39 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[20]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~39 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~40_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~41 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~40 .lut_mask = 16'h3C03;
defparam \execute_stage_1|absolute_value_1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N2
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[20]~9 (
// Equation(s):
// \execute_stage_1|alu_result_mem[20]~9_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~40_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[20]~66_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[20]~66_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~40_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[20]~9 .lut_mask = 16'hEE44;
defparam \execute_stage_1|alu_result_mem[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \decode_stage_1|immediate_execute[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[20] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N25
dffeas \mem_stage_1|alu_result_wb[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [20]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[20] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[20]~42 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[20]~42_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a19 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [20])))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a19 ),
	.datac(\mem_stage_1|alu_result_wb [20]),
	.datad(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[20]~42 .lut_mask = 16'h00D8;
defparam \wb_stage_1|mux_4to1_1|out_mux[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cyclone10lp_io_ibuf \read_data_mem[20]~input (
	.i(read_data_mem[20]),
	.ibar(gnd),
	.o(\read_data_mem[20]~input_o ));
// synopsys translate_off
defparam \read_data_mem[20]~input .bus_hold = "false";
defparam \read_data_mem[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y6_N3
dffeas \mem_stage_1|read_data_wb[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[20]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[20] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[20]~43 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout  = (\wb_stage_1|mux_4to1_1|out_mux[20]~42_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|read_data_wb [20] & 
// !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout )))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[20]~42_combout ),
	.datac(\mem_stage_1|read_data_wb [20]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[20]~43 .lut_mask = 16'hCCEC;
defparam \wb_stage_1|mux_4to1_1|out_mux[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[20]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N25
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N27
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[20]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [20]) # (\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [20] & ((!\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [20]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [20]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~17 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux2|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N17
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~18_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux11~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [20]))) # 
// (!\decode_stage_1|register_file|mux2|Mux11~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [20])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux11~17_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|mux2|Mux11~17_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [20]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~18 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux2|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[20]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [20]) # (\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [20] & ((!\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [20]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [20]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~12 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[20]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux11~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [20])) # 
// (!\decode_stage_1|register_file|mux2|Mux11~12_combout  & ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [20]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux11~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [20]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux11~12_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [20]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~13 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux2|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux11~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [20] & (\decode_stage_1|register_file|mux2|Mux24~3_combout )))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux11~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~14 .lut_mask = 16'hEA4A;
defparam \decode_stage_1|register_file|mux2|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux11~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [20])) # 
// (!\decode_stage_1|register_file|mux2|Mux11~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [20]))))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux11~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [20]),
	.datad(\decode_stage_1|register_file|mux2|Mux11~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[20]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N3
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N17
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~10_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [20]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [20]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [20]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~10 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux11~10_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [20])) # 
// (!\decode_stage_1|register_file|mux2|Mux11~10_combout  & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [20]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux11~10_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [20]),
	.datad(\decode_stage_1|register_file|mux2|Mux11~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~11 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux24~1_combout ) # ((\decode_stage_1|register_file|mux2|Mux11~11_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux11~15_combout )))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux11~15_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux11~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~16 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux2|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:26:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:26:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[20]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:30:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:30:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[20]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:18:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:18:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[20]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:22:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:22:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[20]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~0_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [20]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [20]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [20]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [20]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~0 .lut_mask = 16'hF4A4;
defparam \decode_stage_1|register_file|mux2|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~1_combout  = (\decode_stage_1|register_file|mux2|Mux11~0_combout  & (((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [20]) # (!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux11~0_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [20] & ((\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [20]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|mux2|Mux11~0_combout ),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~1 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux2|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N3
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:31:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:31:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[20]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N25
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[20]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[20]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N25
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~7_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [20]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [20]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [20]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [20]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~7 .lut_mask = 16'hF4A4;
defparam \decode_stage_1|register_file|mux2|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~8_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux11~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [20]))) # 
// (!\decode_stage_1|register_file|mux2|Mux11~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [20])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux11~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [20]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [20]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux11~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~8 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N27
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~4_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [20]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [20]))))

	.dataa(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [20]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [20]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~4 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~5_combout  = (\decode_stage_1|register_file|mux2|Mux11~4_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [20]) # ((!\decode_stage_1|shamt_execute [2])))) # 
// (!\decode_stage_1|register_file|mux2|Mux11~4_combout  & (((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [20] & \decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux11~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [20]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~5 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[20]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[20]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[20]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[20]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N5
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[20] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~2_combout  = (\decode_stage_1|shamt_execute [2] & (\decode_stage_1|shamt_execute [3])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [20])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [20])))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [20]),
	.datad(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [20]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~2 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux11~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [20])) # 
// (!\decode_stage_1|register_file|mux2|Mux11~2_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [20]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux11~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [20]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [20]),
	.datad(\decode_stage_1|register_file|mux2|Mux11~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~3 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~6_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1]) # ((\decode_stage_1|register_file|mux2|Mux11~3_combout )))) # (!\decode_stage_1|shamt_execute [0] & 
// (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux11~5_combout )))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux11~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux11~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~6 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux2|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~9_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux11~6_combout  & ((\decode_stage_1|register_file|mux2|Mux11~8_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux11~6_combout  & (\decode_stage_1|register_file|mux2|Mux11~1_combout )))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux11~6_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux11~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux11~8_combout ),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux11~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~9 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux11~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux11~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux11~16_combout  & (\decode_stage_1|register_file|mux2|Mux11~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux11~16_combout  & ((\decode_stage_1|register_file|mux2|Mux11~9_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux11~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux11~18_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux11~16_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux11~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux11~19 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux2|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[20]~40 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[20]~40_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|alu_result_mem [20])) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux11~19_combout )))

	.dataa(gnd),
	.datab(\execute_stage_1|alu_result_mem [20]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux11~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[20]~40 .lut_mask = 16'hCFC0;
defparam \execute_stage_1|forward_B_mux|out_mux[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[20]~41 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[20]~41_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (((\execute_stage_1|forward_B_mux|out_mux[20]~40_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\execute_stage_1|forward_B_mux|out_mux[20]~40_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[20]~40_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[20]~41 .lut_mask = 16'hEF40;
defparam \execute_stage_1|forward_B_mux|out_mux[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_b_mux|out_mux[20]~9 (
// Equation(s):
// \execute_stage_1|alu_b_mux|out_mux[20]~9_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [20])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[20]~41_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datab(\decode_stage_1|immediate_execute [20]),
	.datac(gnd),
	.datad(\execute_stage_1|forward_B_mux|out_mux[20]~41_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_b_mux|out_mux[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_b_mux|out_mux[20]~9 .lut_mask = 16'hDD88;
defparam \execute_stage_1|alu_b_mux|out_mux[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~16 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~16_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [20])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[20]~41_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\decode_stage_1|immediate_execute [20]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[20]~41_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~16 .lut_mask = 16'h656A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~42 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~42_combout  = (\execute_stage_1|mux_PC|out_mux[20]~66_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~16_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~41 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~16_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~41  & VCC)))) # 
// (!\execute_stage_1|mux_PC|out_mux[20]~66_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~16_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~41 ) # (GND))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~16_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~41 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~43  = CARRY((\execute_stage_1|mux_PC|out_mux[20]~66_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~16_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~41 )) # (!\execute_stage_1|mux_PC|out_mux[20]~66_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~16_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~41 ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[20]~66_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[20]~41 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~42_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~43 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~42 .lut_mask = 16'h694D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[20]~98 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[20]~98_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout )) # (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~42_combout ))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:20:mux_i|out_mux~0_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:20:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~42_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[20]~98_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[20]~98 .lut_mask = 16'hDC98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[20]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[20]~99 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[20]~99_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|alu_b_mux|out_mux[20]~9_combout  & (\execute_stage_1|mux_PC|out_mux[20]~66_combout  $ 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[20]~98_combout ))) # (!\execute_stage_1|alu_b_mux|out_mux[20]~9_combout  & (\execute_stage_1|mux_PC|out_mux[20]~66_combout  & !\execute_stage_1|mux_2to1_alu_abs|out_mux[20]~98_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[20]~98_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\execute_stage_1|alu_b_mux|out_mux[20]~9_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[20]~66_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[20]~98_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[20]~99_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[20]~99 .lut_mask = 16'hD528;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[20]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N3
dffeas \execute_stage_1|alu_result_mem[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[20]~9_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[20]~99_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [20]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[20] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \decode_stage_1|pc_execute[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [20]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [20]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[20] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[20]~65 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[20]~65_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\decode_stage_1|pc_execute [20]) # (\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout  & ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.datac(\decode_stage_1|pc_execute [20]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[20]~65_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[20]~65 .lut_mask = 16'hAAE4;
defparam \execute_stage_1|mux_PC|out_mux[20]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~17_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [20]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [20] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [20]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~17 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~18_combout  = (\decode_stage_1|register_file|mux1|Mux11~17_combout  & (((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [20]) # (!\decode_stage_1|Rs1_execute [1])))) # 
// (!\decode_stage_1|register_file|mux1|Mux11~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [20] & ((\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux11~17_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [20]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~18 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux1|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~12_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q 
// [20])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [20])))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [20]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~12 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~13_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux11~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [20]))) # 
// (!\decode_stage_1|register_file|mux1|Mux11~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [20])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux11~12_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [20]),
	.datad(\decode_stage_1|register_file|mux1|Mux11~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~13 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux11~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [20])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [20]),
	.datad(\decode_stage_1|register_file|mux1|Mux11~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux11~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [20]))) # 
// (!\decode_stage_1|register_file|mux1|Mux11~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [20])))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux11~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [20]),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux11~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~15 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~10_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [20]) # ((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & 
// (((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [20] & !\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [20]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~10 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux11~10_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [20])) # 
// (!\decode_stage_1|register_file|mux1|Mux11~10_combout  & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [20]))))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux11~10_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|mux1|Mux11~10_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [20]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~11 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux1|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux17~0_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux11~11_combout ))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (\decode_stage_1|register_file|mux1|Mux11~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux11~15_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux11~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~16 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~7_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [20])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [20])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [20]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~7 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux11~7_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [20])) # 
// (!\decode_stage_1|register_file|mux1|Mux11~7_combout  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [20]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux11~7_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [20]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [20]),
	.datad(\decode_stage_1|register_file|mux1|Mux11~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~8 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~0_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [20])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [20])))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [20]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [20]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~0 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~1_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux11~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [20])) # 
// (!\decode_stage_1|register_file|mux1|Mux11~0_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [20]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux11~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [20]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [20]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux11~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~1 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [20])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [20])))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [20]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [20]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~2 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux11~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [20])) # 
// (!\decode_stage_1|register_file|mux1|Mux11~2_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [20]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux11~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [20]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [20]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux11~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~3 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~4_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [20])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [20])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [20]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [20]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~4 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~5_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux11~4_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [20]))) # 
// (!\decode_stage_1|register_file|mux1|Mux11~4_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [20])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux11~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [20]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [20]),
	.datad(\decode_stage_1|register_file|mux1|Mux11~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~5 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~6_combout  = (\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|Rs1_execute [0])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|mux1|Mux11~3_combout )) # 
// (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux11~5_combout )))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux11~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux11~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~6 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux1|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux11~6_combout  & (\decode_stage_1|register_file|mux1|Mux11~8_combout )) # (!\decode_stage_1|register_file|mux1|Mux11~6_combout  
// & ((\decode_stage_1|register_file|mux1|Mux11~1_combout ))))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux11~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|mux1|Mux11~8_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux11~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux11~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~9 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux11~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux11~19_combout  = (\decode_stage_1|register_file|mux1|Mux11~16_combout  & ((\decode_stage_1|register_file|mux1|Mux11~18_combout ) # ((!\decode_stage_1|register_file|mux1|Mux17~1_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux11~16_combout  & (((\decode_stage_1|register_file|mux1|Mux17~1_combout  & \decode_stage_1|register_file|mux1|Mux11~9_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux11~18_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux11~16_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux11~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux11~19 .lut_mask = 16'hBC8C;
defparam \decode_stage_1|register_file|mux1|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[20]~66 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[20]~66_combout  = (\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\execute_stage_1|mux_PC|out_mux[20]~65_combout  & (\execute_stage_1|alu_result_mem [20])) # (!\execute_stage_1|mux_PC|out_mux[20]~65_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux11~19_combout ))))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (((\execute_stage_1|mux_PC|out_mux[20]~65_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [20]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[20]~65_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux11~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[20]~66 .lut_mask = 16'hBCB0;
defparam \execute_stage_1|mux_PC|out_mux[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N10
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~42 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~42_combout  = (\execute_stage_1|mux_PC|out_mux[21]~56_combout  & ((\execute_stage_1|absolute_value_1|Add0~41 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[21]~56_combout  & 
// (!\execute_stage_1|absolute_value_1|Add0~41 ))
// \execute_stage_1|absolute_value_1|Add0~43  = CARRY((\execute_stage_1|mux_PC|out_mux[21]~56_combout ) # (!\execute_stage_1|absolute_value_1|Add0~41 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[21]~56_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~41 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~42_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~43 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~42 .lut_mask = 16'hA5AF;
defparam \execute_stage_1|absolute_value_1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[21]~10 (
// Equation(s):
// \execute_stage_1|alu_result_mem[21]~10_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~42_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[21]~56_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[21]~56_combout ),
	.datab(\execute_stage_1|absolute_value_1|Add0~42_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[21]~10 .lut_mask = 16'hCCAA;
defparam \execute_stage_1|alu_result_mem[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \decode_stage_1|immediate_execute[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[21] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cyclone10lp_io_ibuf \read_data_mem[21]~input (
	.i(read_data_mem[21]),
	.ibar(gnd),
	.o(\read_data_mem[21]~input_o ));
// synopsys translate_off
defparam \read_data_mem[21]~input .bus_hold = "false";
defparam \read_data_mem[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \mem_stage_1|read_data_wb[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[21]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[21] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \mem_stage_1|alu_result_wb[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [21]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[21] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N12
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[21]~44 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[21]~44_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a20 ))) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\mem_stage_1|alu_result_wb [21]))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|alu_result_wb [21]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a20 ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[21]~44 .lut_mask = 16'h5410;
defparam \wb_stage_1|mux_4to1_1|out_mux[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N6
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[21]~45 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[21]~45_combout  = (\wb_stage_1|mux_4to1_1|out_mux[21]~44_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & \mem_stage_1|read_data_wb [21])))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|read_data_wb [21]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[21]~44_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[21]~45 .lut_mask = 16'hFF20;
defparam \wb_stage_1|mux_4to1_1|out_mux[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[21]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[21]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[21]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[21]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N31
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[21]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[21]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[21]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[21]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N31
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[21]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[21]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[21]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[21]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N29
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~0_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [21]))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [21]))))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [21]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [21]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~0 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N31
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~1_combout  = (\decode_stage_1|register_file|mux2|Mux10~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [21]) # ((!\decode_stage_1|shamt_execute [1])))) # 
// (!\decode_stage_1|register_file|mux2|Mux10~0_combout  & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [21] & \decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [21]),
	.datab(\decode_stage_1|register_file|mux2|Mux10~0_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [21]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~1 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[21]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[21]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[21]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[21]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N9
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N23
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N1
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [21]) # (\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [21] & ((!\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [21]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [21]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~17 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux2|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~18_combout  = (\decode_stage_1|register_file|mux2|Mux10~17_combout  & (((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [21]) # (!\decode_stage_1|shamt_execute [0])))) # 
// (!\decode_stage_1|register_file|mux2|Mux10~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [21] & ((\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [21]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [21]),
	.datac(\decode_stage_1|register_file|mux2|Mux10~17_combout ),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~18 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux2|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N7
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N31
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~9_combout  = (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|shamt_execute [2])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [21])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [21])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [21]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~9 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~10_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux10~9_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [21])) # 
// (!\decode_stage_1|register_file|mux2|Mux10~9_combout  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [21]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux10~9_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [21]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|mux2|Mux10~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~10 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N5
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~2_combout  = (\decode_stage_1|shamt_execute [2] & (\decode_stage_1|shamt_execute [3])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [21])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [21])))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [21]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~2 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N15
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux10~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [21]))) # 
// (!\decode_stage_1|register_file|mux2|Mux10~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [21])))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|mux2|Mux10~2_combout ))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|mux2|Mux10~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [21]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~3 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux2|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N23
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N15
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N21
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [21]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [21]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [21]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [21]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~4 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~5_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux10~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [21])) # 
// (!\decode_stage_1|register_file|mux2|Mux10~4_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [21]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux10~4_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [21]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|mux2|Mux10~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N15
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~6_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [21]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [21]))))

	.dataa(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [21]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [21]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~6 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~7_combout  = (\decode_stage_1|register_file|mux2|Mux10~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [21]) # ((!\decode_stage_1|shamt_execute [2])))) # 
// (!\decode_stage_1|register_file|mux2|Mux10~6_combout  & (((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [21] & \decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [21]),
	.datab(\decode_stage_1|register_file|mux2|Mux10~6_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [21]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~7 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~8_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0]) # ((\decode_stage_1|register_file|mux2|Mux10~5_combout )))) # (!\decode_stage_1|shamt_execute [1] & 
// (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux10~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux10~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux10~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~8 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux10~8_combout  & (\decode_stage_1|register_file|mux2|Mux10~10_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux10~8_combout  & ((\decode_stage_1|register_file|mux2|Mux10~3_combout ))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux10~8_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux10~10_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux10~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux10~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~11 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[21]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[21]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[21]~45_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[21]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N21
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[21] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [21]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [21]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [21]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [21]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~12 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~13_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux10~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [21])) # 
// (!\decode_stage_1|register_file|mux2|Mux10~12_combout  & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [21]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux10~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [21]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|mux2|Mux10~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~13 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux10~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [21] & ((\decode_stage_1|register_file|mux2|Mux24~3_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [21]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux10~13_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~14 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux2|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux10~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [21])) # 
// (!\decode_stage_1|register_file|mux2|Mux10~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [21]))))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux10~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [21]),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [21]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux10~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~15 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux2|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux24~1_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux10~11_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux10~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux10~11_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux10~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~16 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux10~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux10~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux10~16_combout  & ((\decode_stage_1|register_file|mux2|Mux10~18_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux10~16_combout  & (\decode_stage_1|register_file|mux2|Mux10~1_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux10~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux10~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux10~18_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux10~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux10~19 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[21]~42 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[21]~42_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|alu_result_mem [21])) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux10~19_combout )))

	.dataa(\execute_stage_1|alu_result_mem [21]),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(gnd),
	.datad(\decode_stage_1|register_file|mux2|Mux10~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[21]~42 .lut_mask = 16'hBB88;
defparam \execute_stage_1|forward_B_mux|out_mux[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[21]~43 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[21]~43_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (((\execute_stage_1|forward_B_mux|out_mux[21]~42_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\execute_stage_1|forward_B_mux|out_mux[21]~42_combout )))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[21]~42_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[21]~43 .lut_mask = 16'hEF20;
defparam \execute_stage_1|forward_B_mux|out_mux[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_b_mux|out_mux[21]~10 (
// Equation(s):
// \execute_stage_1|alu_b_mux|out_mux[21]~10_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [21])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[21]~43_combout )))

	.dataa(\decode_stage_1|immediate_execute [21]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(gnd),
	.datad(\execute_stage_1|forward_B_mux|out_mux[21]~43_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_b_mux|out_mux[21]~10_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_b_mux|out_mux[21]~10 .lut_mask = 16'hBB88;
defparam \execute_stage_1|alu_b_mux|out_mux[21]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~15 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~15_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [21])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[21]~43_combout )))))

	.dataa(\decode_stage_1|immediate_execute [21]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[21]~43_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~15 .lut_mask = 16'h4B78;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~44 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~44_combout  = ((\execute_stage_1|mux_PC|out_mux[21]~56_combout  $ (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~15_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~43 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~45  = CARRY((\execute_stage_1|mux_PC|out_mux[21]~56_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~43 ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~15_combout ))) # (!\execute_stage_1|mux_PC|out_mux[21]~56_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~15_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~43 )))

	.dataa(\execute_stage_1|mux_PC|out_mux[21]~56_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[21]~43 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~44_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~45 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~44 .lut_mask = 16'h962B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[21]~100 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[21]~100_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout )) # (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~44_combout ))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:21:mux_i|out_mux~0_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:21:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~44_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[21]~100_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[21]~100 .lut_mask = 16'hDC98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[21]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[21]~101 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[21]~101_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|mux_PC|out_mux[21]~56_combout  & (\execute_stage_1|alu_b_mux|out_mux[21]~10_combout  $ 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[21]~100_combout ))) # (!\execute_stage_1|mux_PC|out_mux[21]~56_combout  & (\execute_stage_1|alu_b_mux|out_mux[21]~10_combout  & !\execute_stage_1|mux_2to1_alu_abs|out_mux[21]~100_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[21]~100_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[21]~56_combout ),
	.datac(\execute_stage_1|alu_b_mux|out_mux[21]~10_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[21]~100_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[21]~101_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[21]~101 .lut_mask = 16'hD528;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[21]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N15
dffeas \execute_stage_1|alu_result_mem[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[21]~10_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[21]~101_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [21]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[21] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \decode_stage_1|pc_execute[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [21]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [21]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[21] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~0_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [21]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [21] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [21]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [21]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~0 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~1_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux10~0_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [21])) # 
// (!\decode_stage_1|register_file|mux1|Mux10~0_combout  & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [21]))))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux10~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [21]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|mux1|Mux10~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~1 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q 
// [21])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [21])))))

	.dataa(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [21]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [21]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~17 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~18_combout  = (\decode_stage_1|register_file|mux1|Mux10~17_combout  & (((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [21])) # (!\decode_stage_1|Rs1_execute [0]))) # 
// (!\decode_stage_1|register_file|mux1|Mux10~17_combout  & (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [21]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux10~17_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [21]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~18 .lut_mask = 16'hE6A2;
defparam \decode_stage_1|register_file|mux1|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~2_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [21]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [21] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [21]),
	.datac(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [21]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~2 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux10~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [21])) # 
// (!\decode_stage_1|register_file|mux1|Mux10~2_combout  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [21]))))) # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|mux1|Mux10~2_combout ))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|mux1|Mux10~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [21]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~3 .lut_mask = 16'hE6C4;
defparam \decode_stage_1|register_file|mux1|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~6_combout  = (\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|Rs1_execute [3])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [21]))) # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [21]))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [21]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~6 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux10~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [21]))) # 
// (!\decode_stage_1|register_file|mux1|Mux10~6_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [21])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux10~6_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [21]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|mux1|Mux10~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~7 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~4_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [21])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [21])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [21]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [21]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~4 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux10~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [21])) # 
// (!\decode_stage_1|register_file|mux1|Mux10~4_combout  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [21]))))) # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|mux1|Mux10~4_combout ))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|mux1|Mux10~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [21]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~5 .lut_mask = 16'hE6C4;
defparam \decode_stage_1|register_file|mux1|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~8_combout  = (\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|Rs1_execute [1])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux10~5_combout ))) 
// # (!\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|mux1|Mux10~7_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux10~7_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux10~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~8 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~9_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [21]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [21] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [21]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [21]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~9 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~10_combout  = (\decode_stage_1|register_file|mux1|Mux10~9_combout  & (((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [21]) # (!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux10~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [21] & ((\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux10~9_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [21]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [21]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~10 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux1|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux10~8_combout  & ((\decode_stage_1|register_file|mux1|Mux10~10_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux10~8_combout  & (\decode_stage_1|register_file|mux1|Mux10~3_combout )))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux10~8_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|mux1|Mux10~3_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux10~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux10~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~11 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux1|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [21])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [21])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [21]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [21]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~12 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~13_combout  = (\decode_stage_1|register_file|mux1|Mux10~12_combout  & (((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [21])) # (!\decode_stage_1|Rs1_execute [0]))) # 
// (!\decode_stage_1|register_file|mux1|Mux10~12_combout  & (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [21]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux10~12_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [21]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~13 .lut_mask = 16'hE6A2;
defparam \decode_stage_1|register_file|mux1|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux10~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [21])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|mux1|Mux10~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~15_combout  = (\decode_stage_1|register_file|mux1|Mux10~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [21]) # ((!\decode_stage_1|register_file|mux1|Mux17~2_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux10~14_combout  & (((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [21] & \decode_stage_1|register_file|mux1|Mux17~2_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux10~14_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [21]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [21]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~15 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux1|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & (\decode_stage_1|register_file|mux1|Mux17~1_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux10~11_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux10~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux10~11_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux10~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~16 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux1|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux10~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux10~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux10~16_combout  & ((\decode_stage_1|register_file|mux1|Mux10~18_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux10~16_combout  & (\decode_stage_1|register_file|mux1|Mux10~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux10~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux10~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux10~18_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux10~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux10~19 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[21]~55 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[21]~55_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux10~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux10~19_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[21]~55_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[21]~55 .lut_mask = 16'hFC0A;
defparam \execute_stage_1|mux_PC|out_mux[21]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[21]~56 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[21]~56_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[21]~55_combout  & (\execute_stage_1|alu_result_mem [21])) # (!\execute_stage_1|mux_PC|out_mux[21]~55_combout  & 
// ((\decode_stage_1|pc_execute [21]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[21]~55_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [21]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [21]),
	.datad(\execute_stage_1|mux_PC|out_mux[21]~55_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[21]~56_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[21]~56 .lut_mask = 16'hBBC0;
defparam \execute_stage_1|mux_PC|out_mux[21]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~44 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~44_combout  = (\execute_stage_1|mux_PC|out_mux[22]~60_combout  & (!\execute_stage_1|absolute_value_1|Add0~43  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[22]~60_combout  & (\execute_stage_1|absolute_value_1|Add0~43  
// $ (GND)))
// \execute_stage_1|absolute_value_1|Add0~45  = CARRY((!\execute_stage_1|mux_PC|out_mux[22]~60_combout  & !\execute_stage_1|absolute_value_1|Add0~43 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[22]~60_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~43 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~44_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~45 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~44 .lut_mask = 16'h5A05;
defparam \execute_stage_1|absolute_value_1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[22]~11 (
// Equation(s):
// \execute_stage_1|alu_result_mem[22]~11_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~44_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[22]~60_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[22]~60_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~44_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[22]~11 .lut_mask = 16'hEE22;
defparam \execute_stage_1|alu_result_mem[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \decode_stage_1|immediate_execute[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[22] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N15
cyclone10lp_io_ibuf \read_data_mem[22]~input (
	.i(read_data_mem[22]),
	.ibar(gnd),
	.o(\read_data_mem[22]~input_o ));
// synopsys translate_off
defparam \read_data_mem[22]~input .bus_hold = "false";
defparam \read_data_mem[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y7_N23
dffeas \mem_stage_1|read_data_wb[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[22]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[22] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \mem_stage_1|alu_result_wb[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [22]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[22] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N24
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[22]~46 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[22]~46_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a21 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [22])))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a21 ),
	.datac(\mem_stage_1|alu_result_wb [22]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[22]~46 .lut_mask = 16'h4450;
defparam \wb_stage_1|mux_4to1_1|out_mux[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N22
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[22]~47 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout  = (\wb_stage_1|mux_4to1_1|out_mux[22]~46_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & \mem_stage_1|read_data_wb [22])))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|read_data_wb [22]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[22]~46_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[22]~47 .lut_mask = 16'hFF20;
defparam \wb_stage_1|mux_4to1_1|out_mux[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[22]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[22]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[22]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N29
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N3
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N17
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [22]) # (\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [22] & ((!\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [22]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [22]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~17 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~18_combout  = (\decode_stage_1|register_file|mux2|Mux9~17_combout  & (((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [22]) # (!\decode_stage_1|shamt_execute [1])))) # 
// (!\decode_stage_1|register_file|mux2|Mux9~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [22] & ((\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [22]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [22]),
	.datac(\decode_stage_1|register_file|mux2|Mux9~17_combout ),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~18 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux2|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[22]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[22]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[22]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N15
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [22]) # (\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [22] & ((!\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [22]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [22]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~12 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux9~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [22]))) # 
// (!\decode_stage_1|register_file|mux2|Mux9~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [22])))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux9~12_combout ))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|mux2|Mux9~12_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [22]),
	.datad(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [22]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~13 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux2|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux9~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [22] & ((\decode_stage_1|register_file|mux2|Mux24~3_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [22]),
	.datac(\decode_stage_1|register_file|mux2|Mux9~13_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~14 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux2|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux9~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [22]))) # 
// (!\decode_stage_1|register_file|mux2|Mux9~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [22])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux9~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [22]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [22]),
	.datad(\decode_stage_1|register_file|mux2|Mux9~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~15 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[22]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[22]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[22]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[22]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[22]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[22]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[22]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[22]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[22]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N13
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~10_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [22]) # (\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [22] & ((!\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [22]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [22]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~10 .lut_mask = 16'hAAE4;
defparam \decode_stage_1|register_file|mux2|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux9~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [22]))) # 
// (!\decode_stage_1|register_file|mux2|Mux9~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [22])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux9~10_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [22]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [22]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux9~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~11 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux24~0_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux9~11_combout ))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux9~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux9~15_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux9~11_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~16 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:30:reg_i|Q[22]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:30:reg_i|Q[22]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[22]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N9
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N3
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~0_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [22]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [22]))))

	.dataa(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [22]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [22]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~0 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~1_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux9~0_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [22]))) # 
// (!\decode_stage_1|register_file|mux2|Mux9~0_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [22])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux9~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [22]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [22]),
	.datad(\decode_stage_1|register_file|mux2|Mux9~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~1 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~4_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [22]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [22]))))

	.dataa(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [22]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [22]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~4 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~5_combout  = (\decode_stage_1|register_file|mux2|Mux9~4_combout  & (((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [22])) # (!\decode_stage_1|shamt_execute [2]))) # 
// (!\decode_stage_1|register_file|mux2|Mux9~4_combout  & (\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [22])))

	.dataa(\decode_stage_1|register_file|mux2|Mux9~4_combout ),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [22]),
	.datad(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [22]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~5 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux2|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[22]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[22]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[22]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N23
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[22]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[22]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[22]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N5
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~2_combout  = (\decode_stage_1|shamt_execute [2] & (\decode_stage_1|shamt_execute [3])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [22])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [22])))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [22]),
	.datad(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [22]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~2 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux9~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [22]))) # 
// (!\decode_stage_1|register_file|mux2|Mux9~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [22])))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux9~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [22]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [22]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|register_file|mux2|Mux9~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~3 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~6_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|mux2|Mux9~3_combout ))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|mux2|Mux9~5_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux9~5_combout ),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux9~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~6 .lut_mask = 16'hF2C2;
defparam \decode_stage_1|register_file|mux2|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[22]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[22]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[22]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N25
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:31:reg_i|Q[22]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:31:reg_i|Q[22]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[22]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N3
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[22]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[22]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[22]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N13
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[22]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[22]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[22]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N5
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[22] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~7_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [22]) # ((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [22] & !\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [22]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [22]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~7 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~8_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux9~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [22]))) # 
// (!\decode_stage_1|register_file|mux2|Mux9~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [22])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux9~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [22]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [22]),
	.datad(\decode_stage_1|register_file|mux2|Mux9~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~8 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~9_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux9~6_combout  & ((\decode_stage_1|register_file|mux2|Mux9~8_combout ))) # (!\decode_stage_1|register_file|mux2|Mux9~6_combout  
// & (\decode_stage_1|register_file|mux2|Mux9~1_combout )))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux9~6_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|mux2|Mux9~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux9~6_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux9~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~9 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux2|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux9~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux9~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux9~16_combout  & (\decode_stage_1|register_file|mux2|Mux9~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux9~16_combout  & ((\decode_stage_1|register_file|mux2|Mux9~9_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux9~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux9~18_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux9~16_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux9~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux9~19 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux2|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[22]~44 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[22]~44_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|alu_result_mem [22])) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux9~19_combout )))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\execute_stage_1|alu_result_mem [22]),
	.datac(gnd),
	.datad(\decode_stage_1|register_file|mux2|Mux9~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[22]~44 .lut_mask = 16'hDD88;
defparam \execute_stage_1|forward_B_mux|out_mux[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[22]~45 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[22]~45_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & 
// ((\execute_stage_1|forward_B_mux|out_mux[22]~44_combout ))) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (((\execute_stage_1|forward_B_mux|out_mux[22]~44_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[22]~44_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[22]~45 .lut_mask = 16'hFD20;
defparam \execute_stage_1|forward_B_mux|out_mux[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cyclone10lp_lcell_comb \execute_stage_1|alu_b_mux|out_mux[22]~11 (
// Equation(s):
// \execute_stage_1|alu_b_mux|out_mux[22]~11_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [22])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[22]~45_combout )))

	.dataa(\decode_stage_1|immediate_execute [22]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(gnd),
	.datad(\execute_stage_1|forward_B_mux|out_mux[22]~45_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_b_mux|out_mux[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_b_mux|out_mux[22]~11 .lut_mask = 16'hBB88;
defparam \execute_stage_1|alu_b_mux|out_mux[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~14 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~14_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [22])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[22]~45_combout )))))

	.dataa(\decode_stage_1|immediate_execute [22]),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[22]~45_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~14 .lut_mask = 16'h636C;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~46 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~46_combout  = (\execute_stage_1|mux_PC|out_mux[22]~60_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~14_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~45 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~14_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~45  & VCC)))) # 
// (!\execute_stage_1|mux_PC|out_mux[22]~60_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~14_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~45 ) # (GND))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~14_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~45 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~47  = CARRY((\execute_stage_1|mux_PC|out_mux[22]~60_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~14_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~45 )) # (!\execute_stage_1|mux_PC|out_mux[22]~60_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~14_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~45 ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[22]~60_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[22]~45 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~46_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~47 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~46 .lut_mask = 16'h694D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[22]~102 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[22]~102_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & ((\execute_stage_1|alu_result_mem[5]~29_combout ) # 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~46_combout )))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:22:mux_i|out_mux~0_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~46_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:22:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[22]~102_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[22]~102 .lut_mask = 16'hB9A8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[22]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[22]~103 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[22]~103_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|mux_PC|out_mux[22]~60_combout  & (\execute_stage_1|alu_b_mux|out_mux[22]~11_combout  $ 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[22]~102_combout ))) # (!\execute_stage_1|mux_PC|out_mux[22]~60_combout  & (\execute_stage_1|alu_b_mux|out_mux[22]~11_combout  & !\execute_stage_1|mux_2to1_alu_abs|out_mux[22]~102_combout )))) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[22]~102_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[22]~60_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|alu_b_mux|out_mux[22]~11_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[22]~102_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[22]~103_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[22]~103 .lut_mask = 16'hB348;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[22]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \execute_stage_1|alu_result_mem[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[22]~11_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[22]~103_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [22]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[22] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~17_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [22]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [22] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [22]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [22]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~17 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~18_combout  = (\decode_stage_1|register_file|mux1|Mux9~17_combout  & (((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [22]) # (!\decode_stage_1|Rs1_execute [1])))) # 
// (!\decode_stage_1|register_file|mux1|Mux9~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [22] & ((\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [22]),
	.datab(\decode_stage_1|register_file|mux1|Mux9~17_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [22]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~18 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~10_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [22]) # (\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [22] & ((!\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [22]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [22]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~10 .lut_mask = 16'hAAE4;
defparam \decode_stage_1|register_file|mux1|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux9~10_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [22])) # 
// (!\decode_stage_1|register_file|mux1|Mux9~10_combout  & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [22]))))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux9~10_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [22]),
	.datac(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [22]),
	.datad(\decode_stage_1|register_file|mux1|Mux9~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~11 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~12_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [22]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [22] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [22]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [22]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~12 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~13_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux9~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [22]))) # 
// (!\decode_stage_1|register_file|mux1|Mux9~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [22])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux9~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [22]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [22]),
	.datad(\decode_stage_1|register_file|mux1|Mux9~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|mux1|Mux9~13_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|gen_reg:1:reg_i|Q [22]))))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (((\decode_stage_1|register_file|mux1|Mux17~4_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux9~13_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [22]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~14 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux9~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [22]))) # 
// (!\decode_stage_1|register_file|mux1|Mux9~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [22])))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux9~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [22]),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [22]),
	.datac(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux9~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~15 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux9~11_combout ) # ((\decode_stage_1|register_file|mux1|Mux17~1_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((!\decode_stage_1|register_file|mux1|Mux17~1_combout  & \decode_stage_1|register_file|mux1|Mux9~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux9~11_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux9~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~16 .lut_mask = 16'hCBC8;
defparam \decode_stage_1|register_file|mux1|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~0_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [22]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [22] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [22]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [22]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~0 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~1_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux9~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [22])) # (!\decode_stage_1|register_file|mux1|Mux9~0_combout  
// & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [22]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux9~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [22]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [22]),
	.datad(\decode_stage_1|register_file|mux1|Mux9~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~1 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~7_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [22])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [22])))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [22]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [22]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~7 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux9~7_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [22])) # (!\decode_stage_1|register_file|mux1|Mux9~7_combout  
// & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [22]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux9~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [22]),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [22]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux9~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~8 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~2_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [22]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [22] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [22]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [22]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~2 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux1|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux9~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [22]))) # (!\decode_stage_1|register_file|mux1|Mux9~2_combout 
//  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [22])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux9~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [22]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [22]),
	.datad(\decode_stage_1|register_file|mux1|Mux9~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~3 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~4_combout  = (\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|Rs1_execute [3])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [22]))) 
// # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [22]))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [22]),
	.datad(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [22]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~4 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~5_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux9~4_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [22]))) # (!\decode_stage_1|register_file|mux1|Mux9~4_combout 
//  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [22])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux9~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [22]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [22]),
	.datad(\decode_stage_1|register_file|mux1|Mux9~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~5 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~6_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1]) # ((\decode_stage_1|register_file|mux1|Mux9~3_combout )))) # (!\decode_stage_1|Rs1_execute [0] & (!\decode_stage_1|Rs1_execute [1] & 
// ((\decode_stage_1|register_file|mux1|Mux9~5_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux9~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux9~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~6 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux9~6_combout  & ((\decode_stage_1|register_file|mux1|Mux9~8_combout ))) # (!\decode_stage_1|register_file|mux1|Mux9~6_combout  & 
// (\decode_stage_1|register_file|mux1|Mux9~1_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux9~6_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux9~1_combout ),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux9~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux9~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~9 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux9~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux9~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux9~16_combout  & (\decode_stage_1|register_file|mux1|Mux9~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux9~16_combout  & ((\decode_stage_1|register_file|mux1|Mux9~9_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux9~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux9~18_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux9~16_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux9~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux9~19 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux1|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \decode_stage_1|pc_execute[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [22]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [22]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[22] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[22]~59 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[22]~59_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\decode_stage_1|pc_execute [22]) # (\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout  & ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.datac(\decode_stage_1|pc_execute [22]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[22]~59_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[22]~59 .lut_mask = 16'hAAE4;
defparam \execute_stage_1|mux_PC|out_mux[22]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[22]~60 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[22]~60_combout  = (\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\execute_stage_1|mux_PC|out_mux[22]~59_combout  & (\execute_stage_1|alu_result_mem [22])) # (!\execute_stage_1|mux_PC|out_mux[22]~59_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux9~19_combout ))))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (((\execute_stage_1|mux_PC|out_mux[22]~59_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datab(\execute_stage_1|alu_result_mem [22]),
	.datac(\decode_stage_1|register_file|mux1|Mux9~19_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[22]~59_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[22]~60_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[22]~60 .lut_mask = 16'hDDA0;
defparam \execute_stage_1|mux_PC|out_mux[22]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~46 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~46_combout  = (\execute_stage_1|mux_PC|out_mux[23]~54_combout  & ((\execute_stage_1|absolute_value_1|Add0~45 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[23]~54_combout  & 
// (!\execute_stage_1|absolute_value_1|Add0~45 ))
// \execute_stage_1|absolute_value_1|Add0~47  = CARRY((\execute_stage_1|mux_PC|out_mux[23]~54_combout ) # (!\execute_stage_1|absolute_value_1|Add0~45 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[23]~54_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~45 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~46_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~47 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~46 .lut_mask = 16'hA5AF;
defparam \execute_stage_1|absolute_value_1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N4
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[23]~12 (
// Equation(s):
// \execute_stage_1|alu_result_mem[23]~12_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & (\execute_stage_1|absolute_value_1|Add0~46_combout )) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// ((\execute_stage_1|mux_PC|out_mux[23]~54_combout )))

	.dataa(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datab(\execute_stage_1|absolute_value_1|Add0~46_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|mux_PC|out_mux[23]~54_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[23]~12 .lut_mask = 16'hDD88;
defparam \execute_stage_1|alu_result_mem[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N27
dffeas \decode_stage_1|immediate_execute[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[23] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N22
cyclone10lp_io_ibuf \read_data_mem[23]~input (
	.i(read_data_mem[23]),
	.ibar(gnd),
	.o(\read_data_mem[23]~input_o ));
// synopsys translate_off
defparam \read_data_mem[23]~input .bus_hold = "false";
defparam \read_data_mem[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y7_N19
dffeas \mem_stage_1|read_data_wb[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[23]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[23] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N1
dffeas \mem_stage_1|alu_result_wb[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [23]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[23] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N0
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[23]~48 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[23]~48_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a22 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [23])))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a22 ),
	.datac(\mem_stage_1|alu_result_wb [23]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[23]~48 .lut_mask = 16'h4450;
defparam \wb_stage_1|mux_4to1_1|out_mux[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N18
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[23]~49 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout  = (\wb_stage_1|mux_4to1_1|out_mux[23]~48_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & \mem_stage_1|read_data_wb [23])))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|read_data_wb [23]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[23]~48_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[23]~49 .lut_mask = 16'hFF20;
defparam \wb_stage_1|mux_4to1_1|out_mux[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[23]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[23]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[23]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y9_N11
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[23]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[23]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[23]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N13
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[23]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[23]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[23]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N15
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~0_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [23])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [23])))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [23]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [23]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~0 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux2|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[23]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[23]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[23]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N1
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~1_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux8~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [23]))) # 
// (!\decode_stage_1|register_file|mux2|Mux8~0_combout  & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [23])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux8~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [23]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux8~0_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [23]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~1 .lut_mask = 16'hF838;
defparam \decode_stage_1|register_file|mux2|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N11
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N3
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[23]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[23]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[23]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N9
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N25
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [23])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [23])))))

	.dataa(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [23]),
	.datab(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [23]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~17 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux2|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~18_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux8~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [23])) # 
// (!\decode_stage_1|register_file|mux2|Mux8~17_combout  & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [23]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux8~17_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [23]),
	.datac(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [23]),
	.datad(\decode_stage_1|register_file|mux2|Mux8~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~18 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N9
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N19
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N11
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~2_combout  = (\decode_stage_1|shamt_execute [2] & (\decode_stage_1|shamt_execute [3])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [23])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [23])))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [23]),
	.datad(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [23]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~2 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux8~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [23])) # (!\decode_stage_1|register_file|mux2|Mux8~2_combout 
//  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [23]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux8~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [23]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [23]),
	.datad(\decode_stage_1|register_file|mux2|Mux8~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~3 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N31
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:18:reg_i|Q[23]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:18:reg_i|Q[23]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[23]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N5
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N1
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [23]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [23]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [23]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [23]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~4 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N27
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~5_combout  = (\decode_stage_1|register_file|mux2|Mux8~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [23]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux8~4_combout  & (((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [23] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [23]),
	.datab(\decode_stage_1|register_file|mux2|Mux8~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [23]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~5 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:28:reg_i|Q[23]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:28:reg_i|Q[23]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:28:reg_i|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[23]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:28:reg_i|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~6_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [23]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [23]))))

	.dataa(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [23]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [23]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~6 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~7_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux8~6_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [23])) # (!\decode_stage_1|register_file|mux2|Mux8~6_combout 
//  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [23]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux8~6_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [23]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [23]),
	.datad(\decode_stage_1|register_file|mux2|Mux8~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~7 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~8_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0]) # ((\decode_stage_1|register_file|mux2|Mux8~5_combout )))) # (!\decode_stage_1|shamt_execute [1] & 
// (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux8~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux8~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux8~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~8 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[23]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[23]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[23]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N1
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[23]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[23]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[23]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N31
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[23]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[23]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[23]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N23
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~9_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [23]) # ((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [23] & !\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [23]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [23]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~9 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~10_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux8~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [23]))) # 
// (!\decode_stage_1|register_file|mux2|Mux8~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [23])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux8~9_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [23]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [23]),
	.datad(\decode_stage_1|register_file|mux2|Mux8~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~10 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux8~8_combout  & ((\decode_stage_1|register_file|mux2|Mux8~10_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux8~8_combout  & (\decode_stage_1|register_file|mux2|Mux8~3_combout )))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux8~8_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux8~3_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux8~8_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux8~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~11 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux2|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[23]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[23]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[23]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N7
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [23]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [23]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [23]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [23]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~12 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~13_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux8~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [23])) # 
// (!\decode_stage_1|register_file|mux2|Mux8~12_combout  & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [23]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux8~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [23]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [23]),
	.datad(\decode_stage_1|register_file|mux2|Mux8~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~13 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[23] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & ((\decode_stage_1|register_file|mux2|Mux8~13_combout ) # ((!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|gen_reg:1:reg_i|Q [23] & \decode_stage_1|register_file|mux2|Mux24~3_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux8~13_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [23]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~14 .lut_mask = 16'hACF0;
defparam \decode_stage_1|register_file|mux2|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux8~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [23])) # 
// (!\decode_stage_1|register_file|mux2|Mux8~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [23]))))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux8~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [23]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [23]),
	.datad(\decode_stage_1|register_file|mux2|Mux8~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux24~1_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux8~11_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux8~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux8~11_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux8~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~16 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux8~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux8~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux8~16_combout  & ((\decode_stage_1|register_file|mux2|Mux8~18_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux8~16_combout  & (\decode_stage_1|register_file|mux2|Mux8~1_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux8~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux8~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux8~18_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux8~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux8~19 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N18
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[23]~46 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[23]~46_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|alu_result_mem [23])) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux8~19_combout )))

	.dataa(\execute_stage_1|alu_result_mem [23]),
	.datab(gnd),
	.datac(\decode_stage_1|register_file|mux2|Mux8~19_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[23]~46 .lut_mask = 16'hAAF0;
defparam \execute_stage_1|forward_B_mux|out_mux[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N6
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[23]~47 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[23]~47_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (((\execute_stage_1|forward_B_mux|out_mux[23]~46_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\execute_stage_1|forward_B_mux|out_mux[23]~46_combout )))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[23]~46_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[23]~47 .lut_mask = 16'hEF20;
defparam \execute_stage_1|forward_B_mux|out_mux[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N30
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~104 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~104_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [23])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[23]~47_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datab(gnd),
	.datac(\decode_stage_1|immediate_execute [23]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[23]~47_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[23]~104_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~104 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~105 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~105_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|mux_PC|out_mux[23]~54_combout  & (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[23]~104_combout ))) # (!\execute_stage_1|mux_PC|out_mux[23]~54_combout  & (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~104_combout )))) 
// # (!\execute_stage_1|alu_result_mem[5]~29_combout  & (((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[23]~54_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[23]~104_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[23]~105_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~105 .lut_mask = 16'hD258;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N0
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~13 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~13_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [23])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[23]~47_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [23]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[23]~47_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~13 .lut_mask = 16'h596A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~48 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~48_combout  = ((\execute_stage_1|mux_PC|out_mux[23]~54_combout  $ (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~13_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~47 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~49  = CARRY((\execute_stage_1|mux_PC|out_mux[23]~54_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~47 ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~13_combout ))) # (!\execute_stage_1|mux_PC|out_mux[23]~54_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~13_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~47 )))

	.dataa(\execute_stage_1|mux_PC|out_mux[23]~54_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[23]~47 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~48_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~49 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~48 .lut_mask = 16'h962B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~106 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~106_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & (\execute_stage_1|mux_2to1_alu_abs|out_mux[23]~105_combout )) # (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\execute_stage_1|mux_2to1_alu_abs|out_mux[23]~105_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~48_combout ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[23]~105_combout  & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:23:mux_i|out_mux~0_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\execute_stage_1|mux_2to1_alu_abs|out_mux[23]~105_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:23:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~48_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[23]~106_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~106 .lut_mask = 16'hDC98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[23]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y8_N5
dffeas \execute_stage_1|alu_result_mem[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[23]~12_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[23]~106_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [23]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[23] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N25
dffeas \decode_stage_1|pc_execute[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [23]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [23]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[23] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~0_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [23]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [23] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [23]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [23]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~0 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux1|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~1_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux8~0_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [23])) # (!\decode_stage_1|register_file|mux1|Mux8~0_combout  
// & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [23]))))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux8~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [23]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [23]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|register_file|mux1|Mux8~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~1 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [23])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [23])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [23]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [23]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~12 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~13_combout  = (\decode_stage_1|register_file|mux1|Mux8~12_combout  & (((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [23]) # (!\decode_stage_1|Rs1_execute [0])))) # 
// (!\decode_stage_1|register_file|mux1|Mux8~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [23] & ((\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [23]),
	.datab(\decode_stage_1|register_file|mux1|Mux8~12_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [23]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~13 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|mux1|Mux8~13_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|gen_reg:1:reg_i|Q [23]))))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (((\decode_stage_1|register_file|mux1|Mux17~4_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux8~13_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [23]),
	.datad(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~14 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux8~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [23])) # 
// (!\decode_stage_1|register_file|mux1|Mux8~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [23]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux8~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [23]),
	.datab(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [23]),
	.datad(\decode_stage_1|register_file|mux1|Mux8~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~15 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~9_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [23]) # (\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [23] & ((!\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [23]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [23]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~9 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux1|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~10_combout  = (\decode_stage_1|register_file|mux1|Mux8~9_combout  & (((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [23]) # (!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux8~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [23] & ((\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux8~9_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [23]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [23]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~10 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux1|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [23])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [23])))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [23]),
	.datac(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [23]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~2 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux8~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [23]))) # (!\decode_stage_1|register_file|mux1|Mux8~2_combout 
//  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [23])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux8~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [23]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [23]),
	.datad(\decode_stage_1|register_file|mux1|Mux8~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~6_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [23])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [23])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [23]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [23]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~6 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux8~6_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [23])) # (!\decode_stage_1|register_file|mux1|Mux8~6_combout  
// & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [23]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux8~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [23]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [23]),
	.datad(\decode_stage_1|register_file|mux1|Mux8~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~7 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~4_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [23]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [23] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [23]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [23]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~4 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux1|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux8~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [23]))) # (!\decode_stage_1|register_file|mux1|Mux8~4_combout 
//  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [23])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux8~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [23]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [23]),
	.datad(\decode_stage_1|register_file|mux1|Mux8~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~5 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~8_combout  = (\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|Rs1_execute [1])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux8~5_combout ))) # 
// (!\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|mux1|Mux8~7_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux8~7_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux8~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~8 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux8~8_combout  & (\decode_stage_1|register_file|mux1|Mux8~10_combout )) # (!\decode_stage_1|register_file|mux1|Mux8~8_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux8~3_combout ))))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux8~8_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|mux1|Mux8~10_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux8~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux8~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~11 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux17~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux8~11_combout ))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux8~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux8~15_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux8~11_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~16 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux1|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q 
// [23])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [23])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [23]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [23]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~17 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~18_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux8~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [23]))) # 
// (!\decode_stage_1|register_file|mux1|Mux8~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [23])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux8~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [23]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [23]),
	.datad(\decode_stage_1|register_file|mux1|Mux8~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~18 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux8~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux8~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux8~16_combout  & ((\decode_stage_1|register_file|mux1|Mux8~18_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux8~16_combout  & (\decode_stage_1|register_file|mux1|Mux8~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux8~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux8~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux8~16_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux8~18_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux8~19 .lut_mask = 16'hF838;
defparam \decode_stage_1|register_file|mux1|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[23]~53 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[23]~53_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux8~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux8~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[23]~53_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[23]~53 .lut_mask = 16'hF2C2;
defparam \execute_stage_1|mux_PC|out_mux[23]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[23]~54 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[23]~54_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[23]~53_combout  & (\execute_stage_1|alu_result_mem [23])) # (!\execute_stage_1|mux_PC|out_mux[23]~53_combout  & 
// ((\decode_stage_1|pc_execute [23]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[23]~53_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [23]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [23]),
	.datad(\execute_stage_1|mux_PC|out_mux[23]~53_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[23]~54_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[23]~54 .lut_mask = 16'hBBC0;
defparam \execute_stage_1|mux_PC|out_mux[23]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N16
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~48 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~48_combout  = (\execute_stage_1|mux_PC|out_mux[24]~58_combout  & (!\execute_stage_1|absolute_value_1|Add0~47  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[24]~58_combout  & (\execute_stage_1|absolute_value_1|Add0~47  
// $ (GND)))
// \execute_stage_1|absolute_value_1|Add0~49  = CARRY((!\execute_stage_1|mux_PC|out_mux[24]~58_combout  & !\execute_stage_1|absolute_value_1|Add0~47 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[24]~58_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~47 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~48_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~49 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~48 .lut_mask = 16'h5A05;
defparam \execute_stage_1|absolute_value_1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N24
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[24]~13 (
// Equation(s):
// \execute_stage_1|alu_result_mem[24]~13_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~48_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[24]~58_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[24]~58_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~48_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[24]~13 .lut_mask = 16'hEE44;
defparam \execute_stage_1|alu_result_mem[24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \decode_stage_1|immediate_execute[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[24] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cyclone10lp_io_ibuf \read_data_mem[24]~input (
	.i(read_data_mem[24]),
	.ibar(gnd),
	.o(\read_data_mem[24]~input_o ));
// synopsys translate_off
defparam \read_data_mem[24]~input .bus_hold = "false";
defparam \read_data_mem[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y7_N15
dffeas \mem_stage_1|read_data_wb[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[24]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[24] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N29
dffeas \mem_stage_1|alu_result_wb[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [24]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[24] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N28
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[24]~50 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[24]~50_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a23 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [24])))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a23 ),
	.datac(\mem_stage_1|alu_result_wb [24]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[24]~50 .lut_mask = 16'h4450;
defparam \wb_stage_1|mux_4to1_1|out_mux[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N14
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[24]~51 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout  = (\wb_stage_1|mux_4to1_1|out_mux[24]~50_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & 
// (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & \mem_stage_1|read_data_wb [24])))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|read_data_wb [24]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~50_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[24]~51 .lut_mask = 16'hFF20;
defparam \wb_stage_1|mux_4to1_1|out_mux[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:15:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:15:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[24]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N11
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[24]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y15_N11
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [24])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [24])))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [24]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~17 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux2|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[24]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N13
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~18_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux7~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [24])) # 
// (!\decode_stage_1|register_file|mux2|Mux7~17_combout  & ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [24]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux7~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [24]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux7~17_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [24]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~18 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux2|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N13
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~2_combout  = (\decode_stage_1|shamt_execute [2] & (\decode_stage_1|shamt_execute [3])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [24])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [24])))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [24]),
	.datad(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [24]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~2 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:29:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:29:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:29:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~3_combout  = (\decode_stage_1|register_file|mux2|Mux7~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [24]) # ((!\decode_stage_1|shamt_execute [2])))) # 
// (!\decode_stage_1|register_file|mux2|Mux7~2_combout  & (((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [24] & \decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux7~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [24]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [24]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~3 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~4_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [24]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [24]))))

	.dataa(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [24]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [24]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~4 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~5_combout  = (\decode_stage_1|register_file|mux2|Mux7~4_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [24]) # ((!\decode_stage_1|shamt_execute [2])))) # 
// (!\decode_stage_1|register_file|mux2|Mux7~4_combout  & (((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [24] & \decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux7~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [24]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [24]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~5 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~6_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux7~3_combout ) # ((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (((!\decode_stage_1|shamt_execute [1] & \decode_stage_1|register_file|mux2|Mux7~5_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux7~3_combout ),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux7~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~6 .lut_mask = 16'hADA8;
defparam \decode_stage_1|register_file|mux2|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:30:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:30:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:18:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:18:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:22:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:22:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~0_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [24]) # (\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [24] & ((!\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [24]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~0 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux2|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:26:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:26:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~1_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux7~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [24])) # (!\decode_stage_1|register_file|mux2|Mux7~0_combout 
//  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [24]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux7~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [24]),
	.datac(\decode_stage_1|register_file|mux2|Mux7~0_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [24]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~1 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux2|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:31:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:31:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[24]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N19
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[24]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y19_N25
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[24]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y19_N29
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~7_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [24]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [24]))))

	.dataa(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [24]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~7 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~8_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux7~7_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [24])) # (!\decode_stage_1|register_file|mux2|Mux7~7_combout 
//  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [24]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux7~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [24]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [24]),
	.datad(\decode_stage_1|register_file|mux2|Mux7~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~8 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~9_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux7~6_combout  & ((\decode_stage_1|register_file|mux2|Mux7~8_combout ))) # (!\decode_stage_1|register_file|mux2|Mux7~6_combout  
// & (\decode_stage_1|register_file|mux2|Mux7~1_combout )))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux7~6_combout ))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|mux2|Mux7~6_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux7~1_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux7~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~9 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux2|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[24]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:2:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:2:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:2:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N23
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:2:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N19
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:5:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:5:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [24]) # (\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [24] & ((!\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [24]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~12 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux2|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux7~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [24])) # 
// (!\decode_stage_1|register_file|mux2|Mux7~12_combout  & ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [24]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux7~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [24]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux7~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~13 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux2|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux7~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [24] & (\decode_stage_1|register_file|mux2|Mux24~3_combout )))

	.dataa(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux7~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~14 .lut_mask = 16'hEC2C;
defparam \decode_stage_1|register_file|mux2|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux7~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [24])) # 
// (!\decode_stage_1|register_file|mux2|Mux7~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [24]))))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux7~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [24]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux7~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~15 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux2|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[24]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y8_N21
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[24]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[24]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[24]~51_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[24]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N27
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[24] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~10_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [24])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [24])))))

	.dataa(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [24]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [24]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~10 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux2|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux7~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [24]))) # 
// (!\decode_stage_1|register_file|mux2|Mux7~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [24])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux7~10_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [24]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux7~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~11 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux24~0_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux7~11_combout ))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux7~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux7~15_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux7~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~16 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux2|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux7~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux7~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux7~16_combout  & (\decode_stage_1|register_file|mux2|Mux7~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux7~16_combout  & ((\decode_stage_1|register_file|mux2|Mux7~9_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux7~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux7~18_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux7~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux7~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux7~19 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[24]~48 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[24]~48_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|alu_result_mem [24])) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux7~19_combout )))

	.dataa(\execute_stage_1|alu_result_mem [24]),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(gnd),
	.datad(\decode_stage_1|register_file|mux2|Mux7~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[24]~48 .lut_mask = 16'hBB88;
defparam \execute_stage_1|forward_B_mux|out_mux[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[24]~49 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[24]~49_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (((\execute_stage_1|forward_B_mux|out_mux[24]~48_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\execute_stage_1|forward_B_mux|out_mux[24]~48_combout )))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(\execute_stage_1|forward_B_mux|out_mux[24]~48_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[24]~49 .lut_mask = 16'hE2F0;
defparam \execute_stage_1|forward_B_mux|out_mux[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N18
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~107 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~107_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [24])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[24]~49_combout )))

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [24]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[24]~49_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[24]~107_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~107 .lut_mask = 16'hF3C0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N8
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~108 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~108_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (((\execute_stage_1|mux_PC|out_mux[24]~58_combout  & \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~107_combout )) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout ))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|alu_result_mem[5]~29_combout  & (\execute_stage_1|mux_PC|out_mux[24]~58_combout  $ 
// (\execute_stage_1|mux_2to1_alu_abs|out_mux[24]~107_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[24]~58_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[24]~107_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[24]~108_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~108 .lut_mask = 16'hA662;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~12 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~12_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [24])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[24]~49_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [24]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[24]~49_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~12 .lut_mask = 16'h596A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~50 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~50_combout  = (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~12_combout  & ((\execute_stage_1|mux_PC|out_mux[24]~58_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~49 )) # (!\execute_stage_1|mux_PC|out_mux[24]~58_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~49 ) # (GND))))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~12_combout  & ((\execute_stage_1|mux_PC|out_mux[24]~58_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~49  & VCC)) # 
// (!\execute_stage_1|mux_PC|out_mux[24]~58_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~49 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~51  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~12_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~49 ) # 
// (!\execute_stage_1|mux_PC|out_mux[24]~58_combout ))) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~12_combout  & (!\execute_stage_1|mux_PC|out_mux[24]~58_combout  & !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~49 
// )))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~12_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[24]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[24]~49 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~50_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~51 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~50 .lut_mask = 16'h692B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~109 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~109_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[24]~108_combout )))) # (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\execute_stage_1|mux_2to1_alu_abs|out_mux[24]~108_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~50_combout ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[24]~108_combout  & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:24:mux_i|out_mux~0_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:24:mux_i|out_mux~0_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[24]~108_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~50_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[24]~109_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~109 .lut_mask = 16'hF4A4;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[24]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N25
dffeas \execute_stage_1|alu_result_mem[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[24]~13_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[24]~109_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [24]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[24] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \decode_stage_1|pc_execute[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [24]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [24]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[24] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[24]~57 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[24]~57_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\decode_stage_1|pc_execute [24]) # (\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout  & ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [24]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[24]~57_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[24]~57 .lut_mask = 16'hCCE2;
defparam \execute_stage_1|mux_PC|out_mux[24]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1]) # (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [24])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [24] & (!\decode_stage_1|Rs1_execute [1])))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [24]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [24]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~17 .lut_mask = 16'hCEC2;
defparam \decode_stage_1|register_file|mux1|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux7~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [24]))) # 
// (!\decode_stage_1|register_file|mux1|Mux7~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [24])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux7~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [24]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux7~17_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [24]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~18 .lut_mask = 16'hF838;
defparam \decode_stage_1|register_file|mux1|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~12_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [24]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [24] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [24]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [24]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~12 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~13_combout  = (\decode_stage_1|register_file|mux1|Mux7~12_combout  & (((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [24]) # (!\decode_stage_1|Rs1_execute [1])))) # 
// (!\decode_stage_1|register_file|mux1|Mux7~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [24] & ((\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|mux1|Mux7~12_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [24]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~13 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux7~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [24])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [24]),
	.datad(\decode_stage_1|register_file|mux1|Mux7~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux7~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [24]))) # 
// (!\decode_stage_1|register_file|mux1|Mux7~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [24])))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux7~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [24]),
	.datac(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux7~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~15 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~10_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [24]) # (\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [24] & ((!\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [24]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [24]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~10 .lut_mask = 16'hAAE4;
defparam \decode_stage_1|register_file|mux1|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux7~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [24]))) # 
// (!\decode_stage_1|register_file|mux1|Mux7~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [24])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux7~10_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [24]),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|register_file|mux1|Mux7~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~11 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux17~1_combout ) # ((\decode_stage_1|register_file|mux1|Mux7~11_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux7~15_combout )))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux7~15_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux7~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~16 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux1|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~0_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [24]))) # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [24]))))

	.dataa(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [24]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~0 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~1_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux7~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [24])) # (!\decode_stage_1|register_file|mux1|Mux7~0_combout  
// & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [24]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux7~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [24]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux7~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~1 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [24]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [24] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [24]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~7 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux1|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux7~7_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [24])) # (!\decode_stage_1|register_file|mux1|Mux7~7_combout  
// & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [24]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux7~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [24]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [24]),
	.datad(\decode_stage_1|register_file|mux1|Mux7~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~8 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~4_combout  = (\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|Rs1_execute [3])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [24]))) 
// # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [24]))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [24]),
	.datad(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [24]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~4 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~5_combout  = (\decode_stage_1|register_file|mux1|Mux7~4_combout  & (((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [24]) # (!\decode_stage_1|Rs1_execute [2])))) # 
// (!\decode_stage_1|register_file|mux1|Mux7~4_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [24] & ((\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|mux1|Mux7~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [24]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~5 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [24]))) # (!\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [24]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [24]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~2 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux7~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [24])) # (!\decode_stage_1|register_file|mux1|Mux7~2_combout  
// & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [24]))))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux7~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [24]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [24]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|register_file|mux1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~3 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~6_combout  = (\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|Rs1_execute [0])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux7~3_combout ))) # 
// (!\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|mux1|Mux7~5_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux7~5_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux7~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~6 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux7~6_combout  & ((\decode_stage_1|register_file|mux1|Mux7~8_combout ))) # (!\decode_stage_1|register_file|mux1|Mux7~6_combout  & 
// (\decode_stage_1|register_file|mux1|Mux7~1_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux7~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|mux1|Mux7~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux7~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux7~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~9 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux7~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux7~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux7~16_combout  & (\decode_stage_1|register_file|mux1|Mux7~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux7~16_combout  & ((\decode_stage_1|register_file|mux1|Mux7~9_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux7~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux7~18_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux7~16_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux7~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux7~19 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux1|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[24]~58 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[24]~58_combout  = (\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\execute_stage_1|mux_PC|out_mux[24]~57_combout  & (\execute_stage_1|alu_result_mem [24])) # (!\execute_stage_1|mux_PC|out_mux[24]~57_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux7~19_combout ))))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (((\execute_stage_1|mux_PC|out_mux[24]~57_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [24]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[24]~57_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux7~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[24]~58_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[24]~58 .lut_mask = 16'hBCB0;
defparam \execute_stage_1|mux_PC|out_mux[24]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~50 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~50_combout  = (\execute_stage_1|mux_PC|out_mux[25]~48_combout  & ((\execute_stage_1|absolute_value_1|Add0~49 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[25]~48_combout  & 
// (!\execute_stage_1|absolute_value_1|Add0~49 ))
// \execute_stage_1|absolute_value_1|Add0~51  = CARRY((\execute_stage_1|mux_PC|out_mux[25]~48_combout ) # (!\execute_stage_1|absolute_value_1|Add0~49 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[25]~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~49 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~50_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~51 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~50 .lut_mask = 16'hA5AF;
defparam \execute_stage_1|absolute_value_1|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[25]~14 (
// Equation(s):
// \execute_stage_1|alu_result_mem[25]~14_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~50_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[25]~48_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[25]~48_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~50_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[25]~14_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[25]~14 .lut_mask = 16'hEE22;
defparam \execute_stage_1|alu_result_mem[25]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \decode_stage_1|immediate_execute[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[25] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N5
dffeas \mem_stage_1|alu_result_wb[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [25]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[25] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N4
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[25]~52 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[25]~52_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a24 ))) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\mem_stage_1|alu_result_wb [25]))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\mem_stage_1|alu_result_wb [25]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a24 ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[25]~52 .lut_mask = 16'h5410;
defparam \wb_stage_1|mux_4to1_1|out_mux[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cyclone10lp_io_ibuf \read_data_mem[25]~input (
	.i(read_data_mem[25]),
	.ibar(gnd),
	.o(\read_data_mem[25]~input_o ));
// synopsys translate_off
defparam \read_data_mem[25]~input .bus_hold = "false";
defparam \read_data_mem[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \mem_stage_1|read_data_wb[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[25]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[25] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y7_N30
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[25]~53 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout  = (\wb_stage_1|mux_4to1_1|out_mux[25]~52_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|read_data_wb [25] & 
// !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout )))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[25]~52_combout ),
	.datac(\mem_stage_1|read_data_wb [25]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[25]~53 .lut_mask = 16'hCCEC;
defparam \wb_stage_1|mux_4to1_1|out_mux[25]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:8:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:8:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[25]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N25
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:8:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[25]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~0_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1]) # (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [25])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [25] & (!\decode_stage_1|shamt_execute [1])))

	.dataa(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [25]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [25]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~0 .lut_mask = 16'hCEC2;
defparam \decode_stage_1|register_file|mux2|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[25]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N11
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[25]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N21
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~1_combout  = (\decode_stage_1|register_file|mux2|Mux6~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [25]) # ((!\decode_stage_1|shamt_execute [1])))) # 
// (!\decode_stage_1|register_file|mux2|Mux6~0_combout  & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [25] & \decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux6~0_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [25]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~1 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[25]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N11
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[25]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [25]) # (\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [25] & ((!\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [25]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [25]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~17 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux2|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:15:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:15:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[25]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N1
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N3
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~18_combout  = (\decode_stage_1|register_file|mux2|Mux6~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [25]) # ((!\decode_stage_1|shamt_execute [0])))) # 
// (!\decode_stage_1|register_file|mux2|Mux6~17_combout  & (((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [25] & \decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux6~17_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [25]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~18 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[25]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N21
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N27
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[25]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N27
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N13
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~9_combout  = (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|shamt_execute [2])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [25])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [25])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [25]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [25]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~9 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~10_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux6~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [25]))) # 
// (!\decode_stage_1|register_file|mux2|Mux6~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [25])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux6~9_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [25]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [25]),
	.datad(\decode_stage_1|register_file|mux2|Mux6~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~10 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[25]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~2_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [25]) # ((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [25] & !\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [25]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [25]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~2 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux6~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [25])) # (!\decode_stage_1|register_file|mux2|Mux6~2_combout 
//  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [25]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux6~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [25]),
	.datad(\decode_stage_1|register_file|mux2|Mux6~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~3 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:30:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:30:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[25]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N11
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N11
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:18:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:18:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[25]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [25]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [25]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [25]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~4 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~5_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux6~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [25])) # (!\decode_stage_1|register_file|mux2|Mux6~4_combout 
//  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [25]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux6~4_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [25]),
	.datad(\decode_stage_1|register_file|mux2|Mux6~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~6_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [25]) # (\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [25] & ((!\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [25]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~6 .lut_mask = 16'hAAE4;
defparam \decode_stage_1|register_file|mux2|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~7_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux6~6_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [25])) # (!\decode_stage_1|register_file|mux2|Mux6~6_combout 
//  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [25]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux6~6_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [25]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [25]),
	.datad(\decode_stage_1|register_file|mux2|Mux6~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~7 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~8_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0]) # ((\decode_stage_1|register_file|mux2|Mux6~5_combout )))) # (!\decode_stage_1|shamt_execute [1] & 
// (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux6~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux6~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux6~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~8 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux6~8_combout  & (\decode_stage_1|register_file|mux2|Mux6~10_combout )) # (!\decode_stage_1|register_file|mux2|Mux6~8_combout  
// & ((\decode_stage_1|register_file|mux2|Mux6~3_combout ))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux6~8_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux6~10_combout ),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux6~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux6~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~11 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[25]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N5
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:5:reg_i|Q[25]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:5:reg_i|Q[25]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[25]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[25]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[25] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [25]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [25]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [25]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [25]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~12 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~13_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux6~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [25]))) # 
// (!\decode_stage_1|register_file|mux2|Mux6~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [25])))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux6~12_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [25]),
	.datad(\decode_stage_1|register_file|mux2|Mux6~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~13 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux6~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [25] & (\decode_stage_1|register_file|mux2|Mux24~3_combout )))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux6~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~14 .lut_mask = 16'hEA4A;
defparam \decode_stage_1|register_file|mux2|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux6~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [25])) # 
// (!\decode_stage_1|register_file|mux2|Mux6~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [25]))))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux6~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [25]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [25]),
	.datad(\decode_stage_1|register_file|mux2|Mux6~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~15 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux24~0_combout ) # ((\decode_stage_1|register_file|mux2|Mux6~11_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux6~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux6~11_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux6~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~16 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux6~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux6~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux6~16_combout  & ((\decode_stage_1|register_file|mux2|Mux6~18_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux6~16_combout  & (\decode_stage_1|register_file|mux2|Mux6~1_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux6~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux6~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux6~18_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux6~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux6~19 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[25]~50 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[25]~50_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|alu_result_mem [25])) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux6~19_combout )))

	.dataa(gnd),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(\execute_stage_1|alu_result_mem [25]),
	.datad(\decode_stage_1|register_file|mux2|Mux6~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[25]~50 .lut_mask = 16'hF3C0;
defparam \execute_stage_1|forward_B_mux|out_mux[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[25]~51 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[25]~51_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (((\execute_stage_1|forward_B_mux|out_mux[25]~50_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\execute_stage_1|forward_B_mux|out_mux[25]~50_combout )))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[25]~50_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[25]~51 .lut_mask = 16'hEF20;
defparam \execute_stage_1|forward_B_mux|out_mux[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~110 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~110_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (!\decode_stage_1|immediate_execute [25])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((!\execute_stage_1|forward_B_mux|out_mux[25]~51_combout )))

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [25]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[25]~51_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[25]~110_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~110 .lut_mask = 16'h0C3F;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~111 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~111_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (((!\execute_stage_1|mux_2to1_alu_abs|out_mux[25]~110_combout  & \execute_stage_1|mux_PC|out_mux[25]~48_combout )) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout ))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|alu_result_mem[5]~29_combout  & (\execute_stage_1|mux_2to1_alu_abs|out_mux[25]~110_combout  $ 
// (!\execute_stage_1|mux_PC|out_mux[25]~48_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|mux_2to1_alu_abs|out_mux[25]~110_combout ),
	.datac(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[25]~48_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[25]~111_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~111 .lut_mask = 16'h6A1A;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~11 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~11_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [25])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[25]~51_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [25]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[25]~51_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~11 .lut_mask = 16'h596A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~52 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~52_combout  = ((\execute_stage_1|mux_PC|out_mux[25]~48_combout  $ (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~11_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~51 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~53  = CARRY((\execute_stage_1|mux_PC|out_mux[25]~48_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~51 ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~11_combout ))) # (!\execute_stage_1|mux_PC|out_mux[25]~48_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~11_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~51 )))

	.dataa(\execute_stage_1|mux_PC|out_mux[25]~48_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[25]~51 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~52_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~53 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~52 .lut_mask = 16'h962B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~112 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~112_combout  = (\execute_stage_1|mux_2to1_alu_abs|out_mux[25]~111_combout  & ((\execute_stage_1|alu_result_mem[5]~29_combout ) # 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~52_combout )))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[25]~111_combout  & (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:25:mux_i|out_mux~0_combout )))

	.dataa(\execute_stage_1|mux_2to1_alu_abs|out_mux[25]~111_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:25:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~52_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[25]~112_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~112 .lut_mask = 16'hBA98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[25]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \execute_stage_1|alu_result_mem[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[25]~14_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[25]~112_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [25]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[25] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \decode_stage_1|pc_execute[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [25]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [25]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[25] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~17_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [25]) # (\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [25] & ((!\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [25]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [25]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~17 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux1|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~18_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux6~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [25]))) # 
// (!\decode_stage_1|register_file|mux1|Mux6~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [25])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux6~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|mux1|Mux6~17_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [25]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~18 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux1|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~0_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1]) # ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [25])))) # (!\decode_stage_1|Rs1_execute [0] & (!\decode_stage_1|Rs1_execute [1] 
// & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [25])))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [25]),
	.datad(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [25]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~0 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~1_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux6~0_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [25])) # (!\decode_stage_1|register_file|mux1|Mux6~0_combout  
// & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [25]))))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux6~0_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [25]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [25]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|register_file|mux1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~1 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~2_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [25]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [25] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [25]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~2 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~3_combout  = (\decode_stage_1|register_file|mux1|Mux6~2_combout  & (((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [25]) # (!\decode_stage_1|Rs1_execute [2])))) # 
// (!\decode_stage_1|register_file|mux1|Mux6~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [25] & ((\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux6~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [25]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~3 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~9_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [25]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [25] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [25]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [25]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~9 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~10_combout  = (\decode_stage_1|register_file|mux1|Mux6~9_combout  & (((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [25]) # (!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux6~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [25] & ((\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux6~9_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [25]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~10 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux1|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~4_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [25]) # (\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [25] & ((!\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [25]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~4 .lut_mask = 16'hAAE4;
defparam \decode_stage_1|register_file|mux1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux6~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [25])) # (!\decode_stage_1|register_file|mux1|Mux6~4_combout  
// & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [25]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux6~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [25]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [25]),
	.datad(\decode_stage_1|register_file|mux1|Mux6~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~5 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux1|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~6_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [25])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [25])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [25]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [25]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~6 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~7_combout  = (\decode_stage_1|register_file|mux1|Mux6~6_combout  & (((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [25]) # (!\decode_stage_1|Rs1_execute [2])))) # 
// (!\decode_stage_1|register_file|mux1|Mux6~6_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [25] & ((\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [25]),
	.datab(\decode_stage_1|register_file|mux1|Mux6~6_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [25]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~7 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~8_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0]) # ((\decode_stage_1|register_file|mux1|Mux6~5_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (!\decode_stage_1|Rs1_execute [0] & 
// ((\decode_stage_1|register_file|mux1|Mux6~7_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux6~5_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux6~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~8 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux6~8_combout  & ((\decode_stage_1|register_file|mux1|Mux6~10_combout ))) # (!\decode_stage_1|register_file|mux1|Mux6~8_combout  
// & (\decode_stage_1|register_file|mux1|Mux6~3_combout )))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux6~8_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux6~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux6~10_combout ),
	.datac(\decode_stage_1|Rs1_execute [0]),
	.datad(\decode_stage_1|register_file|mux1|Mux6~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~11 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [25])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [25])))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [25]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [25]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~12 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~13_combout  = (\decode_stage_1|register_file|mux1|Mux6~12_combout  & (((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [25]) # (!\decode_stage_1|Rs1_execute [0])))) # 
// (!\decode_stage_1|register_file|mux1|Mux6~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [25] & ((\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [25]),
	.datab(\decode_stage_1|register_file|mux1|Mux6~12_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [25]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~13 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux6~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [25])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [25]),
	.datad(\decode_stage_1|register_file|mux1|Mux6~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux6~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [25])) # 
// (!\decode_stage_1|register_file|mux1|Mux6~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [25]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux6~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [25]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [25]),
	.datad(\decode_stage_1|register_file|mux1|Mux6~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & (\decode_stage_1|register_file|mux1|Mux17~1_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux6~11_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux6~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux6~11_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux6~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~16 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux1|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux6~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux6~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux6~16_combout  & (\decode_stage_1|register_file|mux1|Mux6~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux6~16_combout  & ((\decode_stage_1|register_file|mux1|Mux6~1_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux6~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux6~18_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux6~1_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux6~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux6~19 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[25]~47 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[25]~47_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux6~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux6~19_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[25]~47_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[25]~47 .lut_mask = 16'hFC22;
defparam \execute_stage_1|mux_PC|out_mux[25]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[25]~48 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[25]~48_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[25]~47_combout  & (\execute_stage_1|alu_result_mem [25])) # (!\execute_stage_1|mux_PC|out_mux[25]~47_combout  & 
// ((\decode_stage_1|pc_execute [25]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[25]~47_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [25]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [25]),
	.datad(\execute_stage_1|mux_PC|out_mux[25]~47_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[25]~48_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[25]~48 .lut_mask = 16'hBBC0;
defparam \execute_stage_1|mux_PC|out_mux[25]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~52 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~52_combout  = (\execute_stage_1|mux_PC|out_mux[26]~52_combout  & (!\execute_stage_1|absolute_value_1|Add0~51  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[26]~52_combout  & (\execute_stage_1|absolute_value_1|Add0~51  
// $ (GND)))
// \execute_stage_1|absolute_value_1|Add0~53  = CARRY((!\execute_stage_1|mux_PC|out_mux[26]~52_combout  & !\execute_stage_1|absolute_value_1|Add0~51 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[26]~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~51 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~52_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~53 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~52 .lut_mask = 16'h5A05;
defparam \execute_stage_1|absolute_value_1|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[26]~15 (
// Equation(s):
// \execute_stage_1|alu_result_mem[26]~15_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~52_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[26]~52_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[26]~52_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~52_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[26]~15 .lut_mask = 16'hEE44;
defparam \execute_stage_1|alu_result_mem[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N1
dffeas \decode_stage_1|immediate_execute[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[26] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N9
dffeas \mem_stage_1|alu_result_wb[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [26]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[26] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[26]~54 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[26]~54_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a25 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [26])))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a25 ),
	.datac(\mem_stage_1|alu_result_wb [26]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[26]~54 .lut_mask = 16'h4450;
defparam \wb_stage_1|mux_4to1_1|out_mux[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cyclone10lp_io_ibuf \read_data_mem[26]~input (
	.i(read_data_mem[26]),
	.ibar(gnd),
	.o(\read_data_mem[26]~input_o ));
// synopsys translate_off
defparam \read_data_mem[26]~input .bus_hold = "false";
defparam \read_data_mem[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y6_N31
dffeas \mem_stage_1|read_data_wb[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[26]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[26] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[26]~55 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout  = (\wb_stage_1|mux_4to1_1|out_mux[26]~54_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|read_data_wb [26] & 
// !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout )))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[26]~54_combout ),
	.datac(\mem_stage_1|read_data_wb [26]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[26]~55 .lut_mask = 16'hCCEC;
defparam \wb_stage_1|mux_4to1_1|out_mux[26]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:15:reg_i|Q[26]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:15:reg_i|Q[26]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[26]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N15
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[26]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[26]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[26]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N21
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[26]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[26]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[26]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[26]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[26]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[26]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [26]))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [26]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [26]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [26]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~17 .lut_mask = 16'hF2C2;
defparam \decode_stage_1|register_file|mux2|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~18_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux5~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [26])) # 
// (!\decode_stage_1|register_file|mux2|Mux5~17_combout  & ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [26]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux5~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [26]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|mux2|Mux5~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~18 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[26]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[26]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[26]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N3
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N1
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N29
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~10_combout  = (\decode_stage_1|shamt_execute [0] & (\decode_stage_1|shamt_execute [1])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q 
// [26])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [26])))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [26]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~10 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux5~10_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [26])) # 
// (!\decode_stage_1|register_file|mux2|Mux5~10_combout  & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [26]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux5~10_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|mux2|Mux5~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~11 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[26]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[26]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[26]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N13
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N27
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:5:reg_i|Q[26]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:5:reg_i|Q[26]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[26]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N27
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~12_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [26]) # ((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (((!\decode_stage_1|shamt_execute [1] & \decode_stage_1|register_file|gen_reg:4:reg_i|Q [26]))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [26]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [26]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~12 .lut_mask = 16'hCBC8;
defparam \decode_stage_1|register_file|mux2|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux5~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [26]))) # 
// (!\decode_stage_1|register_file|mux2|Mux5~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [26])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux5~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [26]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|mux2|Mux5~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux5~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [26] & (\decode_stage_1|register_file|mux2|Mux24~3_combout )))

	.dataa(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [26]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux5~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~14 .lut_mask = 16'hEC2C;
defparam \decode_stage_1|register_file|mux2|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~15_combout  = (\decode_stage_1|register_file|mux2|Mux5~14_combout  & (((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [26]) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux5~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [26] & ((\decode_stage_1|register_file|mux2|Mux24~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [26]),
	.datab(\decode_stage_1|register_file|mux2|Mux5~14_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~15 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux2|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux24~0_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux5~11_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux5~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux5~11_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux5~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~16 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux2|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[26]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[26]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[26]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N21
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N15
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[26]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[26]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[26]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N9
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[26]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[26]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[26]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N21
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~7_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [26]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [26]))))

	.dataa(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [26]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [26]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~7 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~8_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux5~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [26]))) # 
// (!\decode_stage_1|register_file|mux2|Mux5~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [26])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux5~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|mux2|Mux5~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~8 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N29
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:22:reg_i|Q[26]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:22:reg_i|Q[26]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[26]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:22:reg_i|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~0_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:22:reg_i|Q [26])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [26])))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [26]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [26]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~0 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux2|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~1_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux5~0_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [26]))) # 
// (!\decode_stage_1|register_file|mux2|Mux5~0_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [26])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux5~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|mux2|Mux5~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~1 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~4_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2]) # ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [26])))) # (!\decode_stage_1|shamt_execute [3] & 
// (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [26]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [26]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~4 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~5_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux5~4_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [26])) # (!\decode_stage_1|register_file|mux2|Mux5~4_combout 
//  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [26]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux5~4_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|mux2|Mux5~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:17:reg_i|Q[26]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:17:reg_i|Q[26]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[26]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:17:reg_i|Q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N27
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~2_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [26]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [26]))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [26]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~2 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[26] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~3_combout  = (\decode_stage_1|register_file|mux2|Mux5~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [26]) # ((!\decode_stage_1|shamt_execute [2])))) # 
// (!\decode_stage_1|register_file|mux2|Mux5~2_combout  & (((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [26] & \decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux5~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [26]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~3 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~6_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1]) # ((\decode_stage_1|register_file|mux2|Mux5~3_combout )))) # (!\decode_stage_1|shamt_execute [0] & 
// (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux5~5_combout )))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux5~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux5~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~6 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux2|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~9_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux5~6_combout  & (\decode_stage_1|register_file|mux2|Mux5~8_combout )) # (!\decode_stage_1|register_file|mux2|Mux5~6_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux5~1_combout ))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux5~6_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|mux2|Mux5~8_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux5~1_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux5~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~9 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux5~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux5~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux5~16_combout  & (\decode_stage_1|register_file|mux2|Mux5~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux5~16_combout  & ((\decode_stage_1|register_file|mux2|Mux5~9_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux5~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux5~18_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux5~16_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux5~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux5~19 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux2|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[26]~52 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[26]~52_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|alu_result_mem [26])) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux5~19_combout )))

	.dataa(gnd),
	.datab(\execute_stage_1|alu_result_mem [26]),
	.datac(\decode_stage_1|register_file|mux2|Mux5~19_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[26]~52 .lut_mask = 16'hCCF0;
defparam \execute_stage_1|forward_B_mux|out_mux[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N22
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[26]~53 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[26]~53_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & 
// ((\execute_stage_1|forward_B_mux|out_mux[26]~52_combout ))) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (((\execute_stage_1|forward_B_mux|out_mux[26]~52_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datac(\execute_stage_1|forward_B_mux|out_mux[26]~52_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[26]~53 .lut_mask = 16'hF0B8;
defparam \execute_stage_1|forward_B_mux|out_mux[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N28
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~113 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~113_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [26])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[26]~53_combout )))

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [26]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[26]~53_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[26]~113_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~113 .lut_mask = 16'hF3C0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~114 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~114_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (((\execute_stage_1|mux_PC|out_mux[26]~52_combout  & \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~113_combout )) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout ))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|alu_result_mem[5]~29_combout  & (\execute_stage_1|mux_PC|out_mux[26]~52_combout  $ 
// (\execute_stage_1|mux_2to1_alu_abs|out_mux[26]~113_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[26]~52_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[26]~113_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[26]~114_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~114 .lut_mask = 16'hA662;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N0
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~10 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~10_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [26])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[26]~53_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\decode_stage_1|immediate_execute [26]),
	.datac(\execute_stage_1|forward_B_mux|out_mux[26]~53_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~10 .lut_mask = 16'h665A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~54 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~54_combout  = (\execute_stage_1|mux_PC|out_mux[26]~52_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~10_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~53 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~10_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~53  & VCC)))) # 
// (!\execute_stage_1|mux_PC|out_mux[26]~52_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~10_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~53 ) # (GND))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~10_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~53 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~55  = CARRY((\execute_stage_1|mux_PC|out_mux[26]~52_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~10_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~53 )) # (!\execute_stage_1|mux_PC|out_mux[26]~52_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~10_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~53 ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[26]~52_combout ),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[26]~53 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~54_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~55 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~54 .lut_mask = 16'h694D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~115 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~115_combout  = (\execute_stage_1|mux_2to1_alu_abs|out_mux[26]~114_combout  & ((\execute_stage_1|alu_result_mem[5]~29_combout ) # 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~54_combout )))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[26]~114_combout  & (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:26:mux_i|out_mux~0_combout )))

	.dataa(\execute_stage_1|mux_2to1_alu_abs|out_mux[26]~114_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:26:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~54_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[26]~115_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~115 .lut_mask = 16'hBA98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[26]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N27
dffeas \execute_stage_1|alu_result_mem[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[26]~15_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[26]~115_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [26]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[26] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N15
dffeas \decode_stage_1|pc_execute[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [26]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [26]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[26] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N14
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[26]~51 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[26]~51_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\decode_stage_1|pc_execute [26]) # (\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout  & ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [26]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[26]~51_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[26]~51 .lut_mask = 16'hCCE2;
defparam \execute_stage_1|mux_PC|out_mux[26]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~17_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q 
// [26]))) # (!\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [26]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [26]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [26]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~17 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux5~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [26]))) # 
// (!\decode_stage_1|register_file|mux1|Mux5~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [26])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux5~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|mux1|Mux5~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~10_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q 
// [26])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [26])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [26]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~10 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~11_combout  = (\decode_stage_1|register_file|mux1|Mux5~10_combout  & (((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [26]) # (!\decode_stage_1|Rs1_execute [0])))) # 
// (!\decode_stage_1|register_file|mux1|Mux5~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [26] & ((\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux5~10_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [26]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~11 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux1|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~12_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q 
// [26])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [26])))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [26]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~12 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~13_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux5~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [26]))) # 
// (!\decode_stage_1|register_file|mux1|Mux5~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [26])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux5~12_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|mux1|Mux5~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~13 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux5~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [26])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|mux1|Mux5~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux5~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [26])) # 
// (!\decode_stage_1|register_file|mux1|Mux5~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [26]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux5~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|mux1|Mux5~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux17~0_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~0_combout  & (\decode_stage_1|register_file|mux1|Mux5~11_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux5~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux5~11_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux5~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~16 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux1|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~0_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [26]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [26] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [26]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [26]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~0 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~1_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux5~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [26])) # (!\decode_stage_1|register_file|mux1|Mux5~0_combout  
// & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [26]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux5~0_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|mux1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~1 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~2_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [26]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [26] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [26]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [26]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~2 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux5~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [26]))) # (!\decode_stage_1|register_file|mux1|Mux5~2_combout 
//  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [26])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux5~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [26]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|mux1|Mux5~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~3 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~4_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [26]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [26] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [26]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~4 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~5_combout  = (\decode_stage_1|register_file|mux1|Mux5~4_combout  & (((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [26])) # (!\decode_stage_1|Rs1_execute [2]))) # 
// (!\decode_stage_1|register_file|mux1|Mux5~4_combout  & (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [26]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux5~4_combout ),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [26]),
	.datad(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [26]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~5 .lut_mask = 16'hE6A2;
defparam \decode_stage_1|register_file|mux1|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~6_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1]) # ((\decode_stage_1|register_file|mux1|Mux5~3_combout )))) # (!\decode_stage_1|Rs1_execute [0] & (!\decode_stage_1|Rs1_execute [1] & 
// ((\decode_stage_1|register_file|mux1|Mux5~5_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux5~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux5~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~6 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~7_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [26])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [26])))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [26]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [26]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~7 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~8_combout  = (\decode_stage_1|register_file|mux1|Mux5~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [26]) # ((!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux5~7_combout  & (((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [26] & \decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [26]),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [26]),
	.datac(\decode_stage_1|register_file|mux1|Mux5~7_combout ),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~8 .lut_mask = 16'hACF0;
defparam \decode_stage_1|register_file|mux1|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux5~6_combout  & ((\decode_stage_1|register_file|mux1|Mux5~8_combout ))) # (!\decode_stage_1|register_file|mux1|Mux5~6_combout  & 
// (\decode_stage_1|register_file|mux1|Mux5~1_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux5~6_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux5~1_combout ),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux5~6_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux5~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~9 .lut_mask = 16'hF838;
defparam \decode_stage_1|register_file|mux1|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux5~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux5~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux5~16_combout  & (\decode_stage_1|register_file|mux1|Mux5~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux5~16_combout  & ((\decode_stage_1|register_file|mux1|Mux5~9_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux5~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux5~18_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux5~16_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux5~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux5~19 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux1|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[26]~52 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[26]~52_combout  = (\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\execute_stage_1|mux_PC|out_mux[26]~51_combout  & (\execute_stage_1|alu_result_mem [26])) # (!\execute_stage_1|mux_PC|out_mux[26]~51_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux5~19_combout ))))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (((\execute_stage_1|mux_PC|out_mux[26]~51_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [26]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[26]~51_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux5~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[26]~52 .lut_mask = 16'hBCB0;
defparam \execute_stage_1|mux_PC|out_mux[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~54 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~54_combout  = (\execute_stage_1|mux_PC|out_mux[27]~46_combout  & ((\execute_stage_1|absolute_value_1|Add0~53 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[27]~46_combout  & 
// (!\execute_stage_1|absolute_value_1|Add0~53 ))
// \execute_stage_1|absolute_value_1|Add0~55  = CARRY((\execute_stage_1|mux_PC|out_mux[27]~46_combout ) # (!\execute_stage_1|absolute_value_1|Add0~53 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[27]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~53 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~54_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~55 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~54 .lut_mask = 16'hC3CF;
defparam \execute_stage_1|absolute_value_1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[27]~16 (
// Equation(s):
// \execute_stage_1|alu_result_mem[27]~16_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~54_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[27]~46_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[27]~46_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~54_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[27]~16_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[27]~16 .lut_mask = 16'hEE44;
defparam \execute_stage_1|alu_result_mem[27]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N29
dffeas \decode_stage_1|immediate_execute[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|immediate_generator_1|Mux4~1_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[27] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N8
cyclone10lp_io_ibuf \read_data_mem[27]~input (
	.i(read_data_mem[27]),
	.ibar(gnd),
	.o(\read_data_mem[27]~input_o ));
// synopsys translate_off
defparam \read_data_mem[27]~input .bus_hold = "false";
defparam \read_data_mem[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \mem_stage_1|read_data_wb[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[27]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[27] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \mem_stage_1|alu_result_wb[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [27]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[27] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[27]~56 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[27]~56_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a26 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [27])))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a26 ),
	.datac(\mem_stage_1|alu_result_wb [27]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[27]~56 .lut_mask = 16'h4450;
defparam \wb_stage_1|mux_4to1_1|out_mux[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[27]~57 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout  = (\wb_stage_1|mux_4to1_1|out_mux[27]~56_combout ) # ((!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|mem_stage_control_1|MemToReg [0] & \mem_stage_1|read_data_wb [27])))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|read_data_wb [27]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[27]~56_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[27]~57 .lut_mask = 16'hFF40;
defparam \wb_stage_1|mux_4to1_1|out_mux[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[27]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[27]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[27]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N7
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N23
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~0_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [27]) # ((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [27] & !\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [27]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [27]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~0 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux2|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[27]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[27]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[27]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~1_combout  = (\decode_stage_1|register_file|mux2|Mux4~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [27]) # ((!\decode_stage_1|shamt_execute [1])))) # 
// (!\decode_stage_1|register_file|mux2|Mux4~0_combout  & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [27] & \decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux4~0_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [27]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~1 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y16_N19
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N31
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y16_N13
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[27]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[27]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[27]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [27]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [27]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [27]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [27]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~17 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~18_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux4~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [27])) # 
// (!\decode_stage_1|register_file|mux2|Mux4~17_combout  & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q [27]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux4~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [27]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [27]),
	.datad(\decode_stage_1|register_file|mux2|Mux4~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~18 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:31:reg_i|Q[27]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:31:reg_i|Q[27]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[27]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N7
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[27]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[27]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[27]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N1
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[27]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[27]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[27]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N7
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~9_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [27]) # (\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [27] & ((!\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [27]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [27]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~9 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux2|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[27]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[27]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[27]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y19_N25
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~10_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux4~9_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [27])) # 
// (!\decode_stage_1|register_file|mux2|Mux4~9_combout  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [27]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux4~9_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [27]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|mux2|Mux4~9_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [27]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~10 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux2|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~6_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2]) # ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [27])))) # (!\decode_stage_1|shamt_execute [3] & 
// (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [27]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [27]),
	.datad(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [27]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~6 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~7_combout  = (\decode_stage_1|register_file|mux2|Mux4~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [27]) # ((!\decode_stage_1|shamt_execute [2])))) # 
// (!\decode_stage_1|register_file|mux2|Mux4~6_combout  & (((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [27] & \decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux4~6_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [27]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~7 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [27]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [27]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [27]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~4 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:26:reg_i|Q[27]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:26:reg_i|Q[27]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[27]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:26:reg_i|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~5_combout  = (\decode_stage_1|register_file|mux2|Mux4~4_combout  & (((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [27]) # (!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux4~4_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [27] & (\decode_stage_1|shamt_execute [3])))

	.dataa(\decode_stage_1|register_file|mux2|Mux4~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [27]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [27]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~5 .lut_mask = 16'hEA4A;
defparam \decode_stage_1|register_file|mux2|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~8_combout  = (\decode_stage_1|shamt_execute [0] & (\decode_stage_1|shamt_execute [1])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|mux2|Mux4~5_combout ))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux4~7_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux4~7_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux4~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~8 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux2|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:21:reg_i|Q[27]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:21:reg_i|Q[27]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[27]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:21:reg_i|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[27]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[27]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[27]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N13
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N7
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~2_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [27]) # ((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [27] & !\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [27]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [27]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~2 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N17
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~3_combout  = (\decode_stage_1|register_file|mux2|Mux4~2_combout  & (((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [27]) # (!\decode_stage_1|shamt_execute [2])))) # 
// (!\decode_stage_1|register_file|mux2|Mux4~2_combout  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [27] & ((\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [27]),
	.datab(\decode_stage_1|register_file|mux2|Mux4~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [27]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~3 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux2|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux4~8_combout  & (\decode_stage_1|register_file|mux2|Mux4~10_combout )) # (!\decode_stage_1|register_file|mux2|Mux4~8_combout  
// & ((\decode_stage_1|register_file|mux2|Mux4~3_combout ))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux4~8_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux4~10_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux4~8_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux4~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~11 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux2|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N27
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N15
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N25
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[27]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[27]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[27]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[27] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~12_combout  = (\decode_stage_1|shamt_execute [0] & (\decode_stage_1|shamt_execute [1])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [27]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [27]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [27]),
	.datad(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [27]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~12 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux2|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~13_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux4~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [27])) # 
// (!\decode_stage_1|register_file|mux2|Mux4~12_combout  & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [27]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux4~12_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [27]),
	.datad(\decode_stage_1|register_file|mux2|Mux4~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~13 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux4~13_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|mux2|Mux24~3_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [27])))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [27]),
	.datad(\decode_stage_1|register_file|mux2|Mux4~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~14 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux2|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux4~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [27]))) # 
// (!\decode_stage_1|register_file|mux2|Mux4~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [27])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux4~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [27]),
	.datad(\decode_stage_1|register_file|mux2|Mux4~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~15 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux24~0_combout ) # ((\decode_stage_1|register_file|mux2|Mux4~11_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux4~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux4~11_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux4~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~16 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux4~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux4~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux4~16_combout  & ((\decode_stage_1|register_file|mux2|Mux4~18_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux4~16_combout  & (\decode_stage_1|register_file|mux2|Mux4~1_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux4~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux4~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux4~18_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux4~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux4~19 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[27]~54 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[27]~54_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|alu_result_mem [27])) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux4~19_combout )))

	.dataa(\execute_stage_1|alu_result_mem [27]),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(gnd),
	.datad(\decode_stage_1|register_file|mux2|Mux4~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[27]~54 .lut_mask = 16'hBB88;
defparam \execute_stage_1|forward_B_mux|out_mux[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y9_N20
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[27]~55 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[27]~55_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (((\execute_stage_1|forward_B_mux|out_mux[27]~54_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\execute_stage_1|forward_B_mux|out_mux[27]~54_combout )))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[27]~54_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[27]~55 .lut_mask = 16'hEF20;
defparam \execute_stage_1|forward_B_mux|out_mux[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~9 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~9_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [27])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[27]~55_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\decode_stage_1|immediate_execute [27]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[27]~55_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~9 .lut_mask = 16'h656A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~56 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~56_combout  = ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~9_combout  $ (\execute_stage_1|mux_PC|out_mux[27]~46_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~55 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~57  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~9_combout  & (\execute_stage_1|mux_PC|out_mux[27]~46_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~55 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~9_combout  & ((\execute_stage_1|mux_PC|out_mux[27]~46_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~55 ))))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~9_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[27]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[27]~55 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~56_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~57 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~56 .lut_mask = 16'h964D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~116 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~116_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (!\decode_stage_1|immediate_execute [27])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((!\execute_stage_1|forward_B_mux|out_mux[27]~55_combout )))

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [27]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[27]~55_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[27]~116_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~116 .lut_mask = 16'h0C3F;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~117 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~117_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (((!\execute_stage_1|mux_2to1_alu_abs|out_mux[27]~116_combout  & \execute_stage_1|mux_PC|out_mux[27]~46_combout )) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout ))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|alu_result_mem[5]~29_combout  & (\execute_stage_1|mux_2to1_alu_abs|out_mux[27]~116_combout  $ 
// (!\execute_stage_1|mux_PC|out_mux[27]~46_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[27]~116_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[27]~46_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[27]~117_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~117 .lut_mask = 16'h6A26;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~118 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~118_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[27]~117_combout )))) # (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\execute_stage_1|mux_2to1_alu_abs|out_mux[27]~117_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~56_combout ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[27]~117_combout  & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:27:mux_i|out_mux~0_combout ))))

	.dataa(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:27:mux_i|out_mux~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~56_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[27]~117_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[27]~118_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~118 .lut_mask = 16'hFC22;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[27]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N7
dffeas \execute_stage_1|alu_result_mem[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[27]~16_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[27]~118_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [27]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[27] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \decode_stage_1|pc_execute[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [27]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [27]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[27] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q 
// [27])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [27])))))

	.dataa(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [27]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [27]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~17 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y16_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~18_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux4~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [27]))) # 
// (!\decode_stage_1|register_file|mux1|Mux4~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [27])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux4~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [27]),
	.datad(\decode_stage_1|register_file|mux1|Mux4~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~0_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q 
// [27])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [27])))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [27]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [27]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~0 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~1_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux4~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [27]))) # (!\decode_stage_1|register_file|mux1|Mux4~0_combout 
//  & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [27])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux4~0_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|mux1|Mux4~0_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [27]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~1 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~9_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [27]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [27] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [27]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [27]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~9 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux1|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~10_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux4~9_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [27])) # (!\decode_stage_1|register_file|mux1|Mux4~9_combout  
// & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [27]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux4~9_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [27]),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [27]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux4~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~10 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [27])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [27])))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [27]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~2 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux4~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [27]))) # (!\decode_stage_1|register_file|mux1|Mux4~2_combout 
//  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [27])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux4~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [27]),
	.datad(\decode_stage_1|register_file|mux1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~4_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [27]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [27] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [27]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [27]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~4 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux4~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [27]))) # (!\decode_stage_1|register_file|mux1|Mux4~4_combout 
//  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [27])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux4~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [27]),
	.datad(\decode_stage_1|register_file|mux1|Mux4~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~5 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~6_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [27]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [27] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [27]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~6 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux4~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [27]))) # (!\decode_stage_1|register_file|mux1|Mux4~6_combout 
//  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [27])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux4~6_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [27]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [27]),
	.datad(\decode_stage_1|register_file|mux1|Mux4~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~7 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~8_combout  = (\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|Rs1_execute [1])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|mux1|Mux4~5_combout )) # 
// (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux4~7_combout )))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux4~5_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux4~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~8 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux1|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux4~8_combout  & (\decode_stage_1|register_file|mux1|Mux4~10_combout )) # (!\decode_stage_1|register_file|mux1|Mux4~8_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux4~3_combout ))))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux4~8_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|mux1|Mux4~10_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux4~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux4~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~11 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [27])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [27])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [27]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~12 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~13_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux4~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [27]))) # 
// (!\decode_stage_1|register_file|mux1|Mux4~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [27])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux4~12_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [27]),
	.datad(\decode_stage_1|register_file|mux1|Mux4~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~13 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux4~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [27])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [27]),
	.datad(\decode_stage_1|register_file|mux1|Mux4~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux4~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [27])) # 
// (!\decode_stage_1|register_file|mux1|Mux4~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [27]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux4~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [27]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [27]),
	.datad(\decode_stage_1|register_file|mux1|Mux4~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux17~0_combout ) # ((\decode_stage_1|register_file|mux1|Mux4~11_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux4~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux4~11_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux4~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~16 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux4~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux4~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux4~16_combout  & (\decode_stage_1|register_file|mux1|Mux4~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux4~16_combout  & ((\decode_stage_1|register_file|mux1|Mux4~1_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux4~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux4~18_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux4~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux4~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux4~19 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[27]~45 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[27]~45_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// (\decode_stage_1|register_file|mux1|Mux4~19_combout )) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux4~19_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[27]~45_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[27]~45 .lut_mask = 16'hFA0C;
defparam \execute_stage_1|mux_PC|out_mux[27]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[27]~46 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[27]~46_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[27]~45_combout  & (\execute_stage_1|alu_result_mem [27])) # (!\execute_stage_1|mux_PC|out_mux[27]~45_combout  & 
// ((\decode_stage_1|pc_execute [27]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[27]~45_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [27]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [27]),
	.datad(\execute_stage_1|mux_PC|out_mux[27]~45_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[27]~46_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[27]~46 .lut_mask = 16'hBBC0;
defparam \execute_stage_1|mux_PC|out_mux[27]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~56 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~56_combout  = (\execute_stage_1|mux_PC|out_mux[28]~50_combout  & (!\execute_stage_1|absolute_value_1|Add0~55  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[28]~50_combout  & (\execute_stage_1|absolute_value_1|Add0~55  
// $ (GND)))
// \execute_stage_1|absolute_value_1|Add0~57  = CARRY((!\execute_stage_1|mux_PC|out_mux[28]~50_combout  & !\execute_stage_1|absolute_value_1|Add0~55 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~55 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~56_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~57 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~56 .lut_mask = 16'h3C03;
defparam \execute_stage_1|absolute_value_1|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~58 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~58_combout  = (\execute_stage_1|mux_PC|out_mux[29]~44_combout  & ((\execute_stage_1|absolute_value_1|Add0~57 ) # (GND))) # (!\execute_stage_1|mux_PC|out_mux[29]~44_combout  & 
// (!\execute_stage_1|absolute_value_1|Add0~57 ))
// \execute_stage_1|absolute_value_1|Add0~59  = CARRY((\execute_stage_1|mux_PC|out_mux[29]~44_combout ) # (!\execute_stage_1|absolute_value_1|Add0~57 ))

	.dataa(gnd),
	.datab(\execute_stage_1|mux_PC|out_mux[29]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~57 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~58_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~59 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~58 .lut_mask = 16'hC3CF;
defparam \execute_stage_1|absolute_value_1|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[29]~18 (
// Equation(s):
// \execute_stage_1|alu_result_mem[29]~18_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~58_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[29]~44_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[29]~44_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~58_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[29]~18_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[29]~18 .lut_mask = 16'hEE44;
defparam \execute_stage_1|alu_result_mem[29]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N9
dffeas \decode_stage_1|immediate_execute[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[29] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N29
dffeas \mem_stage_1|alu_result_wb[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [29]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[29] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[29]~60 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[29]~60_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a28 ))) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\mem_stage_1|alu_result_wb [29]))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|alu_result_wb [29]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a28 ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[29]~60 .lut_mask = 16'h3210;
defparam \wb_stage_1|mux_4to1_1|out_mux[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cyclone10lp_io_ibuf \read_data_mem[29]~input (
	.i(read_data_mem[29]),
	.ibar(gnd),
	.o(\read_data_mem[29]~input_o ));
// synopsys translate_off
defparam \read_data_mem[29]~input .bus_hold = "false";
defparam \read_data_mem[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y6_N11
dffeas \mem_stage_1|read_data_wb[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[29]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[29] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[29]~61 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[29]~61_combout  = (\wb_stage_1|mux_4to1_1|out_mux[29]~60_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|read_data_wb [29] & 
// !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout )))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[29]~60_combout ),
	.datac(\mem_stage_1|read_data_wb [29]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[29]~61 .lut_mask = 16'hCCEC;
defparam \wb_stage_1|mux_4to1_1|out_mux[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[29]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[29]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[29]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[29]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N9
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[29]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[29]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[29]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[29]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N25
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~0_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1]) # (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [29])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [29] & (!\decode_stage_1|shamt_execute [1])))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [29]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [29]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~0 .lut_mask = 16'hAEA4;
defparam \decode_stage_1|register_file|mux2|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N21
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~1_combout  = (\decode_stage_1|register_file|mux2|Mux2~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [29]) # ((!\decode_stage_1|shamt_execute [1])))) # 
// (!\decode_stage_1|register_file|mux2|Mux2~0_combout  & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [29] & \decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [29]),
	.datab(\decode_stage_1|register_file|mux2|Mux2~0_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [29]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~1 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[29]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[29]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[29]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[29]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N29
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[29]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[29]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[29]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[29]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N19
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0]) # (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [29])))) # (!\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [29] & (!\decode_stage_1|shamt_execute [0])))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [29]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [29]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~17 .lut_mask = 16'hAEA4;
defparam \decode_stage_1|register_file|mux2|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N17
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~18_combout  = (\decode_stage_1|register_file|mux2|Mux2~17_combout  & (((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [29])) # (!\decode_stage_1|shamt_execute [0]))) # 
// (!\decode_stage_1|register_file|mux2|Mux2~17_combout  & (\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [29])))

	.dataa(\decode_stage_1|register_file|mux2|Mux2~17_combout ),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [29]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~18 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux2|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N29
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N9
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[29]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[29]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[29]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[29]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N31
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N19
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~9_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [29]) # (\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [29] & ((!\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [29]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~9 .lut_mask = 16'hAAE4;
defparam \decode_stage_1|register_file|mux2|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~10_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux2~9_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [29])) # 
// (!\decode_stage_1|register_file|mux2|Mux2~9_combout  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [29]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux2~9_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [29]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|mux2|Mux2~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~10 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~6_combout  = (\decode_stage_1|shamt_execute [2] & (\decode_stage_1|shamt_execute [3])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [29])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [29])))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [29]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~6 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N29
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~7_combout  = (\decode_stage_1|register_file|mux2|Mux2~6_combout  & (((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [29])) # (!\decode_stage_1|shamt_execute [2]))) # 
// (!\decode_stage_1|register_file|mux2|Mux2~6_combout  & (\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [29])))

	.dataa(\decode_stage_1|register_file|mux2|Mux2~6_combout ),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [29]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~7 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux2|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:30:reg_i|Q[29]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:30:reg_i|Q[29]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[29]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[29]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:30:reg_i|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:18:reg_i|Q[29]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:18:reg_i|Q[29]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[29]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[29]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:18:reg_i|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [29]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [29]))))

	.dataa(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [29]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [29]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~4 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~5_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux2~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [29])) # (!\decode_stage_1|register_file|mux2|Mux2~4_combout 
//  & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [29]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux2~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [29]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|mux2|Mux2~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~5 .lut_mask = 16'hBBC0;
defparam \decode_stage_1|register_file|mux2|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~8_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|mux2|Mux2~5_combout ))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|mux2|Mux2~7_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux2~7_combout ),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux2~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~8 .lut_mask = 16'hF2C2;
defparam \decode_stage_1|register_file|mux2|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N15
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N1
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[29]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[29]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[29]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[29]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N23
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N29
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~2_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [29]) # ((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [29] & !\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [29]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [29]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~2 .lut_mask = 16'hF0AC;
defparam \decode_stage_1|register_file|mux2|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux2~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [29])) # (!\decode_stage_1|register_file|mux2|Mux2~2_combout 
//  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [29]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux2~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|mux2|Mux2~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~3 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux2~8_combout  & (\decode_stage_1|register_file|mux2|Mux2~10_combout )) # (!\decode_stage_1|register_file|mux2|Mux2~8_combout  
// & ((\decode_stage_1|register_file|mux2|Mux2~3_combout ))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux2~8_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux2~10_combout ),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux2~8_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux2~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~11 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux2|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:2:reg_i|Q[29]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:2:reg_i|Q[29]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[29]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:2:reg_i|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[29]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:2:reg_i|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:4:reg_i|Q[29]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:4:reg_i|Q[29]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[29]~61_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:4:reg_i|Q[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[29]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:4:reg_i|Q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N31
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [29]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [29]))))

	.dataa(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [29]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [29]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~12 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N15
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[29] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~13_combout  = (\decode_stage_1|register_file|mux2|Mux2~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [29]) # ((!\decode_stage_1|shamt_execute [0])))) # 
// (!\decode_stage_1|register_file|mux2|Mux2~12_combout  & (((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [29] & \decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux2~12_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [29]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~13 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux2~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [29] & ((\decode_stage_1|register_file|mux2|Mux24~3_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|mux2|Mux2~13_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~14 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux2|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux2~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [29]))) # 
// (!\decode_stage_1|register_file|mux2|Mux2~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [29])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux2~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|mux2|Mux2~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~15 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux24~1_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~1_combout  & (\decode_stage_1|register_file|mux2|Mux2~11_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux2~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux2|Mux2~11_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux2~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~16 .lut_mask = 16'hE3E0;
defparam \decode_stage_1|register_file|mux2|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux2~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux2~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux2~16_combout  & ((\decode_stage_1|register_file|mux2|Mux2~18_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux2~16_combout  & (\decode_stage_1|register_file|mux2|Mux2~1_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux2~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux2~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux2~18_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux2~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux2~19 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[29]~58 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[29]~58_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|alu_result_mem [29])) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux2~19_combout )))

	.dataa(gnd),
	.datab(\execute_stage_1|alu_result_mem [29]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux2~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[29]~58 .lut_mask = 16'hCFC0;
defparam \execute_stage_1|forward_B_mux|out_mux[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[29]~59 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[29]~59_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & 
// ((\execute_stage_1|forward_B_mux|out_mux[29]~58_combout ))) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (((\execute_stage_1|forward_B_mux|out_mux[29]~58_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[29]~58_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[29]~59 .lut_mask = 16'hFD08;
defparam \execute_stage_1|forward_B_mux|out_mux[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~122 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~122_combout  = \execute_stage_1|mux_PC|out_mux[29]~44_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [29])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[29]~59_combout )))))

	.dataa(\decode_stage_1|immediate_execute [29]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\execute_stage_1|mux_PC|out_mux[29]~44_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[29]~59_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[29]~122_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~122 .lut_mask = 16'h4B78;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~123 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~123_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (((\execute_stage_1|mux_PC|out_mux[29]~44_combout  & !\execute_stage_1|mux_2to1_alu_abs|out_mux[29]~122_combout )) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout ))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[29]~122_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[29]~44_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[29]~122_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[29]~123_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~123 .lut_mask = 16'h66A2;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~7 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~7_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [29])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[29]~59_combout )))))

	.dataa(\decode_stage_1|immediate_execute [29]),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[29]~59_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~7 .lut_mask = 16'h4B78;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \decode_stage_1|immediate_execute[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux3~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[28] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N1
dffeas \mem_stage_1|alu_result_wb[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [28]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[28] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[28]~58 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[28]~58_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a27 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [28])))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a27 ),
	.datac(\mem_stage_1|alu_result_wb [28]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[28]~58 .lut_mask = 16'h4450;
defparam \wb_stage_1|mux_4to1_1|out_mux[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N8
cyclone10lp_io_ibuf \read_data_mem[28]~input (
	.i(read_data_mem[28]),
	.ibar(gnd),
	.o(\read_data_mem[28]~input_o ));
// synopsys translate_off
defparam \read_data_mem[28]~input .bus_hold = "false";
defparam \read_data_mem[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y6_N27
dffeas \mem_stage_1|read_data_wb[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[28]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[28] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[28]~59 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout  = (\wb_stage_1|mux_4to1_1|out_mux[28]~58_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|read_data_wb [28] & 
// !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout )))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[28]~58_combout ),
	.datac(\mem_stage_1|read_data_wb [28]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[28]~59 .lut_mask = 16'hCCEC;
defparam \wb_stage_1|mux_4to1_1|out_mux[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[28]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[28]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[28]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N19
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:15:reg_i|Q[28]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:15:reg_i|Q[28]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[28]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y14_N5
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[28]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[28]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[28]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[28]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[28]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[28]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~17_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1]) # (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [28])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [28] & (!\decode_stage_1|shamt_execute [1])))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [28]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [28]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~17 .lut_mask = 16'hCEC2;
defparam \decode_stage_1|register_file|mux2|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~18_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux3~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [28]))) # 
// (!\decode_stage_1|register_file|mux2|Mux3~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [28])))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux3~17_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [28]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [28]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux3~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~18 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N7
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~0_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3]) # ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [28])))) # (!\decode_stage_1|shamt_execute [2] & 
// (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [28]))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [28]),
	.datad(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [28]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~0 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~1_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux3~0_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [28]))) # 
// (!\decode_stage_1|register_file|mux2|Mux3~0_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [28])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux3~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [28]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [28]),
	.datad(\decode_stage_1|register_file|mux2|Mux3~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~1 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N3
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[28]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[28]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[28]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~2_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [28]) # (\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [28] & ((!\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [28]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [28]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~2 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux2|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N25
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N31
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~3_combout  = (\decode_stage_1|register_file|mux2|Mux3~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [28]) # ((!\decode_stage_1|shamt_execute [2])))) # 
// (!\decode_stage_1|register_file|mux2|Mux3~2_combout  & (((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [28] & \decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux3~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [28]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [28]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~3 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N9
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N1
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N3
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~4_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2]) # ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [28])))) # (!\decode_stage_1|shamt_execute [3] & 
// (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [28]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [28]),
	.datad(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [28]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~4 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~5_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux3~4_combout  & (\decode_stage_1|register_file|gen_reg:28:reg_i|Q [28])) # (!\decode_stage_1|register_file|mux2|Mux3~4_combout 
//  & ((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [28]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux3~4_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [28]),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [28]),
	.datad(\decode_stage_1|register_file|mux2|Mux3~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~6_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1]) # ((\decode_stage_1|register_file|mux2|Mux3~3_combout )))) # (!\decode_stage_1|shamt_execute [0] & 
// (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux3~5_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|mux2|Mux3~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux3~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~6 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[28]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[28]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[28]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N1
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:31:reg_i|Q[28]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:31:reg_i|Q[28]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[28]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N21
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[28]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[28]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[28]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y19_N7
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[28]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[28]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[28]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y19_N13
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~7_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:23:reg_i|Q [28])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [28])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [28]),
	.datac(\decode_stage_1|shamt_execute [2]),
	.datad(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [28]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~7 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux2|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~8_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux3~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [28]))) # 
// (!\decode_stage_1|register_file|mux2|Mux3~7_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [28])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux3~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [28]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [28]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|register_file|mux2|Mux3~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~8 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux2|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~9_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux3~6_combout  & ((\decode_stage_1|register_file|mux2|Mux3~8_combout ))) # (!\decode_stage_1|register_file|mux2|Mux3~6_combout  
// & (\decode_stage_1|register_file|mux2|Mux3~1_combout )))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux3~6_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|mux2|Mux3~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux3~6_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux3~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~9 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux2|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N27
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[28]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[28]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[28]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N25
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:5:reg_i|Q[28]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:5:reg_i|Q[28]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[28]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N31
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N21
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~12_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [28]) # ((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (((!\decode_stage_1|shamt_execute [1] & \decode_stage_1|register_file|gen_reg:4:reg_i|Q [28]))))

	.dataa(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [28]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [28]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~12 .lut_mask = 16'hCBC8;
defparam \decode_stage_1|register_file|mux2|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~13_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux3~12_combout  & (\decode_stage_1|register_file|gen_reg:7:reg_i|Q [28])) # 
// (!\decode_stage_1|register_file|mux2|Mux3~12_combout  & ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [28]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux3~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [28]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [28]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux3~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~13 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux2|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux3~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [28] & ((\decode_stage_1|register_file|mux2|Mux24~3_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [28]),
	.datac(\decode_stage_1|register_file|mux2|Mux3~13_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~14 .lut_mask = 16'hE4AA;
defparam \decode_stage_1|register_file|mux2|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~15_combout  = (\decode_stage_1|register_file|mux2|Mux3~14_combout  & (((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [28]) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux3~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [28] & ((\decode_stage_1|register_file|mux2|Mux24~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [28]),
	.datab(\decode_stage_1|register_file|mux2|Mux3~14_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [28]),
	.datad(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~15 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux2|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:11:reg_i|Q[28]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:11:reg_i|Q[28]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[28]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N9
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:11:reg_i|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N7
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N9
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~10_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0]) # ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [28])))) # (!\decode_stage_1|shamt_execute [1] & 
// (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [28])))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [28]),
	.datad(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [28]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~10 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux2|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:9:reg_i|Q[28]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:9:reg_i|Q[28]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[28]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N27
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:9:reg_i|Q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[28] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux3~10_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [28])) # 
// (!\decode_stage_1|register_file|mux2|Mux3~10_combout  & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [28]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux3~10_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [28]),
	.datac(\decode_stage_1|register_file|mux2|Mux3~10_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [28]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~11 .lut_mask = 16'hDAD0;
defparam \decode_stage_1|register_file|mux2|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux24~0_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux3~11_combout ))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux3~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux3~15_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux3~11_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~16 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux3~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux3~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux3~16_combout  & (\decode_stage_1|register_file|mux2|Mux3~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux3~16_combout  & ((\decode_stage_1|register_file|mux2|Mux3~9_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux3~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux3~18_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux3~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux3~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux3~19 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[28]~56 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[28]~56_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|alu_result_mem [28])) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux3~19_combout )))

	.dataa(\execute_stage_1|alu_result_mem [28]),
	.datab(gnd),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux3~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[28]~56 .lut_mask = 16'hAFA0;
defparam \execute_stage_1|forward_B_mux|out_mux[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[28]~57 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[28]~57_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & 
// ((\execute_stage_1|forward_B_mux|out_mux[28]~56_combout ))) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (((\execute_stage_1|forward_B_mux|out_mux[28]~56_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[28]~56_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[28]~57 .lut_mask = 16'hFB08;
defparam \execute_stage_1|forward_B_mux|out_mux[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~8 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~8_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [28])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[28]~57_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datab(\decode_stage_1|immediate_execute [28]),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[28]~57_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~8 .lut_mask = 16'h2D78;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~58 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~58_combout  = (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~8_combout  & ((\execute_stage_1|mux_PC|out_mux[28]~50_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~57 )) # (!\execute_stage_1|mux_PC|out_mux[28]~50_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~57 ) # (GND))))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~8_combout  & ((\execute_stage_1|mux_PC|out_mux[28]~50_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~57  & VCC)) # 
// (!\execute_stage_1|mux_PC|out_mux[28]~50_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~57 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~59  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~8_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~57 ) # 
// (!\execute_stage_1|mux_PC|out_mux[28]~50_combout ))) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~8_combout  & (!\execute_stage_1|mux_PC|out_mux[28]~50_combout  & !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~57 
// )))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~8_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[28]~57 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~58_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~59 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~58 .lut_mask = 16'h692B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~60 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~60_combout  = ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~7_combout  $ (\execute_stage_1|mux_PC|out_mux[29]~44_combout  $ 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~59 )))) # (GND)
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~61  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~7_combout  & (\execute_stage_1|mux_PC|out_mux[29]~44_combout  & 
// !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~59 )) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~7_combout  & ((\execute_stage_1|mux_PC|out_mux[29]~44_combout ) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~59 ))))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~7_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[29]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~59 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~60_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~61 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~60 .lut_mask = 16'h964D;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~124 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~124_combout  = (\execute_stage_1|mux_2to1_alu_abs|out_mux[29]~123_combout  & ((\execute_stage_1|alu_result_mem[5]~29_combout ) # 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~60_combout )))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[29]~123_combout  & (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1_combout ))))

	.dataa(\execute_stage_1|mux_2to1_alu_abs|out_mux[29]~123_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~60_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:29:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[29]~124_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~124 .lut_mask = 16'hB9A8;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[29]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \execute_stage_1|alu_result_mem[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[29]~18_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[29]~124_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [29]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[29] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \decode_stage_1|pc_execute[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [29]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [29]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[29] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~0_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [29]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [29] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [29]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~0 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~1_combout  = (\decode_stage_1|register_file|mux1|Mux2~0_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [29]) # ((!\decode_stage_1|Rs1_execute [1])))) # 
// (!\decode_stage_1|register_file|mux1|Mux2~0_combout  & (((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [29] & \decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux2~0_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [29]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~1 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~17_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q 
// [29])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [29])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [29]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [29]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~17 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux1|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~18_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux2~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [29]))) # 
// (!\decode_stage_1|register_file|mux1|Mux2~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [29])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux2~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|mux1|Mux2~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~9_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [29]))) # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [29]))))

	.dataa(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [29]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [29]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~9 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~10_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux2~9_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [29]))) # 
// (!\decode_stage_1|register_file|mux1|Mux2~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [29])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux2~9_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [29]),
	.datab(\decode_stage_1|Rs1_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|mux1|Mux2~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~10 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~6_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [29])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [29])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [29]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [29]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~6 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux2~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [29]))) # (!\decode_stage_1|register_file|mux1|Mux2~6_combout 
//  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [29])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux2~6_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [29]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|mux1|Mux2~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~7 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~4_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [29]) # (\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [29] & ((!\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [29]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [29]),
	.datac(\decode_stage_1|Rs1_execute [2]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~4 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux2~4_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [29])) # (!\decode_stage_1|register_file|mux1|Mux2~4_combout  
// & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [29]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux2~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|mux1|Mux2~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~5 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~8_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0]) # ((\decode_stage_1|register_file|mux1|Mux2~5_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (!\decode_stage_1|Rs1_execute [0] & 
// (\decode_stage_1|register_file|mux1|Mux2~7_combout )))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux2~7_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux2~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~8 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux1|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [29])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [29])))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [29]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~2 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux2~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [29]))) # (!\decode_stage_1|register_file|mux1|Mux2~2_combout 
//  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [29])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux2~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|mux1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux2~8_combout  & (\decode_stage_1|register_file|mux1|Mux2~10_combout )) # (!\decode_stage_1|register_file|mux1|Mux2~8_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux2~3_combout ))))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux2~8_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux2~10_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux2~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux2~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~11 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux1|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [29]))) # (!\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [29]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [29]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~12 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux1|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~13_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux2~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [29]))) # 
// (!\decode_stage_1|register_file|mux1|Mux2~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [29])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux2~12_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|mux1|Mux2~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~13 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux2~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [29])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [29]),
	.datad(\decode_stage_1|register_file|mux1|Mux2~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux2~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [29])) # 
// (!\decode_stage_1|register_file|mux1|Mux2~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [29]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux2~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [29]),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [29]),
	.datac(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux2~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~15 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & (\decode_stage_1|register_file|mux1|Mux17~1_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux2~11_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux2~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux2~11_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux2~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~16 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux1|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux2~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux2~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux2~16_combout  & ((\decode_stage_1|register_file|mux1|Mux2~18_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux2~16_combout  & (\decode_stage_1|register_file|mux1|Mux2~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux2~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux2~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux2~18_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux2~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux2~19 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[29]~43 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[29]~43_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux2~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux2~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[29]~43_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[29]~43 .lut_mask = 16'hF4A4;
defparam \execute_stage_1|mux_PC|out_mux[29]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[29]~44 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[29]~44_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[29]~43_combout  & (\execute_stage_1|alu_result_mem [29])) # (!\execute_stage_1|mux_PC|out_mux[29]~43_combout  & 
// ((\decode_stage_1|pc_execute [29]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[29]~43_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\execute_stage_1|alu_result_mem [29]),
	.datac(\decode_stage_1|pc_execute [29]),
	.datad(\execute_stage_1|mux_PC|out_mux[29]~43_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[29]~44_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[29]~44 .lut_mask = 16'hDDA0;
defparam \execute_stage_1|mux_PC|out_mux[29]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~60 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~60_combout  = (\execute_stage_1|mux_PC|out_mux[30]~42_combout  & (!\execute_stage_1|absolute_value_1|Add0~59  & VCC)) # (!\execute_stage_1|mux_PC|out_mux[30]~42_combout  & (\execute_stage_1|absolute_value_1|Add0~59  
// $ (GND)))
// \execute_stage_1|absolute_value_1|Add0~61  = CARRY((!\execute_stage_1|mux_PC|out_mux[30]~42_combout  & !\execute_stage_1|absolute_value_1|Add0~59 ))

	.dataa(\execute_stage_1|mux_PC|out_mux[30]~42_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|absolute_value_1|Add0~59 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~60_combout ),
	.cout(\execute_stage_1|absolute_value_1|Add0~61 ));
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~60 .lut_mask = 16'h5A05;
defparam \execute_stage_1|absolute_value_1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N20
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[30]~19 (
// Equation(s):
// \execute_stage_1|alu_result_mem[30]~19_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~60_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[30]~42_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[30]~42_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~60_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[30]~19 .lut_mask = 16'hEE44;
defparam \execute_stage_1|alu_result_mem[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \decode_stage_1|immediate_execute[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[30] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N9
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y14_N3
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[30]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[30]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[30]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[30]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[30]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[30]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [30])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [30])))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [30]),
	.datac(\decode_stage_1|shamt_execute [0]),
	.datad(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [30]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~17 .lut_mask = 16'hE5E0;
defparam \decode_stage_1|register_file|mux2|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~18_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux1~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [30])) # 
// (!\decode_stage_1|register_file|mux2|Mux1~17_combout  & ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [30]))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux1~17_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [30]),
	.datad(\decode_stage_1|register_file|mux2|Mux1~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~18 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N31
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N19
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:10:reg_i|Q[30]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:10:reg_i|Q[30]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[30]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:10:reg_i|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~10_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & 
// ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q [30]))) # (!\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [30]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [30]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~10 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~11_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux1~10_combout  & (\decode_stage_1|register_file|gen_reg:11:reg_i|Q [30])) # 
// (!\decode_stage_1|register_file|mux2|Mux1~10_combout  & ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [30]))))) # (!\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|mux2|Mux1~10_combout ))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [30]),
	.datad(\decode_stage_1|register_file|mux2|Mux1~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~11 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:2:reg_i|Q[30]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:2:reg_i|Q[30]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:2:reg_i|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[30]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N3
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:2:reg_i|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:1:reg_i|Q[30]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:1:reg_i|Q[30]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:1:reg_i|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[30]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:1:reg_i|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:5:reg_i|Q[30]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:5:reg_i|Q[30]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[30]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~12_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|shamt_execute [1]) # (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [30])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:4:reg_i|Q [30] & (!\decode_stage_1|shamt_execute [1])))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [30]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [30]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~12 .lut_mask = 16'hAEA4;
defparam \decode_stage_1|register_file|mux2|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N31
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:6:reg_i|Q[30]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:6:reg_i|Q[30]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[30]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:6:reg_i|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~13_combout  = (\decode_stage_1|register_file|mux2|Mux1~12_combout  & (((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [30])) # (!\decode_stage_1|shamt_execute [1]))) # 
// (!\decode_stage_1|register_file|mux2|Mux1~12_combout  & (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:6:reg_i|Q [30]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux1~12_combout ),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [30]),
	.datad(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [30]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~13 .lut_mask = 16'hE6A2;
defparam \decode_stage_1|register_file|mux2|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux1~13_combout ) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [30] & (\decode_stage_1|register_file|mux2|Mux24~3_combout )))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux1~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~14 .lut_mask = 16'hEA4A;
defparam \decode_stage_1|register_file|mux2|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux1~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [30]))) # 
// (!\decode_stage_1|register_file|mux2|Mux1~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [30])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux1~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [30]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [30]),
	.datad(\decode_stage_1|register_file|mux2|Mux1~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~15 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux2|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux24~1_combout ) # ((\decode_stage_1|register_file|mux2|Mux1~11_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux1~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux1~11_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux1~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~16 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:31:reg_i|Q[30]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:31:reg_i|Q[30]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[30]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N13
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:31:reg_i|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:19:reg_i|Q[30]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:19:reg_i|Q[30]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[30]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N15
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:19:reg_i|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:23:reg_i|Q[30]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:23:reg_i|Q[30]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[30]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N25
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:23:reg_i|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~7_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [30]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [30]))))

	.dataa(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [30]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [30]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~7 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux2|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:27:reg_i|Q[30]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:27:reg_i|Q[30]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[30]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y19_N13
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:27:reg_i|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~8_combout  = (\decode_stage_1|register_file|mux2|Mux1~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [30]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux1~7_combout  & (((\decode_stage_1|shamt_execute [3] & \decode_stage_1|register_file|gen_reg:27:reg_i|Q [30]))))

	.dataa(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [30]),
	.datab(\decode_stage_1|register_file|mux2|Mux1~7_combout ),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [30]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~8 .lut_mask = 16'hBC8C;
defparam \decode_stage_1|register_file|mux2|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~0_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & 
// ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [30]))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:18:reg_i|Q [30]))))

	.dataa(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [30]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [30]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~0 .lut_mask = 16'hFC22;
defparam \decode_stage_1|register_file|mux2|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~1_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux1~0_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [30]))) # 
// (!\decode_stage_1|register_file|mux2|Mux1~0_combout  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [30])))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux1~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [30]),
	.datad(\decode_stage_1|register_file|mux2|Mux1~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~1 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux2|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y12_N19
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N15
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:25:reg_i|Q[30]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:25:reg_i|Q[30]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[30]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N9
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:25:reg_i|Q[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~2_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [30]) # (\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [30] & ((!\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [30]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [30]),
	.datac(\decode_stage_1|shamt_execute [3]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~2 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux2|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~3_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux1~2_combout  & (\decode_stage_1|register_file|gen_reg:29:reg_i|Q [30])) # (!\decode_stage_1|register_file|mux2|Mux1~2_combout 
//  & ((\decode_stage_1|register_file|gen_reg:21:reg_i|Q [30]))))) # (!\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|mux2|Mux1~2_combout ))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [30]),
	.datad(\decode_stage_1|register_file|mux2|Mux1~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~3 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~4_combout  = (\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [30]) # (\decode_stage_1|shamt_execute [2])))) # (!\decode_stage_1|shamt_execute [3] & 
// (\decode_stage_1|register_file|gen_reg:16:reg_i|Q [30] & ((!\decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [30]),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [30]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~4 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[30] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~5_combout  = (\decode_stage_1|register_file|mux2|Mux1~4_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [30]) # ((!\decode_stage_1|shamt_execute [2])))) # 
// (!\decode_stage_1|register_file|mux2|Mux1~4_combout  & (((\decode_stage_1|register_file|gen_reg:20:reg_i|Q [30] & \decode_stage_1|shamt_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [30]),
	.datab(\decode_stage_1|register_file|mux2|Mux1~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [30]),
	.datad(\decode_stage_1|shamt_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~5 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux2|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~6_combout  = (\decode_stage_1|shamt_execute [1] & (\decode_stage_1|shamt_execute [0])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|mux2|Mux1~3_combout 
// )) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux1~5_combout )))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux1~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux1~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~6 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~9_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|mux2|Mux1~6_combout  & (\decode_stage_1|register_file|mux2|Mux1~8_combout )) # (!\decode_stage_1|register_file|mux2|Mux1~6_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux1~1_combout ))))) # (!\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|mux2|Mux1~6_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux1~8_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux1~1_combout ),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|register_file|mux2|Mux1~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~9 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux2|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux1~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux1~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux1~16_combout  & (\decode_stage_1|register_file|mux2|Mux1~18_combout )) # 
// (!\decode_stage_1|register_file|mux2|Mux1~16_combout  & ((\decode_stage_1|register_file|mux2|Mux1~9_combout ))))) # (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (((\decode_stage_1|register_file|mux2|Mux1~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux1~18_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux1~16_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux1~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux1~19 .lut_mask = 16'hBCB0;
defparam \decode_stage_1|register_file|mux2|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N16
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[30]~60 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[30]~60_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\execute_stage_1|alu_result_mem [30])) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\decode_stage_1|register_file|mux2|Mux1~19_combout )))

	.dataa(gnd),
	.datab(\execute_stage_1|alu_result_mem [30]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux1~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[30]~60 .lut_mask = 16'hCFC0;
defparam \execute_stage_1|forward_B_mux|out_mux[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N0
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[30]~61 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[30]~61_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & 
// ((\execute_stage_1|forward_B_mux|out_mux[30]~60_combout ))) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout )))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (((\execute_stage_1|forward_B_mux|out_mux[30]~60_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[30]~60_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[30]~61 .lut_mask = 16'hFB08;
defparam \execute_stage_1|forward_B_mux|out_mux[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~125 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~125_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [30])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[30]~61_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|immediate_execute [30]),
	.datac(\execute_stage_1|forward_B_mux|out_mux[30]~61_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[30]~125_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~125 .lut_mask = 16'hCCF0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~126 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~126_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (((\execute_stage_1|mux_PC|out_mux[30]~42_combout  & \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~125_combout )) # 
// (!\execute_stage_1|alu_result_mem[5]~29_combout ))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|alu_result_mem[5]~29_combout  & (\execute_stage_1|mux_PC|out_mux[30]~42_combout  $ 
// (\execute_stage_1|mux_2to1_alu_abs|out_mux[30]~125_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[30]~42_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[30]~125_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[30]~126_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~126 .lut_mask = 16'hA662;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~6 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~6_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [30])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[30]~61_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datac(\decode_stage_1|immediate_execute [30]),
	.datad(\execute_stage_1|forward_B_mux|out_mux[30]~61_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~6 .lut_mask = 16'h596A;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[31]~62 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[31]~62_combout  = (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~6_combout  & ((\execute_stage_1|mux_PC|out_mux[30]~42_combout  & 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~61 )) # (!\execute_stage_1|mux_PC|out_mux[30]~42_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~61 ) # (GND))))) # 
// (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~6_combout  & ((\execute_stage_1|mux_PC|out_mux[30]~42_combout  & (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~61  & VCC)) # 
// (!\execute_stage_1|mux_PC|out_mux[30]~42_combout  & (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~61 ))))
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[31]~63  = CARRY((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~6_combout  & ((!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~61 ) # 
// (!\execute_stage_1|mux_PC|out_mux[30]~42_combout ))) # (!\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~6_combout  & (!\execute_stage_1|mux_PC|out_mux[30]~42_combout  & !\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~61 
// )))

	.dataa(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~6_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[30]~42_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[30]~61 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[31]~62_combout ),
	.cout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[31]~63 ));
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[31]~62 .lut_mask = 16'h692B;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y3_N14
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~127 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~127_combout  = (\execute_stage_1|mux_2to1_alu_abs|out_mux[30]~126_combout  & ((\execute_stage_1|alu_result_mem[5]~29_combout ) # 
// ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[31]~62_combout )))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[30]~126_combout  & (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0_combout )))

	.dataa(\execute_stage_1|mux_2to1_alu_abs|out_mux[30]~126_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[31]~62_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[30]~127_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~127 .lut_mask = 16'hBA98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[30]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y3_N21
dffeas \execute_stage_1|alu_result_mem[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[30]~19_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[30]~127_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [30]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[30] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \mem_stage_1|alu_result_wb[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [30]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[30] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[30]~62 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[30]~62_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a29 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [30])))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a29 ),
	.datac(\mem_stage_1|alu_result_wb [30]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[30]~62 .lut_mask = 16'h4450;
defparam \wb_stage_1|mux_4to1_1|out_mux[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cyclone10lp_io_ibuf \read_data_mem[30]~input (
	.i(read_data_mem[30]),
	.ibar(gnd),
	.o(\read_data_mem[30]~input_o ));
// synopsys translate_off
defparam \read_data_mem[30]~input .bus_hold = "false";
defparam \read_data_mem[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \mem_stage_1|read_data_wb[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[30]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[30] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[30]~63 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[30]~63_combout  = (\wb_stage_1|mux_4to1_1|out_mux[30]~62_combout ) # ((\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|read_data_wb [30] & 
// !\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout )))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[30]~62_combout ),
	.datac(\mem_stage_1|read_data_wb [30]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[30]~63 .lut_mask = 16'hCCEC;
defparam \wb_stage_1|mux_4to1_1|out_mux[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \decode_stage_1|pc_execute[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [30]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [30]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[30] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[30]~41 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[30]~41_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\decode_stage_1|pc_execute [30]) # (\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout  & ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [30]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[30]~41_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[30]~41 .lut_mask = 16'hCCE2;
defparam \execute_stage_1|mux_PC|out_mux[30]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~0_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [30])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [30])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [30]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~0 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~1_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux1~0_combout  & (\decode_stage_1|register_file|gen_reg:30:reg_i|Q [30])) # (!\decode_stage_1|register_file|mux1|Mux1~0_combout  
// & ((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [30]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux1~0_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [30]),
	.datad(\decode_stage_1|register_file|mux1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~1 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~4_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [30]) # ((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & 
// (((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [30] & !\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [30]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~4 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~5_combout  = (\decode_stage_1|register_file|mux1|Mux1~4_combout  & (((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [30]) # (!\decode_stage_1|Rs1_execute [2])))) # 
// (!\decode_stage_1|register_file|mux1|Mux1~4_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [30] & ((\decode_stage_1|Rs1_execute [2]))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [30]),
	.datab(\decode_stage_1|register_file|mux1|Mux1~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [30]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~5 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [30])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [30])))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [30]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~2 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux1~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [30]))) # (!\decode_stage_1|register_file|mux1|Mux1~2_combout 
//  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [30])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux1~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [30]),
	.datad(\decode_stage_1|register_file|mux1|Mux1~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~6_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1]) # ((\decode_stage_1|register_file|mux1|Mux1~3_combout )))) # (!\decode_stage_1|Rs1_execute [0] & (!\decode_stage_1|Rs1_execute [1] & 
// (\decode_stage_1|register_file|mux1|Mux1~5_combout )))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|mux1|Mux1~5_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux1~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~6 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux1|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~7_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [30])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [30])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [30]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~7 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux1~7_combout  & ((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [30]))) # (!\decode_stage_1|register_file|mux1|Mux1~7_combout 
//  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [30])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux1~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [30]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [30]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux1~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~8 .lut_mask = 16'hCFA0;
defparam \decode_stage_1|register_file|mux1|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux1~6_combout  & ((\decode_stage_1|register_file|mux1|Mux1~8_combout ))) # (!\decode_stage_1|register_file|mux1|Mux1~6_combout  & 
// (\decode_stage_1|register_file|mux1|Mux1~1_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux1~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|mux1|Mux1~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux1~6_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux1~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~9 .lut_mask = 16'hF858;
defparam \decode_stage_1|register_file|mux1|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~10_combout  = (\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|Rs1_execute [1])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:10:reg_i|Q 
// [30]))) # (!\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [30]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [30]),
	.datad(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [30]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~10 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~11_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux1~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [30]))) # 
// (!\decode_stage_1|register_file|mux1|Mux1~10_combout  & (\decode_stage_1|register_file|gen_reg:9:reg_i|Q [30])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux1~10_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [30]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [30]),
	.datad(\decode_stage_1|register_file|mux1|Mux1~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~11 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~12_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [30]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [30] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [30]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~12 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~13_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux1~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [30]))) # 
// (!\decode_stage_1|register_file|mux1|Mux1~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [30])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux1~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [30]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [30]),
	.datad(\decode_stage_1|register_file|mux1|Mux1~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux1~13_combout ) # ((!\decode_stage_1|register_file|mux1|Mux17~3_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (((\decode_stage_1|register_file|mux1|Mux17~3_combout  & \decode_stage_1|register_file|gen_reg:1:reg_i|Q [30]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux1~13_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [30]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~14 .lut_mask = 16'hDA8A;
defparam \decode_stage_1|register_file|mux1|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~15_combout  = (\decode_stage_1|register_file|mux1|Mux1~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [30]) # ((!\decode_stage_1|register_file|mux1|Mux17~2_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux1~14_combout  & (((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [30] & \decode_stage_1|register_file|mux1|Mux17~2_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [30]),
	.datab(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|mux1|Mux1~14_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~15 .lut_mask = 16'hACF0;
defparam \decode_stage_1|register_file|mux1|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux17~1_combout ) # ((\decode_stage_1|register_file|mux1|Mux1~11_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux1~15_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux1~11_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux1~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~16 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux1|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~17_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q 
// [30])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:12:reg_i|Q [30])))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [30]),
	.datab(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [30]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~17 .lut_mask = 16'hFA0C;
defparam \decode_stage_1|register_file|mux1|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux1~17_combout  & ((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [30]))) # 
// (!\decode_stage_1|register_file|mux1|Mux1~17_combout  & (\decode_stage_1|register_file|gen_reg:14:reg_i|Q [30])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux1~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [30]),
	.datac(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [30]),
	.datad(\decode_stage_1|register_file|mux1|Mux1~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~18 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux1~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux1~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux1~16_combout  & ((\decode_stage_1|register_file|mux1|Mux1~18_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux1~16_combout  & (\decode_stage_1|register_file|mux1|Mux1~9_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux1~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux1~9_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux1~16_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux1~18_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux1~19 .lut_mask = 16'hF838;
defparam \decode_stage_1|register_file|mux1|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[30]~42 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[30]~42_combout  = (\execute_stage_1|mux_PC|out_mux[30]~41_combout  & ((\execute_stage_1|alu_result_mem [30]) # ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[30]~41_combout  & 
// (((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & \decode_stage_1|register_file|mux1|Mux1~19_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[30]~41_combout ),
	.datab(\execute_stage_1|alu_result_mem [30]),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux1~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[30]~42_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[30]~42 .lut_mask = 16'hDA8A;
defparam \execute_stage_1|mux_PC|out_mux[30]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
cyclone10lp_lcell_comb \execute_stage_1|absolute_value_1|Add0~62 (
// Equation(s):
// \execute_stage_1|absolute_value_1|Add0~62_combout  = \execute_stage_1|absolute_value_1|Add0~61  $ (!\execute_stage_1|mux_PC|out_mux[31]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.cin(\execute_stage_1|absolute_value_1|Add0~61 ),
	.combout(\execute_stage_1|absolute_value_1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|absolute_value_1|Add0~62 .lut_mask = 16'hF00F;
defparam \execute_stage_1|absolute_value_1|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \decode_stage_1|immediate_execute[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|immediate_generator_1|Mux0~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|immediate_execute [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|immediate_execute[31] .is_wysiwyg = "true";
defparam \decode_stage_1|immediate_execute[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cyclone10lp_io_ibuf \read_data_mem[31]~input (
	.i(read_data_mem[31]),
	.ibar(gnd),
	.o(\read_data_mem[31]~input_o ));
// synopsys translate_off
defparam \read_data_mem[31]~input .bus_hold = "false";
defparam \read_data_mem[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y11_N9
dffeas \mem_stage_1|read_data_wb[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\read_data_mem[31]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[31] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas \mem_stage_1|alu_result_wb[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [31]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[31] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[31]~26 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[31]~26_combout  = (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a30 )) # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// ((\mem_stage_1|alu_result_wb [31])))))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a30 ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|alu_result_wb [31]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[31]~26 .lut_mask = 16'h2230;
defparam \wb_stage_1|mux_4to1_1|out_mux[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[31]~27 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[31]~27_combout  = (\wb_stage_1|mux_4to1_1|out_mux[31]~26_combout ) # ((!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & 
// (\RV32I_control_1|mem_stage_control_1|MemToReg [0] & \mem_stage_1|read_data_wb [31])))

	.dataa(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datac(\mem_stage_1|read_data_wb [31]),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[31]~26_combout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[31]~27 .lut_mask = 16'hFF40;
defparam \wb_stage_1|mux_4to1_1|out_mux[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y7_N13
dffeas \decode_stage_1|register_file|gen_reg:10:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~68_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:10:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N27
dffeas \decode_stage_1|register_file|gen_reg:8:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~69_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:8:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N17
dffeas \decode_stage_1|register_file|gen_reg:9:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:9:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~0 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~0_combout  = (\decode_stage_1|shamt_execute [0] & (((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [31]) # (\decode_stage_1|shamt_execute [1])))) # (!\decode_stage_1|shamt_execute [0] & 
// (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [31] & ((!\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [31]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~0 .lut_mask = 16'hAAE4;
defparam \decode_stage_1|register_file|mux2|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \decode_stage_1|register_file|gen_reg:11:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:11:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~1 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~1_combout  = (\decode_stage_1|register_file|mux2|Mux0~0_combout  & (((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [31]) # (!\decode_stage_1|shamt_execute [1])))) # 
// (!\decode_stage_1|register_file|mux2|Mux0~0_combout  & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [31] & ((\decode_stage_1|shamt_execute [1]))))

	.dataa(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [31]),
	.datab(\decode_stage_1|register_file|mux2|Mux0~0_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [31]),
	.datad(\decode_stage_1|shamt_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~1 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux2|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N3
dffeas \decode_stage_1|register_file|gen_reg:2:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~77_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:2:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \decode_stage_1|register_file|gen_reg:1:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~60_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:1:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \decode_stage_1|register_file|gen_reg:6:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~78_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:6:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \decode_stage_1|register_file|gen_reg:4:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:4:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~12 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~12_combout  = (\decode_stage_1|shamt_execute [0] & (\decode_stage_1|shamt_execute [1])) # (!\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|shamt_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [31])) # (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [31])))))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [31]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~12 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:5:reg_i|Q[31]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:5:reg_i|Q[31]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[31]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[31]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \decode_stage_1|register_file|gen_reg:5:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:5:reg_i|Q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~62_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:5:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \decode_stage_1|register_file|gen_reg:7:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~80_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:7:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~13 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~13_combout  = (\decode_stage_1|shamt_execute [0] & ((\decode_stage_1|register_file|mux2|Mux0~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [31]))) # 
// (!\decode_stage_1|register_file|mux2|Mux0~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [31])))) # (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|mux2|Mux0~12_combout ))

	.dataa(\decode_stage_1|shamt_execute [0]),
	.datab(\decode_stage_1|register_file|mux2|Mux0~12_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [31]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~13 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux2|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~14 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~14_combout  = (\decode_stage_1|register_file|mux2|Mux24~4_combout  & (((\decode_stage_1|register_file|mux2|Mux0~13_combout )) # (!\decode_stage_1|register_file|mux2|Mux24~3_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~4_combout  & (\decode_stage_1|register_file|mux2|Mux24~3_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [31])))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~4_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~3_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|mux2|Mux0~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~14 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux2|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:3:reg_i|Q[31]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:3:reg_i|Q[31]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[31]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[31]~feeder .lut_mask = 16'hF0F0;
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N21
dffeas \decode_stage_1|register_file|gen_reg:3:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:3:reg_i|Q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:3:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~15 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~15_combout  = (\decode_stage_1|register_file|mux2|Mux24~2_combout  & ((\decode_stage_1|register_file|mux2|Mux0~14_combout  & ((\decode_stage_1|register_file|gen_reg:3:reg_i|Q [31]))) # 
// (!\decode_stage_1|register_file|mux2|Mux0~14_combout  & (\decode_stage_1|register_file|gen_reg:2:reg_i|Q [31])))) # (!\decode_stage_1|register_file|mux2|Mux24~2_combout  & (((\decode_stage_1|register_file|mux2|Mux0~14_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [31]),
	.datab(\decode_stage_1|register_file|mux2|Mux24~2_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux0~14_combout ),
	.datad(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [31]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~15 .lut_mask = 16'hF838;
defparam \decode_stage_1|register_file|mux2|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \decode_stage_1|register_file|gen_reg:24:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:24:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \decode_stage_1|register_file|gen_reg:16:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:16:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~6 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~6_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2]) # ((\decode_stage_1|register_file|gen_reg:24:reg_i|Q [31])))) # (!\decode_stage_1|shamt_execute [3] & 
// (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [31]))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [31]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~6 .lut_mask = 16'hB9A8;
defparam \decode_stage_1|register_file|mux2|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \decode_stage_1|register_file|gen_reg:20:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~74_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:20:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \decode_stage_1|register_file|gen_reg:28:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:28:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~7 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~7_combout  = (\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|mux2|Mux0~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [31]))) # 
// (!\decode_stage_1|register_file|mux2|Mux0~6_combout  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [31])))) # (!\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|mux2|Mux0~6_combout ))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|mux2|Mux0~6_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [31]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~7 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux2|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N23
dffeas \decode_stage_1|register_file|gen_reg:22:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~71_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:22:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N25
dffeas \decode_stage_1|register_file|gen_reg:18:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~72_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:18:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~4 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~4_combout  = (\decode_stage_1|shamt_execute [3] & (\decode_stage_1|shamt_execute [2])) # (!\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [31])) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [31])))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [31]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~4 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux2|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y16_N27
dffeas \decode_stage_1|register_file|gen_reg:30:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:30:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N5
dffeas \decode_stage_1|register_file|gen_reg:26:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~70_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:26:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~5 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~5_combout  = (\decode_stage_1|register_file|mux2|Mux0~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [31]) # ((!\decode_stage_1|shamt_execute [3])))) # 
// (!\decode_stage_1|register_file|mux2|Mux0~4_combout  & (((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [31] & \decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|mux2|Mux0~4_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [31]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~5 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux2|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~8 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~8_combout  = (\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0]) # ((\decode_stage_1|register_file|mux2|Mux0~5_combout )))) # (!\decode_stage_1|shamt_execute [1] & 
// (!\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|mux2|Mux0~7_combout )))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux0~7_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux0~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~8 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux2|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \decode_stage_1|register_file|gen_reg:17:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:17:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \decode_stage_1|register_file|gen_reg:25:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:25:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~2 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~2_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & ((\decode_stage_1|shamt_execute [3] & 
// ((\decode_stage_1|register_file|gen_reg:25:reg_i|Q [31]))) # (!\decode_stage_1|shamt_execute [3] & (\decode_stage_1|register_file|gen_reg:17:reg_i|Q [31]))))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [31]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~2 .lut_mask = 16'hFA44;
defparam \decode_stage_1|register_file|mux2|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \decode_stage_1|register_file|gen_reg:21:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:21:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y10_N27
dffeas \decode_stage_1|register_file|gen_reg:29:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:29:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~3 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~3_combout  = (\decode_stage_1|register_file|mux2|Mux0~2_combout  & (((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [31])) # (!\decode_stage_1|shamt_execute [2]))) # 
// (!\decode_stage_1|register_file|mux2|Mux0~2_combout  & (\decode_stage_1|shamt_execute [2] & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [31])))

	.dataa(\decode_stage_1|register_file|mux2|Mux0~2_combout ),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [31]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~3 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux2|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \decode_stage_1|register_file|gen_reg:31:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~76_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:31:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \decode_stage_1|register_file|gen_reg:27:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:27:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \decode_stage_1|register_file|gen_reg:19:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:19:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N19
dffeas \decode_stage_1|register_file|gen_reg:23:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\decode_stage_1|register_file|dec|Ram0~75_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:23:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~9 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~9_combout  = (\decode_stage_1|shamt_execute [2] & (((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [31]) # (\decode_stage_1|shamt_execute [3])))) # (!\decode_stage_1|shamt_execute [2] & 
// (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [31] & ((!\decode_stage_1|shamt_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [31]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [31]),
	.datad(\decode_stage_1|shamt_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~9 .lut_mask = 16'hCCE2;
defparam \decode_stage_1|register_file|mux2|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~10 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~10_combout  = (\decode_stage_1|shamt_execute [3] & ((\decode_stage_1|register_file|mux2|Mux0~9_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [31])) # 
// (!\decode_stage_1|register_file|mux2|Mux0~9_combout  & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [31]))))) # (!\decode_stage_1|shamt_execute [3] & (((\decode_stage_1|register_file|mux2|Mux0~9_combout ))))

	.dataa(\decode_stage_1|shamt_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|mux2|Mux0~9_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~10 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux2|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~11 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~11_combout  = (\decode_stage_1|register_file|mux2|Mux0~8_combout  & (((\decode_stage_1|register_file|mux2|Mux0~10_combout )) # (!\decode_stage_1|shamt_execute [0]))) # 
// (!\decode_stage_1|register_file|mux2|Mux0~8_combout  & (\decode_stage_1|shamt_execute [0] & (\decode_stage_1|register_file|mux2|Mux0~3_combout )))

	.dataa(\decode_stage_1|register_file|mux2|Mux0~8_combout ),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\decode_stage_1|register_file|mux2|Mux0~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux0~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~11 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux2|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~16 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~16_combout  = (\decode_stage_1|register_file|mux2|Mux24~1_combout  & ((\decode_stage_1|register_file|mux2|Mux24~0_combout ) # ((\decode_stage_1|register_file|mux2|Mux0~11_combout )))) # 
// (!\decode_stage_1|register_file|mux2|Mux24~1_combout  & (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (\decode_stage_1|register_file|mux2|Mux0~15_combout )))

	.dataa(\decode_stage_1|register_file|mux2|Mux24~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux0~15_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux0~11_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~16 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux2|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:13:reg_i|Q[31]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:13:reg_i|Q[31]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[31]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[31]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \decode_stage_1|register_file|gen_reg:13:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:13:reg_i|Q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:13:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:15:reg_i|Q[31]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:15:reg_i|Q[31]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[31]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[31]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N19
dffeas \decode_stage_1|register_file|gen_reg:15:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:15:reg_i|Q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~67_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:15:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:12:reg_i|Q[31]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:12:reg_i|Q[31]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[31]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[31]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \decode_stage_1|register_file|gen_reg:12:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:12:reg_i|Q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~66_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:12:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|gen_reg:14:reg_i|Q[31]~feeder (
// Equation(s):
// \decode_stage_1|register_file|gen_reg:14:reg_i|Q[31]~feeder_combout  = \wb_stage_1|mux_4to1_1|out_mux[31]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[31]~feeder .lut_mask = 16'hFF00;
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N29
dffeas \decode_stage_1|register_file|gen_reg:14:reg_i|Q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\decode_stage_1|register_file|gen_reg:14:reg_i|Q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\decode_stage_1|register_file|dec|Ram0~65_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[31] .is_wysiwyg = "true";
defparam \decode_stage_1|register_file|gen_reg:14:reg_i|Q[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~17 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~17_combout  = (\decode_stage_1|shamt_execute [1] & (((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [31]) # (\decode_stage_1|shamt_execute [0])))) # (!\decode_stage_1|shamt_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [31] & ((!\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [31]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [31]),
	.datac(\decode_stage_1|shamt_execute [1]),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~17 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux2|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~18 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~18_combout  = (\decode_stage_1|register_file|mux2|Mux0~17_combout  & (((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [31]) # (!\decode_stage_1|shamt_execute [0])))) # 
// (!\decode_stage_1|register_file|mux2|Mux0~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [31] & ((\decode_stage_1|shamt_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [31]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|mux2|Mux0~17_combout ),
	.datad(\decode_stage_1|shamt_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~18 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux2|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux2|Mux0~19 (
// Equation(s):
// \decode_stage_1|register_file|mux2|Mux0~19_combout  = (\decode_stage_1|register_file|mux2|Mux24~0_combout  & ((\decode_stage_1|register_file|mux2|Mux0~16_combout  & ((\decode_stage_1|register_file|mux2|Mux0~18_combout ))) # 
// (!\decode_stage_1|register_file|mux2|Mux0~16_combout  & (\decode_stage_1|register_file|mux2|Mux0~1_combout )))) # (!\decode_stage_1|register_file|mux2|Mux24~0_combout  & (((\decode_stage_1|register_file|mux2|Mux0~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux0~1_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux24~0_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux0~16_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux0~18_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux2|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux2|Mux0~19 .lut_mask = 16'hF838;
defparam \decode_stage_1|register_file|mux2|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[31]~62 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[31]~62_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\execute_stage_1|alu_result_mem [31]))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & (\decode_stage_1|register_file|mux2|Mux0~19_combout ))

	.dataa(\decode_stage_1|register_file|mux2|Mux0~19_combout ),
	.datab(\execute_stage_1|alu_result_mem [31]),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[31]~62 .lut_mask = 16'hCACA;
defparam \execute_stage_1|forward_B_mux|out_mux[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N16
cyclone10lp_lcell_comb \execute_stage_1|forward_B_mux|out_mux[31]~63 (
// Equation(s):
// \execute_stage_1|forward_B_mux|out_mux[31]~63_combout  = (\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & ((\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & 
// (\execute_stage_1|forward_B_mux|out_mux[31]~62_combout )) # (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout  & ((\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ))))) # 
// (!\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout  & (\execute_stage_1|forward_B_mux|out_mux[31]~62_combout ))

	.dataa(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forward_B[0]~7_combout ),
	.datab(\execute_stage_1|forward_B_mux|out_mux[31]~62_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|forwarding_unit_1|forwarding_proc~9_combout ),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|forward_B_mux|out_mux[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|forward_B_mux|out_mux[31]~63 .lut_mask = 16'hCEC4;
defparam \execute_stage_1|forward_B_mux|out_mux[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~5 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~5_combout  = \RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ (((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [31])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[31]~63_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datab(\decode_stage_1|immediate_execute [31]),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[31]~63_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~5 .lut_mask = 16'h2D78;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[32]~64 (
// Equation(s):
// \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[32]~64_combout  = \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~5_combout  $ (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[31]~63  $ 
// (\execute_stage_1|mux_PC|out_mux[31]~10_combout ))

	.dataa(gnd),
	.datab(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|_~5_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.cin(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[31]~63 ),
	.combout(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[32]~64_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[32]~64 .lut_mask = 16'hC33C;
defparam \execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[32]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~72 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~72_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout  & ((\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [31])) # 
// (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & ((\execute_stage_1|forward_B_mux|out_mux[31]~63_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ),
	.datab(\decode_stage_1|immediate_execute [31]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[31]~63_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[31]~72_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~72 .lut_mask = 16'h8A80;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N24
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~73 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~73_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~72_combout )) # 
// (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & (\execute_stage_1|mux_PC|out_mux[31]~10_combout  $ (\execute_stage_1|mux_2to1_alu_abs|out_mux[31]~72_combout )))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[31]~72_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[31]~73_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~73 .lut_mask = 16'h9944;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N18
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~74 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~74_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout  & (\execute_stage_1|alu_result_mem[3]~39_combout  & 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[32]~64_combout ))) # (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[31]~73_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[3]~39_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[32]~64_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[31]~73_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[31]~74_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~74 .lut_mask = 16'hB380;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N14
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~130 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~130_combout  = (\RV32I_control_1|decode_stage_control_1|AbsSel~q  & (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & (\execute_stage_1|absolute_value_1|Add0~62_combout ))) # 
// (!\RV32I_control_1|decode_stage_control_1|AbsSel~q  & (((\execute_stage_1|mux_2to1_alu_abs|out_mux[31]~74_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.datab(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datac(\execute_stage_1|absolute_value_1|Add0~62_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[31]~74_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[31]~130_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~130 .lut_mask = 16'hD580;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[31]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N15
dffeas \execute_stage_1|alu_result_mem[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|mux_2to1_alu_abs|out_mux[31]~130_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [31]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[31] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N27
dffeas \decode_stage_1|pc_execute[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [31]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [31]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[31] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~0_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1]) # ((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [31])))) # (!\decode_stage_1|Rs1_execute [0] & (!\decode_stage_1|Rs1_execute [1] 
// & (\decode_stage_1|register_file|gen_reg:8:reg_i|Q [31])))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [31]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~0 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~1_combout  = (\decode_stage_1|register_file|mux1|Mux0~0_combout  & (((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [31])) # (!\decode_stage_1|Rs1_execute [1]))) # 
// (!\decode_stage_1|register_file|mux1|Mux0~0_combout  & (\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [31])))

	.dataa(\decode_stage_1|register_file|mux1|Mux0~0_combout ),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [31]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~1 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~17_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [31]) # (\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & 
// (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [31] & ((!\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [31]),
	.datab(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [31]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~17 .lut_mask = 16'hF0CA;
defparam \decode_stage_1|register_file|mux1|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~18_combout  = (\decode_stage_1|register_file|mux1|Mux0~17_combout  & (((\decode_stage_1|register_file|gen_reg:15:reg_i|Q [31]) # (!\decode_stage_1|Rs1_execute [0])))) # 
// (!\decode_stage_1|register_file|mux1|Mux0~17_combout  & (\decode_stage_1|register_file|gen_reg:13:reg_i|Q [31] & ((\decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [31]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|mux1|Mux0~17_combout ),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~18 .lut_mask = 16'hCAF0;
defparam \decode_stage_1|register_file|mux1|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~6_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [31])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [31])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [31]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [31]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~6 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~7_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux0~6_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [31]))) # (!\decode_stage_1|register_file|mux1|Mux0~6_combout 
//  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [31])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux0~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|mux1|Mux0~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~7 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~4_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:22:reg_i|Q 
// [31])) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [31])))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [31]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~4 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~5_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux0~4_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [31]))) # (!\decode_stage_1|register_file|mux1|Mux0~4_combout 
//  & (\decode_stage_1|register_file|gen_reg:26:reg_i|Q [31])))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux0~4_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [3]),
	.datab(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|mux1|Mux0~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~5 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~8_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0]) # ((\decode_stage_1|register_file|mux1|Mux0~5_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (!\decode_stage_1|Rs1_execute [0] & 
// (\decode_stage_1|register_file|mux1|Mux0~7_combout )))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux0~7_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux0~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~8 .lut_mask = 16'hBA98;
defparam \decode_stage_1|register_file|mux1|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [31])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [31])))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [31]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~2 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux0~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [31]))) # (!\decode_stage_1|register_file|mux1|Mux0~2_combout 
//  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [31])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux0~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|mux1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~9_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q [31]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:19:reg_i|Q [31] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [31]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [31]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~9 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~10_combout  = (\decode_stage_1|register_file|mux1|Mux0~9_combout  & (((\decode_stage_1|register_file|gen_reg:31:reg_i|Q [31]) # (!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux0~9_combout  & (\decode_stage_1|register_file|gen_reg:27:reg_i|Q [31] & ((\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [31]),
	.datab(\decode_stage_1|register_file|mux1|Mux0~9_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [31]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~10 .lut_mask = 16'hE2CC;
defparam \decode_stage_1|register_file|mux1|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~11_combout  = (\decode_stage_1|register_file|mux1|Mux0~8_combout  & (((\decode_stage_1|register_file|mux1|Mux0~10_combout )) # (!\decode_stage_1|Rs1_execute [0]))) # 
// (!\decode_stage_1|register_file|mux1|Mux0~8_combout  & (\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|mux1|Mux0~3_combout )))

	.dataa(\decode_stage_1|register_file|mux1|Mux0~8_combout ),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux0~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux0~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~11 .lut_mask = 16'hEA62;
defparam \decode_stage_1|register_file|mux1|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~12_combout  = (\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q 
// [31])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [31])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [31]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~12 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~13_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux0~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [31]))) # 
// (!\decode_stage_1|register_file|mux1|Mux0~12_combout  & (\decode_stage_1|register_file|gen_reg:5:reg_i|Q [31])))) # (!\decode_stage_1|Rs1_execute [0] & (((\decode_stage_1|register_file|mux1|Mux0~12_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|mux1|Mux0~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~13 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux0~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [31])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|mux1|Mux0~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux0~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [31])) # 
// (!\decode_stage_1|register_file|mux1|Mux0~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [31]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux0~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [31]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [31]),
	.datad(\decode_stage_1|register_file|mux1|Mux0~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & (\decode_stage_1|register_file|mux1|Mux17~1_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~1_combout  & (\decode_stage_1|register_file|mux1|Mux0~11_combout )) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux0~15_combout )))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux0~11_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux0~15_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~16 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux1|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux0~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux0~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux0~16_combout  & ((\decode_stage_1|register_file|mux1|Mux0~18_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux0~16_combout  & (\decode_stage_1|register_file|mux1|Mux0~1_combout )))) # (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux0~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux0~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux0~18_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux0~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux0~19 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[31]~9 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[31]~9_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[4]~4_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux0~19_combout ))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux0~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[31]~9_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[31]~9 .lut_mask = 16'hF2C2;
defparam \execute_stage_1|mux_PC|out_mux[31]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[31]~10 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[31]~10_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & ((\execute_stage_1|mux_PC|out_mux[31]~9_combout  & (\execute_stage_1|alu_result_mem [31])) # (!\execute_stage_1|mux_PC|out_mux[31]~9_combout  & 
// ((\decode_stage_1|pc_execute [31]))))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\execute_stage_1|mux_PC|out_mux[31]~9_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datab(\execute_stage_1|alu_result_mem [31]),
	.datac(\decode_stage_1|pc_execute [31]),
	.datad(\execute_stage_1|mux_PC|out_mux[31]~9_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[31]~10 .lut_mask = 16'hDDA0;
defparam \execute_stage_1|mux_PC|out_mux[31]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cyclone10lp_lcell_comb \execute_stage_1|alu_result_mem[28]~17 (
// Equation(s):
// \execute_stage_1|alu_result_mem[28]~17_combout  = (\execute_stage_1|mux_PC|out_mux[31]~10_combout  & ((\execute_stage_1|absolute_value_1|Add0~56_combout ))) # (!\execute_stage_1|mux_PC|out_mux[31]~10_combout  & 
// (\execute_stage_1|mux_PC|out_mux[28]~50_combout ))

	.dataa(\execute_stage_1|mux_PC|out_mux[28]~50_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[31]~10_combout ),
	.datac(gnd),
	.datad(\execute_stage_1|absolute_value_1|Add0~56_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_result_mem[28]~17_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[28]~17 .lut_mask = 16'hEE22;
defparam \execute_stage_1|alu_result_mem[28]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~119 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~119_combout  = (\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & (\decode_stage_1|immediate_execute [28])) # (!\RV32I_control_1|decode_stage_control_1|ALUSrc~q  & 
// ((\execute_stage_1|forward_B_mux|out_mux[28]~57_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|immediate_execute [28]),
	.datac(\RV32I_control_1|decode_stage_control_1|ALUSrc~q ),
	.datad(\execute_stage_1|forward_B_mux|out_mux[28]~57_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[28]~119_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~119 .lut_mask = 16'hCFC0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~120 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~120_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & ((\execute_stage_1|mux_PC|out_mux[28]~50_combout  & (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  $ 
// (!\execute_stage_1|mux_2to1_alu_abs|out_mux[28]~119_combout ))) # (!\execute_stage_1|mux_PC|out_mux[28]~50_combout  & (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout  & \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~119_combout )))) 
// # (!\execute_stage_1|alu_result_mem[5]~29_combout  & (((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ))))

	.dataa(\execute_stage_1|mux_PC|out_mux[28]~50_combout ),
	.datab(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~0_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[28]~119_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[28]~120_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~120 .lut_mask = 16'hB438;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~121 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~121_combout  = (\execute_stage_1|alu_result_mem[5]~29_combout  & (\execute_stage_1|mux_2to1_alu_abs|out_mux[28]~120_combout )) # (!\execute_stage_1|alu_result_mem[5]~29_combout  & 
// ((\execute_stage_1|mux_2to1_alu_abs|out_mux[28]~120_combout  & ((\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~58_combout ))) # (!\execute_stage_1|mux_2to1_alu_abs|out_mux[28]~120_combout  & 
// (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1_combout ))))

	.dataa(\execute_stage_1|alu_result_mem[5]~29_combout ),
	.datab(\execute_stage_1|mux_2to1_alu_abs|out_mux[28]~120_combout ),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[29]~58_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[28]~121_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~121 .lut_mask = 16'hDC98;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[28]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N17
dffeas \execute_stage_1|alu_result_mem[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|alu_result_mem[28]~17_combout ),
	.asdata(\execute_stage_1|mux_2to1_alu_abs|out_mux[28]~121_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\execute_stage_1|alu_result_mem[5]~32_combout ),
	.sload(!\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [28]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[28] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \decode_stage_1|pc_execute[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fetch_stage_1|pc_decode [28]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\decode_stage_1|pc_execute [28]),
	.prn(vcc));
// synopsys translate_off
defparam \decode_stage_1|pc_execute[28] .is_wysiwyg = "true";
defparam \decode_stage_1|pc_execute[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[28]~49 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[28]~49_combout  = (\execute_stage_1|mux_PC|out_mux[4]~1_combout  & (((\decode_stage_1|pc_execute [28]) # (\execute_stage_1|mux_PC|out_mux[4]~4_combout )))) # (!\execute_stage_1|mux_PC|out_mux[4]~1_combout  & 
// (\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout  & ((!\execute_stage_1|mux_PC|out_mux[4]~4_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~1_combout ),
	.datac(\decode_stage_1|pc_execute [28]),
	.datad(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[28]~49_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[28]~49 .lut_mask = 16'hCCE2;
defparam \execute_stage_1|mux_PC|out_mux[28]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~17 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~17_combout  = (\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|Rs1_execute [0])))) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:13:reg_i|Q 
// [28]))) # (!\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|gen_reg:12:reg_i|Q [28]))))

	.dataa(\decode_stage_1|register_file|gen_reg:12:reg_i|Q [28]),
	.datab(\decode_stage_1|register_file|gen_reg:13:reg_i|Q [28]),
	.datac(\decode_stage_1|Rs1_execute [1]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~17 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y14_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~18 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~18_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux3~17_combout  & (\decode_stage_1|register_file|gen_reg:15:reg_i|Q [28])) # 
// (!\decode_stage_1|register_file|mux1|Mux3~17_combout  & ((\decode_stage_1|register_file|gen_reg:14:reg_i|Q [28]))))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux3~17_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|gen_reg:15:reg_i|Q [28]),
	.datac(\decode_stage_1|register_file|gen_reg:14:reg_i|Q [28]),
	.datad(\decode_stage_1|register_file|mux1|Mux3~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~18 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~0 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~0_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:22:reg_i|Q [28]) # ((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & 
// (((\decode_stage_1|register_file|gen_reg:18:reg_i|Q [28] & !\decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:22:reg_i|Q [28]),
	.datac(\decode_stage_1|register_file|gen_reg:18:reg_i|Q [28]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~0 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~1 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~1_combout  = (\decode_stage_1|register_file|mux1|Mux3~0_combout  & ((\decode_stage_1|register_file|gen_reg:30:reg_i|Q [28]) # ((!\decode_stage_1|Rs1_execute [3])))) # 
// (!\decode_stage_1|register_file|mux1|Mux3~0_combout  & (((\decode_stage_1|register_file|gen_reg:26:reg_i|Q [28] & \decode_stage_1|Rs1_execute [3]))))

	.dataa(\decode_stage_1|register_file|gen_reg:30:reg_i|Q [28]),
	.datab(\decode_stage_1|register_file|mux1|Mux3~0_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:26:reg_i|Q [28]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~1 .lut_mask = 16'hB8CC;
defparam \decode_stage_1|register_file|mux1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~7 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~7_combout  = (\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|Rs1_execute [2])))) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|gen_reg:23:reg_i|Q 
// [28]))) # (!\decode_stage_1|Rs1_execute [2] & (\decode_stage_1|register_file|gen_reg:19:reg_i|Q [28]))))

	.dataa(\decode_stage_1|register_file|gen_reg:19:reg_i|Q [28]),
	.datab(\decode_stage_1|register_file|gen_reg:23:reg_i|Q [28]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|Rs1_execute [2]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~7 .lut_mask = 16'hFC0A;
defparam \decode_stage_1|register_file|mux1|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~8 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~8_combout  = (\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|mux1|Mux3~7_combout  & (\decode_stage_1|register_file|gen_reg:31:reg_i|Q [28])) # (!\decode_stage_1|register_file|mux1|Mux3~7_combout  
// & ((\decode_stage_1|register_file|gen_reg:27:reg_i|Q [28]))))) # (!\decode_stage_1|Rs1_execute [3] & (((\decode_stage_1|register_file|mux1|Mux3~7_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:31:reg_i|Q [28]),
	.datab(\decode_stage_1|register_file|gen_reg:27:reg_i|Q [28]),
	.datac(\decode_stage_1|Rs1_execute [3]),
	.datad(\decode_stage_1|register_file|mux1|Mux3~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~8 .lut_mask = 16'hAFC0;
defparam \decode_stage_1|register_file|mux1|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~4 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~4_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:24:reg_i|Q 
// [28])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:16:reg_i|Q [28])))))

	.dataa(\decode_stage_1|register_file|gen_reg:24:reg_i|Q [28]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:16:reg_i|Q [28]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~4 .lut_mask = 16'hEE30;
defparam \decode_stage_1|register_file|mux1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~5 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~5_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux3~4_combout  & ((\decode_stage_1|register_file|gen_reg:28:reg_i|Q [28]))) # (!\decode_stage_1|register_file|mux1|Mux3~4_combout 
//  & (\decode_stage_1|register_file|gen_reg:20:reg_i|Q [28])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux3~4_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:20:reg_i|Q [28]),
	.datab(\decode_stage_1|Rs1_execute [2]),
	.datac(\decode_stage_1|register_file|gen_reg:28:reg_i|Q [28]),
	.datad(\decode_stage_1|register_file|mux1|Mux3~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~5 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N2
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~2 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~2_combout  = (\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|Rs1_execute [3])))) # (!\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|Rs1_execute [3] & (\decode_stage_1|register_file|gen_reg:25:reg_i|Q 
// [28])) # (!\decode_stage_1|Rs1_execute [3] & ((\decode_stage_1|register_file|gen_reg:17:reg_i|Q [28])))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:25:reg_i|Q [28]),
	.datac(\decode_stage_1|register_file|gen_reg:17:reg_i|Q [28]),
	.datad(\decode_stage_1|Rs1_execute [3]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~2 .lut_mask = 16'hEE50;
defparam \decode_stage_1|register_file|mux1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~3 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~3_combout  = (\decode_stage_1|Rs1_execute [2] & ((\decode_stage_1|register_file|mux1|Mux3~2_combout  & ((\decode_stage_1|register_file|gen_reg:29:reg_i|Q [28]))) # (!\decode_stage_1|register_file|mux1|Mux3~2_combout 
//  & (\decode_stage_1|register_file|gen_reg:21:reg_i|Q [28])))) # (!\decode_stage_1|Rs1_execute [2] & (((\decode_stage_1|register_file|mux1|Mux3~2_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [2]),
	.datab(\decode_stage_1|register_file|gen_reg:21:reg_i|Q [28]),
	.datac(\decode_stage_1|register_file|gen_reg:29:reg_i|Q [28]),
	.datad(\decode_stage_1|register_file|mux1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~3 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~6 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~6_combout  = (\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|Rs1_execute [0])) # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|mux1|Mux3~3_combout ))) # 
// (!\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|register_file|mux1|Mux3~5_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|Rs1_execute [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux3~5_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~6 .lut_mask = 16'hDC98;
defparam \decode_stage_1|register_file|mux1|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~9 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~9_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux3~6_combout  & ((\decode_stage_1|register_file|mux1|Mux3~8_combout ))) # (!\decode_stage_1|register_file|mux1|Mux3~6_combout  & 
// (\decode_stage_1|register_file|mux1|Mux3~1_combout )))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux3~6_combout ))))

	.dataa(\decode_stage_1|Rs1_execute [1]),
	.datab(\decode_stage_1|register_file|mux1|Mux3~1_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux3~8_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux3~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~9 .lut_mask = 16'hF588;
defparam \decode_stage_1|register_file|mux1|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N8
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~10 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~10_combout  = (\decode_stage_1|Rs1_execute [0] & (\decode_stage_1|Rs1_execute [1])) # (!\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|Rs1_execute [1] & (\decode_stage_1|register_file|gen_reg:10:reg_i|Q [28])) 
// # (!\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|gen_reg:8:reg_i|Q [28])))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:10:reg_i|Q [28]),
	.datad(\decode_stage_1|register_file|gen_reg:8:reg_i|Q [28]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~10 .lut_mask = 16'hD9C8;
defparam \decode_stage_1|register_file|mux1|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~11 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~11_combout  = (\decode_stage_1|register_file|mux1|Mux3~10_combout  & ((\decode_stage_1|register_file|gen_reg:11:reg_i|Q [28]) # ((!\decode_stage_1|Rs1_execute [0])))) # 
// (!\decode_stage_1|register_file|mux1|Mux3~10_combout  & (((\decode_stage_1|register_file|gen_reg:9:reg_i|Q [28] & \decode_stage_1|Rs1_execute [0]))))

	.dataa(\decode_stage_1|register_file|mux1|Mux3~10_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:11:reg_i|Q [28]),
	.datac(\decode_stage_1|register_file|gen_reg:9:reg_i|Q [28]),
	.datad(\decode_stage_1|Rs1_execute [0]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~11 .lut_mask = 16'hD8AA;
defparam \decode_stage_1|register_file|mux1|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~12 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~12_combout  = (\decode_stage_1|Rs1_execute [0] & ((\decode_stage_1|register_file|gen_reg:5:reg_i|Q [28]) # ((\decode_stage_1|Rs1_execute [1])))) # (!\decode_stage_1|Rs1_execute [0] & 
// (((\decode_stage_1|register_file|gen_reg:4:reg_i|Q [28] & !\decode_stage_1|Rs1_execute [1]))))

	.dataa(\decode_stage_1|Rs1_execute [0]),
	.datab(\decode_stage_1|register_file|gen_reg:5:reg_i|Q [28]),
	.datac(\decode_stage_1|register_file|gen_reg:4:reg_i|Q [28]),
	.datad(\decode_stage_1|Rs1_execute [1]),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~12 .lut_mask = 16'hAAD8;
defparam \decode_stage_1|register_file|mux1|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~13 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~13_combout  = (\decode_stage_1|Rs1_execute [1] & ((\decode_stage_1|register_file|mux1|Mux3~12_combout  & ((\decode_stage_1|register_file|gen_reg:7:reg_i|Q [28]))) # 
// (!\decode_stage_1|register_file|mux1|Mux3~12_combout  & (\decode_stage_1|register_file|gen_reg:6:reg_i|Q [28])))) # (!\decode_stage_1|Rs1_execute [1] & (((\decode_stage_1|register_file|mux1|Mux3~12_combout ))))

	.dataa(\decode_stage_1|register_file|gen_reg:6:reg_i|Q [28]),
	.datab(\decode_stage_1|Rs1_execute [1]),
	.datac(\decode_stage_1|register_file|gen_reg:7:reg_i|Q [28]),
	.datad(\decode_stage_1|register_file|mux1|Mux3~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~13 .lut_mask = 16'hF388;
defparam \decode_stage_1|register_file|mux1|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~14 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~14_combout  = (\decode_stage_1|register_file|mux1|Mux17~3_combout  & ((\decode_stage_1|register_file|mux1|Mux17~4_combout  & ((\decode_stage_1|register_file|mux1|Mux3~13_combout ))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~4_combout  & (\decode_stage_1|register_file|gen_reg:1:reg_i|Q [28])))) # (!\decode_stage_1|register_file|mux1|Mux17~3_combout  & (\decode_stage_1|register_file|mux1|Mux17~4_combout ))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~4_combout ),
	.datac(\decode_stage_1|register_file|gen_reg:1:reg_i|Q [28]),
	.datad(\decode_stage_1|register_file|mux1|Mux3~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~14 .lut_mask = 16'hEC64;
defparam \decode_stage_1|register_file|mux1|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~15 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~15_combout  = (\decode_stage_1|register_file|mux1|Mux17~2_combout  & ((\decode_stage_1|register_file|mux1|Mux3~14_combout  & (\decode_stage_1|register_file|gen_reg:3:reg_i|Q [28])) # 
// (!\decode_stage_1|register_file|mux1|Mux3~14_combout  & ((\decode_stage_1|register_file|gen_reg:2:reg_i|Q [28]))))) # (!\decode_stage_1|register_file|mux1|Mux17~2_combout  & (((\decode_stage_1|register_file|mux1|Mux3~14_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~2_combout ),
	.datab(\decode_stage_1|register_file|gen_reg:3:reg_i|Q [28]),
	.datac(\decode_stage_1|register_file|gen_reg:2:reg_i|Q [28]),
	.datad(\decode_stage_1|register_file|mux1|Mux3~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~15 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~16 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~16_combout  = (\decode_stage_1|register_file|mux1|Mux17~0_combout  & ((\decode_stage_1|register_file|mux1|Mux3~11_combout ) # ((\decode_stage_1|register_file|mux1|Mux17~1_combout )))) # 
// (!\decode_stage_1|register_file|mux1|Mux17~0_combout  & (((\decode_stage_1|register_file|mux1|Mux3~15_combout  & !\decode_stage_1|register_file|mux1|Mux17~1_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux3~11_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux17~0_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux3~15_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~16 .lut_mask = 16'hCCB8;
defparam \decode_stage_1|register_file|mux1|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cyclone10lp_lcell_comb \decode_stage_1|register_file|mux1|Mux3~19 (
// Equation(s):
// \decode_stage_1|register_file|mux1|Mux3~19_combout  = (\decode_stage_1|register_file|mux1|Mux17~1_combout  & ((\decode_stage_1|register_file|mux1|Mux3~16_combout  & (\decode_stage_1|register_file|mux1|Mux3~18_combout )) # 
// (!\decode_stage_1|register_file|mux1|Mux3~16_combout  & ((\decode_stage_1|register_file|mux1|Mux3~9_combout ))))) # (!\decode_stage_1|register_file|mux1|Mux17~1_combout  & (((\decode_stage_1|register_file|mux1|Mux3~16_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux17~1_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux3~18_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux3~9_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux3~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|register_file|mux1|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|register_file|mux1|Mux3~19 .lut_mask = 16'hDDA0;
defparam \decode_stage_1|register_file|mux1|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_PC|out_mux[28]~50 (
// Equation(s):
// \execute_stage_1|mux_PC|out_mux[28]~50_combout  = (\execute_stage_1|mux_PC|out_mux[4]~4_combout  & ((\execute_stage_1|mux_PC|out_mux[28]~49_combout  & (\execute_stage_1|alu_result_mem [28])) # (!\execute_stage_1|mux_PC|out_mux[28]~49_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux3~19_combout ))))) # (!\execute_stage_1|mux_PC|out_mux[4]~4_combout  & (((\execute_stage_1|mux_PC|out_mux[28]~49_combout ))))

	.dataa(\execute_stage_1|alu_result_mem [28]),
	.datab(\execute_stage_1|mux_PC|out_mux[4]~4_combout ),
	.datac(\execute_stage_1|mux_PC|out_mux[28]~49_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux3~19_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_PC|out_mux[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_PC|out_mux[28]~50 .lut_mask = 16'hBCB0;
defparam \execute_stage_1|mux_PC|out_mux[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~0_combout  = (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & ((\execute_stage_1|mux_PC|out_mux[29]~44_combout ))) # (!\decode_stage_1|shamt_execute [0] & 
// (\execute_stage_1|mux_PC|out_mux[28]~50_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[28]~50_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[29]~44_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~0 .lut_mask = 16'h5410;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1_combout  = (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~0_combout ) # ((\decode_stage_1|shamt_execute [1] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [1]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:30:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1 .lut_mask = 16'hFCF0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:24:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:24:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [2] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1_combout )) # (!\decode_stage_1|shamt_execute [2] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~1_combout )))

	.dataa(\decode_stage_1|shamt_execute [2]),
	.datab(gnd),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:28:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:24:mux_i|out_mux~1_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:24:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:24:mux_i|out_mux~0 .lut_mask = 16'hF5A0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:24:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:16:mux_i|out_mux~0 (
// Equation(s):
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:16:mux_i|out_mux~0_combout  = (\decode_stage_1|shamt_execute [3] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:24:mux_i|out_mux~0_combout )) # (!\decode_stage_1|shamt_execute [3] & 
// ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:16:mux_i|out_mux~0_combout )))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:24:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:16:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:16:mux_i|out_mux~0_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:16:mux_i|out_mux~0 .lut_mask = 16'hF3C0;
defparam \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:16:mux_i|out_mux~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N10
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|result[0]~5 (
// Equation(s):
// \execute_stage_1|alu_inst|result[0]~5_combout  = (!\decode_stage_1|shamt_execute [1] & ((\decode_stage_1|shamt_execute [0] & ((\execute_stage_1|mux_PC|out_mux[1]~6_combout ))) # (!\decode_stage_1|shamt_execute [0] & 
// (\execute_stage_1|mux_PC|out_mux[0]~8_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [0]),
	.datac(\execute_stage_1|mux_PC|out_mux[0]~8_combout ),
	.datad(\execute_stage_1|mux_PC|out_mux[1]~6_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|result[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|result[0]~5 .lut_mask = 16'h5410;
defparam \execute_stage_1|alu_inst|result[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N28
cyclone10lp_lcell_comb \execute_stage_1|alu_inst|result[0]~6 (
// Equation(s):
// \execute_stage_1|alu_inst|result[0]~6_combout  = (!\decode_stage_1|shamt_execute [2] & ((\execute_stage_1|alu_inst|result[0]~5_combout ) # ((\decode_stage_1|shamt_execute [1] & 
// \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:2:mux_i|out_mux~0_combout ))))

	.dataa(\decode_stage_1|shamt_execute [1]),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage0:2:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|alu_inst|result[0]~5_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|alu_inst|result[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|alu_inst|result[0]~6 .lut_mask = 16'h3320;
defparam \execute_stage_1|alu_inst|result[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~27 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~27_combout  = (\execute_stage_1|alu_inst|result[0]~6_combout ) # ((\decode_stage_1|shamt_execute [2] & \execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~1_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [2]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage1:4:mux_i|out_mux~1_combout ),
	.datad(\execute_stage_1|alu_inst|result[0]~6_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~27 .lut_mask = 16'hFFC0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N6
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~28 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~28_combout  = (\decode_stage_1|shamt_execute [3] & ((\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:8:mux_i|out_mux~0_combout ))) # (!\decode_stage_1|shamt_execute [3] & 
// (\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~27_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|shamt_execute [3]),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~27_combout ),
	.datad(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage2:8:mux_i|out_mux~0_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~28 .lut_mask = 16'hFC30;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N28
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~31 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~31_combout  = (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout  & ((\decode_stage_1|shamt_execute [4] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:16:mux_i|out_mux~0_combout 
// )) # (!\decode_stage_1|shamt_execute [4] & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~28_combout )))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.datab(\decode_stage_1|shamt_execute [4]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:16:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~28_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~31 .lut_mask = 16'h5140;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~26 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~26_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1_combout  & (!\RV32I_control_1|decode_stage_control_1|AbsSel~q  & 
// (!\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout  & !\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout )))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~1_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.datac(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ),
	.datad(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux0~2_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~26 .lut_mask = 16'h0002;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N12
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~29 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~29_combout  = (\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ) # ((\decode_stage_1|shamt_execute [4] & (\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:16:mux_i|out_mux~0_combout 
// )) # (!\decode_stage_1|shamt_execute [4] & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~28_combout ))))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux2~1_combout ),
	.datab(\decode_stage_1|shamt_execute [4]),
	.datac(\execute_stage_1|alu_inst|barrel_shifter_1|gen_stage3:16:mux_i|out_mux~0_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~28_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~29 .lut_mask = 16'hFBEA;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N2
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~30 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~30_combout  = (\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~25_combout ) # ((\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~26_combout  & \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~29_combout ))

	.dataa(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~26_combout ),
	.datab(gnd),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~25_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~29_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~30 .lut_mask = 16'hFAF0;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N10
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~32 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~32_combout  = (\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~30_combout  & ((\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~25_combout ) # ((\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~31_combout ) # 
// (\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[32]~64_combout ))))

	.dataa(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~25_combout ),
	.datab(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~31_combout ),
	.datac(\execute_stage_1|alu_inst|add_sub_1|Add0|auto_generated|result_int[32]~64_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~30_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~32 .lut_mask = 16'hFE00;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y7_N4
cyclone10lp_lcell_comb \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~33 (
// Equation(s):
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~33_combout  = (\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~32_combout ) # ((\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout  & (!\RV32I_control_1|decode_stage_control_1|AbsSel~q  & 
// \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~23_combout )))

	.dataa(\RV32I_control_1|execute_stage_control_1|alu_control_1|Mux1~1_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|AbsSel~q ),
	.datac(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~23_combout ),
	.datad(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~32_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~33 .lut_mask = 16'hFF20;
defparam \execute_stage_1|mux_2to1_alu_abs|out_mux[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X18_Y7_N5
dffeas \execute_stage_1|alu_result_mem[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|mux_2to1_alu_abs|out_mux[0]~33_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|alu_result_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|alu_result_mem[0] .is_wysiwyg = "true";
defparam \execute_stage_1|alu_result_mem[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N21
dffeas \mem_stage_1|alu_result_wb[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|alu_result_mem [0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|alu_result_wb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|alu_result_wb[0] .is_wysiwyg = "true";
defparam \mem_stage_1|alu_result_wb[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N1
cyclone10lp_io_ibuf \read_data_mem[0]~input (
	.i(read_data_mem[0]),
	.ibar(gnd),
	.o(\read_data_mem[0]~input_o ));
// synopsys translate_off
defparam \read_data_mem[0]~input .bus_hold = "false";
defparam \read_data_mem[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N18
cyclone10lp_lcell_comb \mem_stage_1|read_data_wb[0]~feeder (
// Equation(s):
// \mem_stage_1|read_data_wb[0]~feeder_combout  = \read_data_mem[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\read_data_mem[0]~input_o ),
	.cin(gnd),
	.combout(\mem_stage_1|read_data_wb[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[0]~feeder .lut_mask = 16'hFF00;
defparam \mem_stage_1|read_data_wb[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \mem_stage_1|read_data_wb[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mem_stage_1|read_data_wb[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|read_data_wb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|read_data_wb[0] .is_wysiwyg = "true";
defparam \mem_stage_1|read_data_wb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N20
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[0]~8 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[0]~8_combout  = (\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\mem_stage_1|read_data_wb [0]))) # (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & (\mem_stage_1|alu_result_wb [0]))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(gnd),
	.datac(\mem_stage_1|alu_result_wb [0]),
	.datad(\mem_stage_1|read_data_wb [0]),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[0]~8 .lut_mask = 16'hFA50;
defparam \wb_stage_1|mux_4to1_1|out_mux[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y9_N27
dffeas \execute_stage_1|next_pc_mem[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|pc_execute [0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|next_pc_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|next_pc_mem[0] .is_wysiwyg = "true";
defparam \execute_stage_1|next_pc_mem[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N31
dffeas \mem_stage_1|next_pc_wb[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|next_pc_mem [0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_stage_1|next_pc_wb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_stage_1|next_pc_wb[0] .is_wysiwyg = "true";
defparam \mem_stage_1|next_pc_wb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N30
cyclone10lp_lcell_comb \wb_stage_1|mux_4to1_1|out_mux[0]~9 (
// Equation(s):
// \wb_stage_1|mux_4to1_1|out_mux[0]~9_combout  = (\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (!\RV32I_control_1|mem_stage_control_1|MemToReg [0] & ((\mem_stage_1|next_pc_wb [0])))) 
// # (!\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (((\wb_stage_1|mux_4to1_1|out_mux[0]~8_combout ))))

	.dataa(\RV32I_control_1|mem_stage_control_1|MemToReg [0]),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[0]~8_combout ),
	.datac(\mem_stage_1|next_pc_wb [0]),
	.datad(\RV32I_control_1|decode_stage_control_1|MemToReg_execute_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \wb_stage_1|mux_4to1_1|out_mux[0]~9 .lut_mask = 16'h50CC;
defparam \wb_stage_1|mux_4to1_1|out_mux[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N12
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~0_combout  = (\fetch_stage_1|instruction_decode [15] & (\mem_stage_1|rd_wb [0] & (\fetch_stage_1|instruction_decode [16] $ (!\mem_stage_1|rd_wb [1])))) # 
// (!\fetch_stage_1|instruction_decode [15] & (!\mem_stage_1|rd_wb [0] & (\fetch_stage_1|instruction_decode [16] $ (!\mem_stage_1|rd_wb [1]))))

	.dataa(\fetch_stage_1|instruction_decode [15]),
	.datab(\fetch_stage_1|instruction_decode [16]),
	.datac(\mem_stage_1|rd_wb [1]),
	.datad(\mem_stage_1|rd_wb [0]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~0 .lut_mask = 16'h8241;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~1 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~1_combout  = (\fetch_stage_1|instruction_decode [18] & (\mem_stage_1|rd_wb [3] & (\mem_stage_1|rd_wb [2] $ (!\fetch_stage_1|instruction_decode [17])))) # 
// (!\fetch_stage_1|instruction_decode [18] & (!\mem_stage_1|rd_wb [3] & (\mem_stage_1|rd_wb [2] $ (!\fetch_stage_1|instruction_decode [17]))))

	.dataa(\fetch_stage_1|instruction_decode [18]),
	.datab(\mem_stage_1|rd_wb [2]),
	.datac(\mem_stage_1|rd_wb [3]),
	.datad(\fetch_stage_1|instruction_decode [17]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~1 .lut_mask = 16'h8421;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N28
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~2 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~2_combout  = (\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~1_combout  & (\mem_stage_1|rd_wb [4] $ 
// (!\fetch_stage_1|instruction_decode [19])))

	.dataa(gnd),
	.datab(\mem_stage_1|rd_wb [4]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~1_combout ),
	.datad(\fetch_stage_1|instruction_decode [19]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~2 .lut_mask = 16'hC030;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~9 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~9_combout  = (\execute_stage_1|rd_mem [2] & (\fetch_stage_1|instruction_decode [17] & (\fetch_stage_1|instruction_decode [18] $ (!\execute_stage_1|rd_mem [3])))) # 
// (!\execute_stage_1|rd_mem [2] & (!\fetch_stage_1|instruction_decode [17] & (\fetch_stage_1|instruction_decode [18] $ (!\execute_stage_1|rd_mem [3]))))

	.dataa(\execute_stage_1|rd_mem [2]),
	.datab(\fetch_stage_1|instruction_decode [18]),
	.datac(\fetch_stage_1|instruction_decode [17]),
	.datad(\execute_stage_1|rd_mem [3]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~9_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~9 .lut_mask = 16'h8421;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N4
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|Equal3~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|Equal3~0_combout  = \execute_stage_1|rd_mem [4] $ (\fetch_stage_1|instruction_decode [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\execute_stage_1|rd_mem [4]),
	.datad(\fetch_stage_1|instruction_decode [19]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|Equal3~0 .lut_mask = 16'h0FF0;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~8 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~8_combout  = (\execute_stage_1|rd_mem [1] & (\fetch_stage_1|instruction_decode [16] & (\execute_stage_1|rd_mem [0] $ (!\fetch_stage_1|instruction_decode [15])))) # 
// (!\execute_stage_1|rd_mem [1] & (!\fetch_stage_1|instruction_decode [16] & (\execute_stage_1|rd_mem [0] $ (!\fetch_stage_1|instruction_decode [15]))))

	.dataa(\execute_stage_1|rd_mem [1]),
	.datab(\execute_stage_1|rd_mem [0]),
	.datac(\fetch_stage_1|instruction_decode [16]),
	.datad(\fetch_stage_1|instruction_decode [15]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~8_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~8 .lut_mask = 16'h8421;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~6 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~6_combout  = (\execute_stage_1|rd_mem [1]) # ((\execute_stage_1|rd_mem [4]) # ((\execute_stage_1|rd_mem [2]) # (\execute_stage_1|rd_mem [3])))

	.dataa(\execute_stage_1|rd_mem [1]),
	.datab(\execute_stage_1|rd_mem [4]),
	.datac(\execute_stage_1|rd_mem [2]),
	.datad(\execute_stage_1|rd_mem [3]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~6_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~6 .lut_mask = 16'hFFFE;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~7 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~7_combout  = (\RV32I_control_1|execute_stage_control_1|RegWrite_mem_int~q  & ((\execute_stage_1|rd_mem [0]) # 
// (\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~6_combout )))

	.dataa(\RV32I_control_1|execute_stage_control_1|RegWrite_mem_int~q ),
	.datab(\execute_stage_1|rd_mem [0]),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~6_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~7_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~7 .lut_mask = 16'hAA88;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  = (\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~9_combout  & 
// (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|Equal3~0_combout  & (\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~8_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~7_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~9_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|Equal3~0_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~8_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~7_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10 .lut_mask = 16'h2000;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~0_combout  = (\RV32I_control_1|mem_stage_control_1|RegWrite~q  & ((\mem_stage_1|rd_wb [3]) # ((!\decode_stage_1|register_file|dec|Ram0~39_combout ) # 
// (!\decode_stage_1|register_file|dec|Ram0~38_combout ))))

	.dataa(\RV32I_control_1|mem_stage_control_1|RegWrite~q ),
	.datab(\mem_stage_1|rd_wb [3]),
	.datac(\decode_stage_1|register_file|dec|Ram0~38_combout ),
	.datad(\decode_stage_1|register_file|dec|Ram0~39_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~0 .lut_mask = 16'h8AAA;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  = (\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~0_combout  & 
// (\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~2_combout  & (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~0_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~0_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~2_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3 .lut_mask = 16'h0800;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~8 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~8_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [0])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux31~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\execute_stage_1|alu_result_mem [0]),
	.datac(\decode_stage_1|register_file|mux1|Mux31~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~8 .lut_mask = 16'h4450;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~9 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~9_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~8_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(gnd),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~9 .lut_mask = 16'hFFC0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N10
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~1 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~1_combout  = (\mem_stage_1|rd_wb [3] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2_combout  & (\mem_stage_1|rd_wb [2] $ 
// (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4_combout )))) # (!\mem_stage_1|rd_wb [3] & (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2_combout  & (\mem_stage_1|rd_wb [2] $ 
// (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4_combout ))))

	.dataa(\mem_stage_1|rd_wb [3]),
	.datab(\mem_stage_1|rd_wb [2]),
	.datac(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~1 .lut_mask = 16'h8241;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~0 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~0_combout  = (\mem_stage_1|rd_wb [0] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1_combout  & (\mem_stage_1|rd_wb [1] $ 
// (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3_combout )))) # (!\mem_stage_1|rd_wb [0] & (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1_combout  & (\mem_stage_1|rd_wb [1] $ 
// (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3_combout ))))

	.dataa(\mem_stage_1|rd_wb [0]),
	.datab(\mem_stage_1|rd_wb [1]),
	.datac(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~0 .lut_mask = 16'h8241;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N2
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~3 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~3_combout  = (\execute_stage_1|rd_mem [0]) # ((\execute_stage_1|rd_mem [2]) # ((\execute_stage_1|rd_mem [1]) # (\execute_stage_1|rd_mem [3])))

	.dataa(\execute_stage_1|rd_mem [0]),
	.datab(\execute_stage_1|rd_mem [2]),
	.datac(\execute_stage_1|rd_mem [1]),
	.datad(\execute_stage_1|rd_mem [3]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~3 .lut_mask = 16'hFFFE;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~4 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~4_combout  = (\execute_stage_1|rd_mem [4] & (\fetch_stage_1|instruction_decode [24] & ((\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout )))) 
// # (!\execute_stage_1|rd_mem [4] & (\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~3_combout  & ((!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout ) # (!\fetch_stage_1|instruction_decode 
// [24]))))

	.dataa(\fetch_stage_1|instruction_decode [24]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~3_combout ),
	.datac(\execute_stage_1|rd_mem [4]),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~4_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~4 .lut_mask = 16'hA40C;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~1 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~1_combout  = (\execute_stage_1|rd_mem [0] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1_combout  & 
// (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3_combout  $ (!\execute_stage_1|rd_mem [1])))) # (!\execute_stage_1|rd_mem [0] & (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1_combout  & 
// (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3_combout  $ (!\execute_stage_1|rd_mem [1]))))

	.dataa(\execute_stage_1|rd_mem [0]),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[1]~3_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[0]~1_combout ),
	.datad(\execute_stage_1|rd_mem [1]),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~1 .lut_mask = 16'h8421;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~2 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~2_combout  = (\execute_stage_1|rd_mem [2] & (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4_combout  & (\execute_stage_1|rd_mem [3] $ 
// (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2_combout )))) # (!\execute_stage_1|rd_mem [2] & (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4_combout  & (\execute_stage_1|rd_mem [3] $ 
// (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2_combout ))))

	.dataa(\execute_stage_1|rd_mem [2]),
	.datab(\execute_stage_1|rd_mem [3]),
	.datac(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[2]~4_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[3]~2_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~2 .lut_mask = 16'h8421;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  = (\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~4_combout  & (\RV32I_control_1|execute_stage_control_1|RegWrite_mem_int~q  & 
// (\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~1_combout  & \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~2_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~4_combout ),
	.datab(\RV32I_control_1|execute_stage_control_1|RegWrite_mem_int~q ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~1_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~2_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5 .lut_mask = 16'h8000;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~2 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~2_combout  = (\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~0_combout  & (\mem_stage_1|rd_wb [4] $ (((!\fetch_stage_1|instruction_decode 
// [24]) # (!\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|Rs2_decode_int[4]~0_combout ),
	.datab(\fetch_stage_1|instruction_decode [24]),
	.datac(\mem_stage_1|rd_wb [4]),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~0_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~2 .lut_mask = 16'h8700;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  = (\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~1_combout  & 
// (\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~0_combout  & (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~2_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~1_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~0_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~2_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3 .lut_mask = 16'h0800;
defparam \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N2
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~4 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~4_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout 
//  & (\execute_stage_1|alu_result_mem [0])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & ((\decode_stage_1|register_file|mux2|Mux31~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\execute_stage_1|alu_result_mem [0]),
	.datad(\decode_stage_1|register_file|mux2|Mux31~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~4 .lut_mask = 16'h3120;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N10
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~5 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~5_combout  = (\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~4_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[0]~9_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(gnd),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~4_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~5 .lut_mask = 16'hFF88;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[2]~1 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[2]~1_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout 
//  & (\execute_stage_1|alu_result_mem [2])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & ((\decode_stage_1|register_file|mux2|Mux29~25_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [2]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux29~25_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[2]~1 .lut_mask = 16'h2320;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N28
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~2 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~2_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [2])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux29~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [2]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux29~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~2 .lut_mask = 16'h2230;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N18
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~3 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~3_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~2_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(gnd),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~3 .lut_mask = 16'hFFC0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N12
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~1 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~1_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~3_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[2]~1_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[2]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[2]~1_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[2]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~1 .lut_mask = 16'h07F8;
defparam \decode_stage_1|equality_checker_1|equal_vector~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~4 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~4_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [3])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux28~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [3]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux28~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~4 .lut_mask = 16'h2320;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~5 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~5_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~4_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ))

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~4_combout ),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~5 .lut_mask = 16'hFCF0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[3]~2 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[3]~2_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout 
//  & (\execute_stage_1|alu_result_mem [3])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & ((\decode_stage_1|register_file|mux2|Mux28~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [3]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux28~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[3]~2 .lut_mask = 16'h2320;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~2 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~2_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~5_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[3]~2_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[3]~5_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[3]~5_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[3]~2_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~2_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~2 .lut_mask = 16'h0F78;
defparam \decode_stage_1|equality_checker_1|equal_vector~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N8
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[1]~0 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[1]~0_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout 
//  & (\execute_stage_1|alu_result_mem [1])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & ((\decode_stage_1|register_file|mux2|Mux30~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datab(\execute_stage_1|alu_result_mem [1]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux30~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[1]~0 .lut_mask = 16'h4540;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N6
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~0 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~0_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [1])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux30~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datab(\execute_stage_1|alu_result_mem [1]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux30~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~0 .lut_mask = 16'h0D08;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~1 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~1_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~0_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~0_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~1 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~0 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~0_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~1_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[1]~0_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[1]~1_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[1]~0_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[1]~1_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~0_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~0 .lut_mask = 16'h07F8;
defparam \decode_stage_1|equality_checker_1|equal_vector~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N30
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[4]~3 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[4]~3_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout 
//  & ((\execute_stage_1|alu_result_mem [4]))) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\decode_stage_1|register_file|mux2|Mux27~19_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\decode_stage_1|register_file|mux2|Mux27~19_combout ),
	.datad(\execute_stage_1|alu_result_mem [4]),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[4]~3 .lut_mask = 16'h3210;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N6
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~6 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~6_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [4])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux27~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [4]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux27~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~6 .lut_mask = 16'h2320;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N12
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~7 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~7_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~6_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~7 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N10
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~3 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~3_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~7_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[4]~3_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ))))

	.dataa(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[4]~3_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[4]~7_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[4]~7_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~3_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~3 .lut_mask = 16'h15EA;
defparam \decode_stage_1|equality_checker_1|equal_vector~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N10
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc~2 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~2_combout  = (!\decode_stage_1|equality_checker_1|equal_vector~1_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~2_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~0_combout  & 
// !\decode_stage_1|equality_checker_1|equal_vector~3_combout )))

	.dataa(\decode_stage_1|equality_checker_1|equal_vector~1_combout ),
	.datab(\decode_stage_1|equality_checker_1|equal_vector~2_combout ),
	.datac(\decode_stage_1|equality_checker_1|equal_vector~0_combout ),
	.datad(\decode_stage_1|equality_checker_1|equal_vector~3_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~2_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~2 .lut_mask = 16'h0001;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y11_N8
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc~3 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~3_combout  = (\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout  & (\RV32I_control_1|decode_stage_control_1|PCSrc~2_combout  & 
// (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~9_combout  $ (!\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~5_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[11]~6_combout ),
	.datab(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[0]~9_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[0]~5_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~2_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~3_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~3 .lut_mask = 16'h8200;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[10]~11 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[10]~11_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [10])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux21~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\execute_stage_1|alu_result_mem [10]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux21~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[10]~11 .lut_mask = 16'h0D08;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~20 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~20_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & ((\execute_stage_1|alu_result_mem [10]))) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// (\decode_stage_1|register_file|mux1|Mux21~19_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux21~19_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datad(\execute_stage_1|alu_result_mem [10]),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~20 .lut_mask = 16'h5404;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~21 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~21_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~20_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~20_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~21_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~21 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~9 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~9_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~21_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[10]~11_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[10]~21_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[10]~11_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[10]~21_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~9 .lut_mask = 16'h07F8;
defparam \decode_stage_1|equality_checker_1|equal_vector~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~22 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~22_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [11])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux20~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datab(\execute_stage_1|alu_result_mem [11]),
	.datac(\decode_stage_1|register_file|mux1|Mux20~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~22 .lut_mask = 16'h00D8;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~23 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~23_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~22_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(gnd),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~22_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~23 .lut_mask = 16'hFFC0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N14
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[11]~12 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[11]~12_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [11])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux20~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\execute_stage_1|alu_result_mem [11]),
	.datad(\decode_stage_1|register_file|mux2|Mux20~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[11]~12 .lut_mask = 16'h3120;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~10 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~10_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~23_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[11]~12_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datab(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[11]~23_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[11]~23_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[11]~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~10 .lut_mask = 16'h336C;
defparam \decode_stage_1|equality_checker_1|equal_vector~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N12
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[9]~10 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[9]~10_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [9])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux22~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [9]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux22~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[9]~10 .lut_mask = 16'h0B08;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~18 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~18_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [9])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux22~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\execute_stage_1|alu_result_mem [9]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux22~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~18 .lut_mask = 16'h4540;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N6
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~19 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~19_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~18_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~18_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~19 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~8 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~8_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~19_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[9]~10_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[9]~19_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[9]~10_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[9]~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~8 .lut_mask = 16'h07F8;
defparam \decode_stage_1|equality_checker_1|equal_vector~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[12]~13 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[12]~13_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [12])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux19~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\execute_stage_1|alu_result_mem [12]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux19~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[12]~13 .lut_mask = 16'h0D08;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~24 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~24_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [12])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux19~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datab(\execute_stage_1|alu_result_mem [12]),
	.datac(\decode_stage_1|register_file|mux1|Mux19~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~24_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~24 .lut_mask = 16'h00D8;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~25 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~25_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~24_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.datab(gnd),
	.datac(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~24_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~25_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~25 .lut_mask = 16'hFAF0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~11 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~11_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~25_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[12]~13_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[12]~25_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[12]~13_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[12]~25_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~11 .lut_mask = 16'h07F8;
defparam \decode_stage_1|equality_checker_1|equal_vector~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc~5 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~5_combout  = (!\decode_stage_1|equality_checker_1|equal_vector~9_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~10_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~8_combout  & 
// !\decode_stage_1|equality_checker_1|equal_vector~11_combout )))

	.dataa(\decode_stage_1|equality_checker_1|equal_vector~9_combout ),
	.datab(\decode_stage_1|equality_checker_1|equal_vector~10_combout ),
	.datac(\decode_stage_1|equality_checker_1|equal_vector~8_combout ),
	.datad(\decode_stage_1|equality_checker_1|equal_vector~11_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~5_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~5 .lut_mask = 16'h0001;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N12
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~14 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~14_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [7])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux24~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datac(\execute_stage_1|alu_result_mem [7]),
	.datad(\decode_stage_1|register_file|mux1|Mux24~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~14 .lut_mask = 16'h5140;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~15 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~15_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~14_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~15 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[7]~8 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[7]~8_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout 
//  & (\execute_stage_1|alu_result_mem [7])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & ((\decode_stage_1|register_file|mux2|Mux24~24_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\execute_stage_1|alu_result_mem [7]),
	.datac(\decode_stage_1|register_file|mux2|Mux24~24_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[7]~8 .lut_mask = 16'h00D8;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~6 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~6_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~15_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[7]~8_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ))))

	.dataa(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[7]~15_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[7]~15_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[7]~8_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~6 .lut_mask = 16'h556A;
defparam \decode_stage_1|equality_checker_1|equal_vector~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~16 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~16_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [8])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux23~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\execute_stage_1|alu_result_mem [8]),
	.datac(\decode_stage_1|register_file|mux1|Mux23~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~16 .lut_mask = 16'h4450;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~17 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~17_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~16_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.datab(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~16_combout ),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~17 .lut_mask = 16'hEECC;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N14
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[8]~9 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[8]~9_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout 
//  & (\execute_stage_1|alu_result_mem [8])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & ((\decode_stage_1|register_file|mux2|Mux23~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\execute_stage_1|alu_result_mem [8]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux23~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[8]~9 .lut_mask = 16'h0D08;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N28
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~7 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~7_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~17_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[8]~9_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ))))

	.dataa(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[8]~17_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[8]~9_combout ),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[8]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~7 .lut_mask = 16'h565A;
defparam \decode_stage_1|equality_checker_1|equal_vector~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~10 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~10_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [5])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux26~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [5]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux26~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~10 .lut_mask = 16'h0B08;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~11 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~11_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~10_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.datac(gnd),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~11 .lut_mask = 16'hFF88;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[5]~6 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[5]~6_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout 
//  & (\execute_stage_1|alu_result_mem [5])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & ((\decode_stage_1|register_file|mux2|Mux26~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [5]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux26~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[5]~6 .lut_mask = 16'h0B08;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N4
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~4 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~4_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~11_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[5]~6_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ))))

	.dataa(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[5]~11_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[5]~11_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[5]~6_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~4_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~4 .lut_mask = 16'h556A;
defparam \decode_stage_1|equality_checker_1|equal_vector~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N8
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[6]~7 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[6]~7_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout 
//  & (\execute_stage_1|alu_result_mem [6])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & ((\decode_stage_1|register_file|mux2|Mux25~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\execute_stage_1|alu_result_mem [6]),
	.datac(\decode_stage_1|register_file|mux2|Mux25~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[6]~7 .lut_mask = 16'h00D8;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~12 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~12_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [6])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux25~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [6]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux25~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~12 .lut_mask = 16'h0B08;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~13 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~13_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~12_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.datac(gnd),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~12_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~13 .lut_mask = 16'hFF88;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y9_N0
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~5 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~5_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~13_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[6]~7_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[6]~13_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[6]~7_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[6]~13_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~5_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~5 .lut_mask = 16'h07F8;
defparam \decode_stage_1|equality_checker_1|equal_vector~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N24
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc~4 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~4_combout  = (!\decode_stage_1|equality_checker_1|equal_vector~6_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~7_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~4_combout  & 
// !\decode_stage_1|equality_checker_1|equal_vector~5_combout )))

	.dataa(\decode_stage_1|equality_checker_1|equal_vector~6_combout ),
	.datab(\decode_stage_1|equality_checker_1|equal_vector~7_combout ),
	.datac(\decode_stage_1|equality_checker_1|equal_vector~4_combout ),
	.datad(\decode_stage_1|equality_checker_1|equal_vector~5_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~4_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~4 .lut_mask = 16'h0001;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N22
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc~6 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~6_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~5_combout  & \RV32I_control_1|decode_stage_control_1|PCSrc~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|PCSrc~5_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~4_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~6_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~6 .lut_mask = 16'hF000;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~60 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~60_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [29])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux2~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datac(\execute_stage_1|alu_result_mem [29]),
	.datad(\decode_stage_1|register_file|mux1|Mux2~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~60 .lut_mask = 16'h3120;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~61 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~61_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~60_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ))

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~60_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~61 .lut_mask = 16'hFFC0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[29]~31 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[29]~31_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [29])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux2~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datab(\execute_stage_1|alu_result_mem [29]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux2~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[29]~31_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[29]~31 .lut_mask = 16'h4540;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[29]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~29 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~29_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~61_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[29]~31_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[29]~61_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[29]~61_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[29]~31_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~29_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~29 .lut_mask = 16'h0F78;
defparam \decode_stage_1|equality_checker_1|equal_vector~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N18
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~62 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~62_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [30])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux1~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\execute_stage_1|alu_result_mem [30]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux1~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~62 .lut_mask = 16'h4540;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N8
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~63 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~63_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~62_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~62_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~63 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N10
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[30]~32 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[30]~32_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [30])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux1~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\execute_stage_1|alu_result_mem [30]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux1~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[30]~32 .lut_mask = 16'h0D08;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N6
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~30 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~30_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~63_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[30]~32_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[30]~63_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[30]~63_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[30]~32_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~30_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~30 .lut_mask = 16'h0F78;
defparam \decode_stage_1|equality_checker_1|equal_vector~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~26 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~26_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & ((\execute_stage_1|alu_result_mem [31]))) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// (\decode_stage_1|register_file|mux1|Mux0~19_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datab(\decode_stage_1|register_file|mux1|Mux0~19_combout ),
	.datac(\execute_stage_1|alu_result_mem [31]),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~26_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~26 .lut_mask = 16'h00E4;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~27 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~27_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~26_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.datab(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~26_combout ),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~27_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~27 .lut_mask = 16'hEECC;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[31]~14 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[31]~14_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [31])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux0~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datab(\execute_stage_1|alu_result_mem [31]),
	.datac(\decode_stage_1|register_file|mux2|Mux0~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[31]~14 .lut_mask = 16'h4450;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~12 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~12_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~27_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[31]~14_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[31]~27_combout ),
	.datab(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[31]~27_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[31]~14_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~12_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~12 .lut_mask = 16'h336C;
defparam \decode_stage_1|equality_checker_1|equal_vector~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N14
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc~14 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~14_combout  = (!\fetch_stage_1|instruction_decode [2] & (!\fetch_stage_1|instruction_decode [3] & (\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout  & 
// !\decode_stage_1|equality_checker_1|equal_vector~12_combout )))

	.dataa(\fetch_stage_1|instruction_decode [2]),
	.datab(\fetch_stage_1|instruction_decode [3]),
	.datac(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[0]~4_combout ),
	.datad(\decode_stage_1|equality_checker_1|equal_vector~12_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~14_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~14 .lut_mask = 16'h0010;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[19]~21 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[19]~21_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [19])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux12~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [19]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux12~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[19]~21 .lut_mask = 16'h0B08;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N18
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~40 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~40_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [19])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux12~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [19]),
	.datab(\decode_stage_1|register_file|mux1|Mux12~19_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~40_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~40 .lut_mask = 16'h00AC;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N4
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~41 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~41_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~40_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.datac(gnd),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~40_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~41_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~41 .lut_mask = 16'hFF88;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N30
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~19 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~19_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~41_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[19]~21_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[19]~21_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[19]~41_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[19]~41_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~19 .lut_mask = 16'h1E5A;
defparam \decode_stage_1|equality_checker_1|equal_vector~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[17]~19 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[17]~19_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [17])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux14~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datab(\execute_stage_1|alu_result_mem [17]),
	.datac(\decode_stage_1|register_file|mux2|Mux14~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[17]~19 .lut_mask = 16'h4450;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N16
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~36 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~36_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [17])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux14~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\execute_stage_1|alu_result_mem [17]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux14~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~36 .lut_mask = 16'h4540;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N2
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~37 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~37_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~36_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~36_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~37 .lut_mask = 16'hFCCC;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N8
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~17 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~17_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~37_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[17]~19_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ))))

	.dataa(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[17]~19_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[17]~37_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[17]~37_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~17 .lut_mask = 16'h15EA;
defparam \decode_stage_1|equality_checker_1|equal_vector~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N10
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~38 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~38_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [18])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux13~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\execute_stage_1|alu_result_mem [18]),
	.datac(\decode_stage_1|register_file|mux1|Mux13~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~38 .lut_mask = 16'h4450;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~39 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~39_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~38_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~38_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~39 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[18]~20 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[18]~20_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [18])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux13~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\execute_stage_1|alu_result_mem [18]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux13~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[18]~20 .lut_mask = 16'h0D08;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~18 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~18_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~39_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[18]~20_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[18]~39_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[18]~39_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[18]~20_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~18 .lut_mask = 16'h0F78;
defparam \decode_stage_1|equality_checker_1|equal_vector~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~42 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~42_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [20])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux11~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datac(\execute_stage_1|alu_result_mem [20]),
	.datad(\decode_stage_1|register_file|mux1|Mux11~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~42 .lut_mask = 16'h5140;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~43 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~43_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~42_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~42_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~43 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[20]~22 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[20]~22_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [20])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux11~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\execute_stage_1|alu_result_mem [20]),
	.datad(\decode_stage_1|register_file|mux2|Mux11~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[20]~22 .lut_mask = 16'h3120;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N12
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~20 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~20_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~43_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[20]~22_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ))))

	.dataa(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[20]~43_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[20]~43_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[20]~22_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~20_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~20 .lut_mask = 16'h556A;
defparam \decode_stage_1|equality_checker_1|equal_vector~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N26
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc~9 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~9_combout  = (!\decode_stage_1|equality_checker_1|equal_vector~19_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~17_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~18_combout  & 
// !\decode_stage_1|equality_checker_1|equal_vector~20_combout )))

	.dataa(\decode_stage_1|equality_checker_1|equal_vector~19_combout ),
	.datab(\decode_stage_1|equality_checker_1|equal_vector~17_combout ),
	.datac(\decode_stage_1|equality_checker_1|equal_vector~18_combout ),
	.datad(\decode_stage_1|equality_checker_1|equal_vector~20_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~9_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~9 .lut_mask = 16'h0001;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~50 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~50_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [24])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux7~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [24]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux7~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~50 .lut_mask = 16'h2320;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N26
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~51 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~51_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~50_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~50_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~51 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[24]~26 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[24]~26_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [24])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux7~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [24]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux7~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[24]~26_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[24]~26 .lut_mask = 16'h2320;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[24]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~24 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~24_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~51_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[24]~26_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[24]~51_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[24]~51_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[24]~26_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~24_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~24 .lut_mask = 16'h0F78;
defparam \decode_stage_1|equality_checker_1|equal_vector~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[22]~24 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[22]~24_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [22])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux9~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datab(\execute_stage_1|alu_result_mem [22]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux9~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[22]~24 .lut_mask = 16'h4540;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~46 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~46_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [22])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux9~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datab(\execute_stage_1|alu_result_mem [22]),
	.datac(\decode_stage_1|register_file|mux1|Mux9~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~46 .lut_mask = 16'h00D8;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~47 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~47_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~46_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ))

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~46_combout ),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~47 .lut_mask = 16'hFCF0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~22 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~22_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~47_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[22]~24_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[22]~24_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[22]~47_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[22]~47_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~22_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~22 .lut_mask = 16'h1E5A;
defparam \decode_stage_1|equality_checker_1|equal_vector~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~44 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~44_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [21])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux10~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [21]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux10~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~44 .lut_mask = 16'h0B08;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~45 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~45_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~44_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~44_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~45 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[21]~23 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[21]~23_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [21])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux10~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [21]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux10~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[21]~23 .lut_mask = 16'h2320;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~21 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~21_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~45_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[21]~23_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ))))

	.dataa(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[21]~45_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[21]~23_combout ),
	.datad(\wb_stage_1|mux_4to1_1|out_mux[21]~45_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~21_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~21 .lut_mask = 16'h565A;
defparam \decode_stage_1|equality_checker_1|equal_vector~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N20
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~48 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~48_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [23])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux8~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\execute_stage_1|alu_result_mem [23]),
	.datac(\decode_stage_1|register_file|mux1|Mux8~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~48 .lut_mask = 16'h4450;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~49 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~49_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~48_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~48_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~49 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N10
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[23]~25 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[23]~25_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [23])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux8~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\execute_stage_1|alu_result_mem [23]),
	.datad(\decode_stage_1|register_file|mux2|Mux8~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[23]~25 .lut_mask = 16'h3120;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N0
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~23 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~23_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~49_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[23]~25_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ))))

	.dataa(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[23]~49_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[23]~49_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[23]~25_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~23_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~23 .lut_mask = 16'h556A;
defparam \decode_stage_1|equality_checker_1|equal_vector~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N14
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc~10 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~10_combout  = (!\decode_stage_1|equality_checker_1|equal_vector~24_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~22_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~21_combout  & 
// !\decode_stage_1|equality_checker_1|equal_vector~23_combout )))

	.dataa(\decode_stage_1|equality_checker_1|equal_vector~24_combout ),
	.datab(\decode_stage_1|equality_checker_1|equal_vector~22_combout ),
	.datac(\decode_stage_1|equality_checker_1|equal_vector~21_combout ),
	.datad(\decode_stage_1|equality_checker_1|equal_vector~23_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~10_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~10 .lut_mask = 16'h0001;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~30 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~30_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [14])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux17~24_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datab(\execute_stage_1|alu_result_mem [14]),
	.datac(\decode_stage_1|register_file|mux1|Mux17~24_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~30 .lut_mask = 16'h00D8;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~31 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~31_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~30_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.datab(gnd),
	.datac(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~30_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~31 .lut_mask = 16'hFAF0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[14]~16 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[14]~16_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [14])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux17~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\execute_stage_1|alu_result_mem [14]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux17~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[14]~16 .lut_mask = 16'h0D08;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~14 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~14_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~31_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[14]~16_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[14]~31_combout ),
	.datab(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[14]~31_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[14]~16_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~14_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~14 .lut_mask = 16'h336C;
defparam \decode_stage_1|equality_checker_1|equal_vector~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N0
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~32 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~32_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [15])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux16~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datab(\execute_stage_1|alu_result_mem [15]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux16~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~32 .lut_mask = 16'h0D08;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N14
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~33 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~33_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~32_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.datab(gnd),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~32_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~33 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[15]~17 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[15]~17_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & ((\execute_stage_1|alu_result_mem [15]))) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// (\decode_stage_1|register_file|mux2|Mux16~19_combout ))))

	.dataa(\decode_stage_1|register_file|mux2|Mux16~19_combout ),
	.datab(\execute_stage_1|alu_result_mem [15]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[15]~17 .lut_mask = 16'h0C0A;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N20
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~15 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~15_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~33_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[15]~17_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[15]~33_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[15]~33_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[15]~17_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~15 .lut_mask = 16'h0F78;
defparam \decode_stage_1|equality_checker_1|equal_vector~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N8
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[13]~15 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[13]~15_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [13])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux18~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\execute_stage_1|alu_result_mem [13]),
	.datac(\decode_stage_1|register_file|mux2|Mux18~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[13]~15 .lut_mask = 16'h00D8;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N2
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~28 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~28_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [13])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux18~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datab(\execute_stage_1|alu_result_mem [13]),
	.datac(\decode_stage_1|register_file|mux1|Mux18~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~28 .lut_mask = 16'h00D8;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N12
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~29 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~29_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~28_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~28_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~29 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N30
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~13 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~13_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~29_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[13]~15_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[13]~29_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[13]~15_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[13]~29_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~13_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~13 .lut_mask = 16'h07F8;
defparam \decode_stage_1|equality_checker_1|equal_vector~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[16]~18 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[16]~18_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [16])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux15~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\execute_stage_1|alu_result_mem [16]),
	.datac(\decode_stage_1|register_file|mux2|Mux15~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[16]~18 .lut_mask = 16'h00D8;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N6
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~34 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~34_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [16])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux15~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\execute_stage_1|alu_result_mem [16]),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux15~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~34 .lut_mask = 16'h4540;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N24
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~35 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~35_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~34_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(gnd),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~34_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~35 .lut_mask = 16'hFFC0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N18
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~16 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~16_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~35_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[16]~18_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[16]~35_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[16]~18_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[16]~35_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~16_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~16 .lut_mask = 16'h07F8;
defparam \decode_stage_1|equality_checker_1|equal_vector~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y10_N16
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc~8 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~8_combout  = (!\decode_stage_1|equality_checker_1|equal_vector~14_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~15_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~13_combout  & 
// !\decode_stage_1|equality_checker_1|equal_vector~16_combout )))

	.dataa(\decode_stage_1|equality_checker_1|equal_vector~14_combout ),
	.datab(\decode_stage_1|equality_checker_1|equal_vector~15_combout ),
	.datac(\decode_stage_1|equality_checker_1|equal_vector~13_combout ),
	.datad(\decode_stage_1|equality_checker_1|equal_vector~16_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~8_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~8 .lut_mask = 16'h0001;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[28]~30 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[28]~30_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [28])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux3~19_combout )))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datac(\execute_stage_1|alu_result_mem [28]),
	.datad(\decode_stage_1|register_file|mux2|Mux3~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[28]~30_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[28]~30 .lut_mask = 16'h5140;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[28]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~58 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~58_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [28])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux3~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [28]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux3~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~58 .lut_mask = 16'h2230;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~59 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~59_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~58_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ))

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~58_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~59 .lut_mask = 16'hFFC0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~28 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~28_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~59_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[28]~30_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[28]~59_combout ),
	.datab(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[28]~30_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[28]~59_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~28_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~28 .lut_mask = 16'h1E3C;
defparam \decode_stage_1|equality_checker_1|equal_vector~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[25]~27 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[25]~27_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [25])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux6~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [25]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux2|Mux6~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[25]~27_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[25]~27 .lut_mask = 16'h0B08;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[25]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~52 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~52_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [25])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux6~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [25]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datac(\decode_stage_1|register_file|mux1|Mux6~19_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~52 .lut_mask = 16'h00B8;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~53 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~53_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~52_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ))

	.dataa(gnd),
	.datab(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~52_combout ),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~53_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~53 .lut_mask = 16'hFCCC;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~25 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~25_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~53_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[25]~27_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[25]~53_combout ),
	.datab(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[25]~27_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[25]~53_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~25_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~25 .lut_mask = 16'h13EC;
defparam \decode_stage_1|equality_checker_1|equal_vector~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[26]~28 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[26]~28_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & ((\execute_stage_1|alu_result_mem [26]))) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// (\decode_stage_1|register_file|mux2|Mux5~19_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.datab(\decode_stage_1|register_file|mux2|Mux5~19_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\execute_stage_1|alu_result_mem [26]),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[26]~28_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[26]~28 .lut_mask = 16'h0E04;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[26]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~54 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~54_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & (\execute_stage_1|alu_result_mem [26])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// ((\decode_stage_1|register_file|mux1|Mux5~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [26]),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datad(\decode_stage_1|register_file|mux1|Mux5~19_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~54 .lut_mask = 16'h0B08;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~55 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~55_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~54_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(gnd),
	.datac(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~54_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~55_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~55 .lut_mask = 16'hFFA0;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~26 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~26_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~55_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[26]~28_combout ) # ((\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout  & 
// \RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ))))

	.dataa(\wb_stage_1|mux_4to1_1|out_mux[26]~55_combout ),
	.datab(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[26]~28_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[26]~55_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~26_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~26 .lut_mask = 16'h13EC;
defparam \decode_stage_1|equality_checker_1|equal_vector~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[27]~29 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[27]~29_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & (\execute_stage_1|alu_result_mem [27])) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout  & 
// ((\decode_stage_1|register_file|mux2|Mux4~19_combout )))))

	.dataa(\execute_stage_1|alu_result_mem [27]),
	.datab(\decode_stage_1|register_file|mux2|Mux4~19_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~5_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[27]~29_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[27]~29 .lut_mask = 16'h0A0C;
defparam \decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[27]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~56 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~56_combout  = (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & ((\execute_stage_1|alu_result_mem [27]))) # (!\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout  & 
// (\decode_stage_1|register_file|mux1|Mux4~19_combout ))))

	.dataa(\decode_stage_1|register_file|mux1|Mux4~19_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forwarding_proc~10_combout ),
	.datac(\execute_stage_1|alu_result_mem [27]),
	.datad(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~56 .lut_mask = 16'h00E2;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cyclone10lp_lcell_comb \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~57 (
// Equation(s):
// \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~57_combout  = (\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~56_combout ) # ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout  & 
// \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs1[0]~3_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.datac(gnd),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~56_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~57 .lut_mask = 16'hFF88;
defparam \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cyclone10lp_lcell_comb \decode_stage_1|equality_checker_1|equal_vector~27 (
// Equation(s):
// \decode_stage_1|equality_checker_1|equal_vector~27_combout  = \decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~57_combout  $ (((\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[27]~29_combout ) # 
// ((\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout  & \wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ))))

	.dataa(\RV32I_control_1|decode_stage_control_1|branch_forwarding_unit_1|forward_mux_Rs2[0]~3_combout ),
	.datab(\wb_stage_1|mux_4to1_1|out_mux[27]~57_combout ),
	.datac(\decode_stage_1|mux_4to1_Rs2_forwarding|out_mux[27]~29_combout ),
	.datad(\decode_stage_1|mux_4to1_Rs1_forwarding|out_mux[27]~57_combout ),
	.cin(gnd),
	.combout(\decode_stage_1|equality_checker_1|equal_vector~27_combout ),
	.cout());
// synopsys translate_off
defparam \decode_stage_1|equality_checker_1|equal_vector~27 .lut_mask = 16'h07F8;
defparam \decode_stage_1|equality_checker_1|equal_vector~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N20
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc~11 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~11_combout  = (!\decode_stage_1|equality_checker_1|equal_vector~28_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~25_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~26_combout  & 
// !\decode_stage_1|equality_checker_1|equal_vector~27_combout )))

	.dataa(\decode_stage_1|equality_checker_1|equal_vector~28_combout ),
	.datab(\decode_stage_1|equality_checker_1|equal_vector~25_combout ),
	.datac(\decode_stage_1|equality_checker_1|equal_vector~26_combout ),
	.datad(\decode_stage_1|equality_checker_1|equal_vector~27_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~11_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~11 .lut_mask = 16'h0001;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N6
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc~12 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~12_combout  = (\RV32I_control_1|decode_stage_control_1|PCSrc~9_combout  & (\RV32I_control_1|decode_stage_control_1|PCSrc~10_combout  & (\RV32I_control_1|decode_stage_control_1|PCSrc~8_combout  & 
// \RV32I_control_1|decode_stage_control_1|PCSrc~11_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|PCSrc~9_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|PCSrc~10_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|PCSrc~8_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~11_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~12_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~12 .lut_mask = 16'h8000;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N28
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc~13 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~13_combout  = (!\decode_stage_1|equality_checker_1|equal_vector~29_combout  & (!\decode_stage_1|equality_checker_1|equal_vector~30_combout  & (\RV32I_control_1|decode_stage_control_1|PCSrc~14_combout  & 
// \RV32I_control_1|decode_stage_control_1|PCSrc~12_combout )))

	.dataa(\decode_stage_1|equality_checker_1|equal_vector~29_combout ),
	.datab(\decode_stage_1|equality_checker_1|equal_vector~30_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|PCSrc~14_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~12_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~13_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~13 .lut_mask = 16'h1000;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X13_Y10_N10
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|PCSrc (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|PCSrc~combout  = (\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~7_combout ) # ((\RV32I_control_1|decode_stage_control_1|PCSrc~3_combout  & 
// (\RV32I_control_1|decode_stage_control_1|PCSrc~6_combout  & \RV32I_control_1|decode_stage_control_1|PCSrc~13_combout )))

	.dataa(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[2]~7_combout ),
	.datab(\RV32I_control_1|decode_stage_control_1|PCSrc~3_combout ),
	.datac(\RV32I_control_1|decode_stage_control_1|PCSrc~6_combout ),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~13_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|PCSrc .lut_mask = 16'hEAAA;
defparam \RV32I_control_1|decode_stage_control_1|PCSrc .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cyclone10lp_lcell_comb \fetch_stage_1|PC|Q[0]~0 (
// Equation(s):
// \fetch_stage_1|PC|Q[0]~0_combout  = (\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout  & \RV32I_control_1|decode_stage_control_1|PCSrc~combout )

	.dataa(gnd),
	.datab(\RV32I_control_1|decode_stage_control_1|hazard_unit_1|PcWrite~0_combout ),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|PCSrc~combout ),
	.cin(gnd),
	.combout(\fetch_stage_1|PC|Q[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[0]~0 .lut_mask = 16'hCC00;
defparam \fetch_stage_1|PC|Q[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N25
dffeas \fetch_stage_1|PC|Q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\decode_stage_1|target_address_fetch [0]),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fetch_stage_1|PC|Q[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fetch_stage_1|PC|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fetch_stage_1|PC|Q[0] .is_wysiwyg = "true";
defparam \fetch_stage_1|PC|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \execute_stage_1|write_data_mem[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [0]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[0] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cyclone10lp_lcell_comb \execute_stage_1|write_data_mem[1]~feeder (
// Equation(s):
// \execute_stage_1|write_data_mem[1]~feeder_combout  = \execute_stage_1|forward_B_mux|out_mux[1]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\execute_stage_1|forward_B_mux|out_mux[1]~3_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|write_data_mem[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[1]~feeder .lut_mask = 16'hFF00;
defparam \execute_stage_1|write_data_mem[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N5
dffeas \execute_stage_1|write_data_mem[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|write_data_mem[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [1]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[1] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \execute_stage_1|write_data_mem[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[2]~5_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [2]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[2] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \execute_stage_1|write_data_mem[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[3]~7_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [3]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[3] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N25
dffeas \execute_stage_1|write_data_mem[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[4]~9_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [4]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[4] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N29
dffeas \execute_stage_1|write_data_mem[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[5]~11_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [5]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[5] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \execute_stage_1|write_data_mem[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[6]~13_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [6]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[6] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cyclone10lp_lcell_comb \execute_stage_1|write_data_mem[7]~feeder (
// Equation(s):
// \execute_stage_1|write_data_mem[7]~feeder_combout  = \execute_stage_1|forward_B_mux|out_mux[7]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\execute_stage_1|forward_B_mux|out_mux[7]~15_combout ),
	.cin(gnd),
	.combout(\execute_stage_1|write_data_mem[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[7]~feeder .lut_mask = 16'hFF00;
defparam \execute_stage_1|write_data_mem[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \execute_stage_1|write_data_mem[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|write_data_mem[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [7]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[7] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \execute_stage_1|write_data_mem[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\execute_stage_1|forward_B_mux|out_mux[8]~17_combout ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [8]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[8] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N25
dffeas \execute_stage_1|write_data_mem[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[9]~19_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [9]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[9] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N29
dffeas \execute_stage_1|write_data_mem[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[10]~21_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [10]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[10] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \execute_stage_1|write_data_mem[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[11]~23_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [11]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[11] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \execute_stage_1|write_data_mem[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[12]~25_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [12]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[12] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N25
dffeas \execute_stage_1|write_data_mem[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[13]~27_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [13]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[13] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \execute_stage_1|write_data_mem[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[14]~29_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [14]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[14] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N7
dffeas \execute_stage_1|write_data_mem[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[15]~31_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [15]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[15] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cyclone10lp_lcell_comb \execute_stage_1|write_data_mem[16]~feeder (
// Equation(s):
// \execute_stage_1|write_data_mem[16]~feeder_combout  = \execute_stage_1|forward_B_mux|out_mux[16]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\execute_stage_1|forward_B_mux|out_mux[16]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\execute_stage_1|write_data_mem[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[16]~feeder .lut_mask = 16'hF0F0;
defparam \execute_stage_1|write_data_mem[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \execute_stage_1|write_data_mem[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|write_data_mem[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [16]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[16] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \execute_stage_1|write_data_mem[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[17]~35_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [17]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[17] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N1
dffeas \execute_stage_1|write_data_mem[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[18]~37_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [18]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[18] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \execute_stage_1|write_data_mem[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[19]~39_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [19]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[19] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N21
dffeas \execute_stage_1|write_data_mem[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[20]~41_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [20]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[20] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \execute_stage_1|write_data_mem[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[21]~43_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [21]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[21] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \execute_stage_1|write_data_mem[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[22]~45_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [22]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[22] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \execute_stage_1|write_data_mem[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[23]~47_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [23]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[23] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \execute_stage_1|write_data_mem[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[24]~49_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [24]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[24] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N21
dffeas \execute_stage_1|write_data_mem[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[25]~51_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [25]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[25] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N23
dffeas \execute_stage_1|write_data_mem[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[26]~53_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [26]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[26] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N21
dffeas \execute_stage_1|write_data_mem[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[27]~55_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [27]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[27] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N3
dffeas \execute_stage_1|write_data_mem[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[28]~57_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [28]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[28] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \execute_stage_1|write_data_mem[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[29]~59_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [29]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[29] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N1
dffeas \execute_stage_1|write_data_mem[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[30]~61_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [30]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[30] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas \execute_stage_1|write_data_mem[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\execute_stage_1|forward_B_mux|out_mux[31]~63_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\execute_stage_1|write_data_mem [31]),
	.prn(vcc));
// synopsys translate_off
defparam \execute_stage_1|write_data_mem[31] .is_wysiwyg = "true";
defparam \execute_stage_1|write_data_mem[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
cyclone10lp_lcell_comb \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[4]~18 (
// Equation(s):
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[4]~18_combout  = (!\fetch_stage_1|instruction_decode [2] & (!\fetch_stage_1|instruction_decode [3] & (\fetch_stage_1|instruction_decode [5] & 
// \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~8_combout )))

	.dataa(\fetch_stage_1|instruction_decode [2]),
	.datab(\fetch_stage_1|instruction_decode [3]),
	.datac(\fetch_stage_1|instruction_decode [5]),
	.datad(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[5]~8_combout ),
	.cin(gnd),
	.combout(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[4]~18 .lut_mask = 16'h1000;
defparam \RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N17
dffeas \RV32I_control_1|decode_stage_control_1|MemWrite_execute (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|decode_stage_control_1|mux_2to1_stall_1|out_mux[4]~18_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|decode_stage_control_1|MemWrite_execute~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|decode_stage_control_1|MemWrite_execute .is_wysiwyg = "true";
defparam \RV32I_control_1|decode_stage_control_1|MemWrite_execute .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|MemWrite~feeder (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|MemWrite~feeder_combout  = \RV32I_control_1|decode_stage_control_1|MemWrite_execute~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|MemWrite_execute~q ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|MemWrite~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|MemWrite~feeder .lut_mask = 16'hFF00;
defparam \RV32I_control_1|execute_stage_control_1|MemWrite~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N29
dffeas \RV32I_control_1|execute_stage_control_1|MemWrite (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|execute_stage_control_1|MemWrite~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|execute_stage_control_1|MemWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|MemWrite .is_wysiwyg = "true";
defparam \RV32I_control_1|execute_stage_control_1|MemWrite .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y17_N0
cyclone10lp_lcell_comb \RV32I_control_1|execute_stage_control_1|MemRead~feeder (
// Equation(s):
// \RV32I_control_1|execute_stage_control_1|MemRead~feeder_combout  = \RV32I_control_1|decode_stage_control_1|MemRead_execute_int~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RV32I_control_1|decode_stage_control_1|MemRead_execute_int~q ),
	.cin(gnd),
	.combout(\RV32I_control_1|execute_stage_control_1|MemRead~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|MemRead~feeder .lut_mask = 16'hFF00;
defparam \RV32I_control_1|execute_stage_control_1|MemRead~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y17_N1
dffeas \RV32I_control_1|execute_stage_control_1|MemRead (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\RV32I_control_1|execute_stage_control_1|MemRead~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RV32I_control_1|execute_stage_control_1|MemRead~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RV32I_control_1|execute_stage_control_1|MemRead .is_wysiwyg = "true";
defparam \RV32I_control_1|execute_stage_control_1|MemRead .power_up = "low";
// synopsys translate_on

assign instruction_mem_adr[0] = \instruction_mem_adr[0]~output_o ;

assign instruction_mem_adr[1] = \instruction_mem_adr[1]~output_o ;

assign instruction_mem_adr[2] = \instruction_mem_adr[2]~output_o ;

assign instruction_mem_adr[3] = \instruction_mem_adr[3]~output_o ;

assign instruction_mem_adr[4] = \instruction_mem_adr[4]~output_o ;

assign instruction_mem_adr[5] = \instruction_mem_adr[5]~output_o ;

assign instruction_mem_adr[6] = \instruction_mem_adr[6]~output_o ;

assign instruction_mem_adr[7] = \instruction_mem_adr[7]~output_o ;

assign instruction_mem_adr[8] = \instruction_mem_adr[8]~output_o ;

assign instruction_mem_adr[9] = \instruction_mem_adr[9]~output_o ;

assign instruction_mem_adr[10] = \instruction_mem_adr[10]~output_o ;

assign instruction_mem_adr[11] = \instruction_mem_adr[11]~output_o ;

assign instruction_mem_adr[12] = \instruction_mem_adr[12]~output_o ;

assign instruction_mem_adr[13] = \instruction_mem_adr[13]~output_o ;

assign instruction_mem_adr[14] = \instruction_mem_adr[14]~output_o ;

assign instruction_mem_adr[15] = \instruction_mem_adr[15]~output_o ;

assign instruction_mem_adr[16] = \instruction_mem_adr[16]~output_o ;

assign instruction_mem_adr[17] = \instruction_mem_adr[17]~output_o ;

assign instruction_mem_adr[18] = \instruction_mem_adr[18]~output_o ;

assign instruction_mem_adr[19] = \instruction_mem_adr[19]~output_o ;

assign instruction_mem_adr[20] = \instruction_mem_adr[20]~output_o ;

assign instruction_mem_adr[21] = \instruction_mem_adr[21]~output_o ;

assign instruction_mem_adr[22] = \instruction_mem_adr[22]~output_o ;

assign instruction_mem_adr[23] = \instruction_mem_adr[23]~output_o ;

assign instruction_mem_adr[24] = \instruction_mem_adr[24]~output_o ;

assign instruction_mem_adr[25] = \instruction_mem_adr[25]~output_o ;

assign instruction_mem_adr[26] = \instruction_mem_adr[26]~output_o ;

assign instruction_mem_adr[27] = \instruction_mem_adr[27]~output_o ;

assign instruction_mem_adr[28] = \instruction_mem_adr[28]~output_o ;

assign instruction_mem_adr[29] = \instruction_mem_adr[29]~output_o ;

assign instruction_mem_adr[30] = \instruction_mem_adr[30]~output_o ;

assign instruction_mem_adr[31] = \instruction_mem_adr[31]~output_o ;

assign write_data_mem[0] = \write_data_mem[0]~output_o ;

assign write_data_mem[1] = \write_data_mem[1]~output_o ;

assign write_data_mem[2] = \write_data_mem[2]~output_o ;

assign write_data_mem[3] = \write_data_mem[3]~output_o ;

assign write_data_mem[4] = \write_data_mem[4]~output_o ;

assign write_data_mem[5] = \write_data_mem[5]~output_o ;

assign write_data_mem[6] = \write_data_mem[6]~output_o ;

assign write_data_mem[7] = \write_data_mem[7]~output_o ;

assign write_data_mem[8] = \write_data_mem[8]~output_o ;

assign write_data_mem[9] = \write_data_mem[9]~output_o ;

assign write_data_mem[10] = \write_data_mem[10]~output_o ;

assign write_data_mem[11] = \write_data_mem[11]~output_o ;

assign write_data_mem[12] = \write_data_mem[12]~output_o ;

assign write_data_mem[13] = \write_data_mem[13]~output_o ;

assign write_data_mem[14] = \write_data_mem[14]~output_o ;

assign write_data_mem[15] = \write_data_mem[15]~output_o ;

assign write_data_mem[16] = \write_data_mem[16]~output_o ;

assign write_data_mem[17] = \write_data_mem[17]~output_o ;

assign write_data_mem[18] = \write_data_mem[18]~output_o ;

assign write_data_mem[19] = \write_data_mem[19]~output_o ;

assign write_data_mem[20] = \write_data_mem[20]~output_o ;

assign write_data_mem[21] = \write_data_mem[21]~output_o ;

assign write_data_mem[22] = \write_data_mem[22]~output_o ;

assign write_data_mem[23] = \write_data_mem[23]~output_o ;

assign write_data_mem[24] = \write_data_mem[24]~output_o ;

assign write_data_mem[25] = \write_data_mem[25]~output_o ;

assign write_data_mem[26] = \write_data_mem[26]~output_o ;

assign write_data_mem[27] = \write_data_mem[27]~output_o ;

assign write_data_mem[28] = \write_data_mem[28]~output_o ;

assign write_data_mem[29] = \write_data_mem[29]~output_o ;

assign write_data_mem[30] = \write_data_mem[30]~output_o ;

assign write_data_mem[31] = \write_data_mem[31]~output_o ;

assign MemWrite = \MemWrite~output_o ;

assign MemRead = \MemRead~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
