<stg><name>operator*</name>


<trans_list>

<trans id="183" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:0 %p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read25

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
_ifconv:1 %p_read_6 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="128">
<![CDATA[
_ifconv:2 %trunc_ln27 = trunc i128 %p_read_6

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3 %icmp_ln27 = icmp_eq  i32 %trunc_ln27, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4 %trunc_ln27_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln27_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5 %bitcast_ln27 = bitcast i32 %trunc_ln27_s

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:6 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:7 %trunc_ln27_24 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_6, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln27_24"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:8 %icmp_ln27_47 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_47"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:9 %icmp_ln27_48 = icmp_eq  i23 %trunc_ln27_24, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_48"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11 %tmp_64 = fcmp_oeq  i32 %bitcast_ln27, i32 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:13 %trunc_ln27_25 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln27_25"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:14 %bitcast_ln27_18 = bitcast i32 %trunc_ln27_25

]]></Node>
<StgValue><ssdm name="bitcast_ln27_18"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15 %tmp_65 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 87, i32 94

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:16 %trunc_ln27_26 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_6, i32 64, i32 86

]]></Node>
<StgValue><ssdm name="trunc_ln27_26"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:17 %icmp_ln27_49 = icmp_ne  i8 %tmp_65, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_49"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:18 %icmp_ln27_50 = icmp_eq  i23 %trunc_ln27_26, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_50"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20 %tmp_66 = fcmp_oeq  i32 %bitcast_ln27_18, i32 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22 %trunc_ln27_27 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_6, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln27_27"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:23 %bitcast_ln27_19 = bitcast i32 %trunc_ln27_27

]]></Node>
<StgValue><ssdm name="bitcast_ln27_19"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:24 %tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read_6, i32 119, i32 126

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:25 %trunc_ln27_28 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read_6, i32 96, i32 118

]]></Node>
<StgValue><ssdm name="trunc_ln27_28"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:26 %icmp_ln27_51 = icmp_ne  i8 %tmp_67, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_51"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:27 %icmp_ln27_52 = icmp_eq  i23 %trunc_ln27_28, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_52"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29 %tmp_68 = fcmp_oeq  i32 %bitcast_ln27_19, i32 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="128">
<![CDATA[
_ifconv:31 %trunc_ln27_5 = trunc i128 %p_read

]]></Node>
<StgValue><ssdm name="trunc_ln27_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32 %icmp_ln27_9 = icmp_ne  i32 %trunc_ln27_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_9"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:33 %trunc_ln27_29 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln27_29"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:34 %bitcast_ln27_20 = bitcast i32 %trunc_ln27_29

]]></Node>
<StgValue><ssdm name="bitcast_ln27_20"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:35 %tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:36 %trunc_ln27_30 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 32, i32 54

]]></Node>
<StgValue><ssdm name="trunc_ln27_30"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:37 %icmp_ln27_53 = icmp_ne  i8 %tmp_69, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_53"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:38 %icmp_ln27_54 = icmp_eq  i23 %trunc_ln27_30, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_54"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40 %tmp_70 = fcmp_oeq  i32 %bitcast_ln27_20, i32 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:42 %trunc_ln27_31 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln27_31"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:43 %bitcast_ln27_21 = bitcast i32 %trunc_ln27_31

]]></Node>
<StgValue><ssdm name="bitcast_ln27_21"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:44 %tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 87, i32 94

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:45 %trunc_ln27_32 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 64, i32 86

]]></Node>
<StgValue><ssdm name="trunc_ln27_32"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:46 %icmp_ln27_55 = icmp_ne  i8 %tmp_71, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_55"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:47 %icmp_ln27_56 = icmp_eq  i23 %trunc_ln27_32, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_56"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:49 %tmp_72 = fcmp_oeq  i32 %bitcast_ln27_21, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:54 %trunc_ln27_33 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln27_33"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:55 %bitcast_ln27_22 = bitcast i32 %trunc_ln27_33

]]></Node>
<StgValue><ssdm name="bitcast_ln27_22"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:56 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_read, i32 119, i32 126

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="23" op_0_bw="23" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:57 %trunc_ln27_34 = partselect i23 @_ssdm_op_PartSelect.i23.i128.i32.i32, i128 %p_read, i32 96, i32 118

]]></Node>
<StgValue><ssdm name="trunc_ln27_34"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:58 %icmp_ln27_57 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln27_57"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:59 %icmp_ln27_58 = icmp_eq  i23 %trunc_ln27_34, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_58"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61 %tmp_73 = fcmp_oeq  i32 %bitcast_ln27_22, i32 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:63 %num_res = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="num_res"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:64 %mul5_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="mul5_i_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:65 %mul8_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="mul8_i_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:67 %mul12_i_i = fmul i32 %bitcast_ln27_19, i32 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="mul12_i_i"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:68 %mul15_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_22

]]></Node>
<StgValue><ssdm name="mul15_i_i"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:70 %mul19_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="mul19_i_i"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:72 %p = add i32 %trunc_ln27_5, i32 %trunc_ln27

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10 %or_ln27 = or i1 %icmp_ln27_48, i1 %icmp_ln27_47

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11 %tmp_64 = fcmp_oeq  i32 %bitcast_ln27, i32 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12 %and_ln27 = and i1 %or_ln27, i1 %tmp_64

]]></Node>
<StgValue><ssdm name="and_ln27"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19 %or_ln27_21 = or i1 %icmp_ln27_50, i1 %icmp_ln27_49

]]></Node>
<StgValue><ssdm name="or_ln27_21"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20 %tmp_66 = fcmp_oeq  i32 %bitcast_ln27_18, i32 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:21 %and_ln27_26 = and i1 %or_ln27_21, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln27_26"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28 %or_ln27_22 = or i1 %icmp_ln27_52, i1 %icmp_ln27_51

]]></Node>
<StgValue><ssdm name="or_ln27_22"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:29 %tmp_68 = fcmp_oeq  i32 %bitcast_ln27_19, i32 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30 %and_ln27_27 = and i1 %or_ln27_22, i1 %tmp_68

]]></Node>
<StgValue><ssdm name="and_ln27_27"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39 %or_ln27_23 = or i1 %icmp_ln27_54, i1 %icmp_ln27_53

]]></Node>
<StgValue><ssdm name="or_ln27_23"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40 %tmp_70 = fcmp_oeq  i32 %bitcast_ln27_20, i32 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41 %and_ln27_28 = and i1 %or_ln27_23, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln27_28"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48 %or_ln27_24 = or i1 %icmp_ln27_56, i1 %icmp_ln27_55

]]></Node>
<StgValue><ssdm name="or_ln27_24"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:49 %tmp_72 = fcmp_oeq  i32 %bitcast_ln27_21, i32 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50 %and_ln27_29 = and i1 %or_ln27_24, i1 %tmp_72

]]></Node>
<StgValue><ssdm name="and_ln27_29"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:51 %and_ln27_30 = and i1 %and_ln27_28, i1 %and_ln27_29

]]></Node>
<StgValue><ssdm name="and_ln27_30"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:52 %xor_ln27 = xor i1 %and_ln27_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:53 %or_ln27_5 = or i1 %icmp_ln27_9, i1 %xor_ln27

]]></Node>
<StgValue><ssdm name="or_ln27_5"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60 %or_ln27_25 = or i1 %icmp_ln27_58, i1 %icmp_ln27_57

]]></Node>
<StgValue><ssdm name="or_ln27_25"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:61 %tmp_73 = fcmp_oeq  i32 %bitcast_ln27_22, i32 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62 %and_ln27_31 = and i1 %or_ln27_25, i1 %tmp_73

]]></Node>
<StgValue><ssdm name="and_ln27_31"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:63 %num_res = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="num_res"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:64 %mul5_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="mul5_i_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:65 %mul8_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="mul8_i_i"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:67 %mul12_i_i = fmul i32 %bitcast_ln27_19, i32 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="mul12_i_i"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:68 %mul15_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_22

]]></Node>
<StgValue><ssdm name="mul15_i_i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:70 %mul19_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="mul19_i_i"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:102 %and_ln27_32 = and i1 %and_ln27, i1 %icmp_ln27

]]></Node>
<StgValue><ssdm name="and_ln27_32"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:103 %and_ln27_33 = and i1 %and_ln27_26, i1 %and_ln27_27

]]></Node>
<StgValue><ssdm name="and_ln27_33"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:104 %and_ln27_34 = and i1 %and_ln27_33, i1 %and_ln27_32

]]></Node>
<StgValue><ssdm name="and_ln27_34"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:105 %xor_ln27_4 = xor i1 %and_ln27_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln27_4"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:106 %xor_ln27_5 = xor i1 %and_ln27_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln27_5"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:107 %or_ln27_26 = or i1 %or_ln27_5, i1 %xor_ln27_5

]]></Node>
<StgValue><ssdm name="or_ln27_26"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:108 %and_ln27_35 = and i1 %or_ln27_26, i1 %xor_ln27_4

]]></Node>
<StgValue><ssdm name="and_ln27_35"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:116 %xor_ln27_6 = xor i1 %icmp_ln27_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln27_6"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:117 %and_ln27_40 = and i1 %and_ln27_30, i1 %xor_ln27_6

]]></Node>
<StgValue><ssdm name="and_ln27_40"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:118 %and_ln27_41 = and i1 %and_ln27_31, i1 %and_ln27_40

]]></Node>
<StgValue><ssdm name="and_ln27_41"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:119 %or_ln27_27 = or i1 %and_ln27_41, i1 %and_ln27_34

]]></Node>
<StgValue><ssdm name="or_ln27_27"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="107" st_id="3" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:63 %num_res = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="num_res"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:64 %mul5_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="mul5_i_i"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:65 %mul8_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="mul8_i_i"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:67 %mul12_i_i = fmul i32 %bitcast_ln27_19, i32 %bitcast_ln27_20

]]></Node>
<StgValue><ssdm name="mul12_i_i"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:68 %mul15_i_i = fmul i32 %bitcast_ln27, i32 %bitcast_ln27_22

]]></Node>
<StgValue><ssdm name="mul15_i_i"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:70 %mul19_i_i = fmul i32 %bitcast_ln27_18, i32 %bitcast_ln27_21

]]></Node>
<StgValue><ssdm name="mul19_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="113" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:66 %num_res_5 = fadd i32 %mul5_i_i, i32 %mul8_i_i

]]></Node>
<StgValue><ssdm name="num_res_5"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:69 %add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i

]]></Node>
<StgValue><ssdm name="add16_i_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="115" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:66 %num_res_5 = fadd i32 %mul5_i_i, i32 %mul8_i_i

]]></Node>
<StgValue><ssdm name="num_res_5"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:69 %add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i

]]></Node>
<StgValue><ssdm name="add16_i_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:66 %num_res_5 = fadd i32 %mul5_i_i, i32 %mul8_i_i

]]></Node>
<StgValue><ssdm name="num_res_5"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:69 %add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i

]]></Node>
<StgValue><ssdm name="add16_i_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="119" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:66 %num_res_5 = fadd i32 %mul5_i_i, i32 %mul8_i_i

]]></Node>
<StgValue><ssdm name="num_res_5"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:69 %add16_i_i = fadd i32 %mul12_i_i, i32 %mul15_i_i

]]></Node>
<StgValue><ssdm name="add16_i_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="121" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71 %num_res_6 = fadd i32 %add16_i_i, i32 %mul19_i_i

]]></Node>
<StgValue><ssdm name="num_res_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="122" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71 %num_res_6 = fadd i32 %add16_i_i, i32 %mul19_i_i

]]></Node>
<StgValue><ssdm name="num_res_6"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71 %num_res_6 = fadd i32 %add16_i_i, i32 %mul19_i_i

]]></Node>
<StgValue><ssdm name="num_res_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="124" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:71 %num_res_6 = fadd i32 %add16_i_i, i32 %mul19_i_i

]]></Node>
<StgValue><ssdm name="num_res_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="125" st_id="12" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:79 %tmp_75 = fcmp_oeq  i32 %num_res, i32 0

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88 %tmp_77 = fcmp_oeq  i32 %num_res_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:98 %tmp_79 = fcmp_oeq  i32 %num_res_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:73 %bitcast_ln32 = bitcast i32 %num_res

]]></Node>
<StgValue><ssdm name="bitcast_ln32"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:74 %tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln32, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:75 %trunc_ln32 = trunc i32 %bitcast_ln32

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:76 %icmp_ln32 = icmp_ne  i8 %tmp_74, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:77 %icmp_ln32_4 = icmp_eq  i23 %trunc_ln32, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln32_4"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78 %or_ln32 = or i1 %icmp_ln32_4, i1 %icmp_ln32

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:79 %tmp_75 = fcmp_oeq  i32 %num_res, i32 0

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:80 %and_ln32 = and i1 %or_ln32, i1 %tmp_75

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:81 %xor_ln32 = xor i1 %and_ln32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln32"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:82 %bitcast_ln35 = bitcast i32 %num_res_5

]]></Node>
<StgValue><ssdm name="bitcast_ln35"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:83 %tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln35, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:84 %trunc_ln35 = trunc i32 %bitcast_ln35

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:85 %icmp_ln35 = icmp_ne  i8 %tmp_76, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:86 %icmp_ln35_4 = icmp_eq  i23 %trunc_ln35, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln35_4"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:87 %or_ln35 = or i1 %icmp_ln35_4, i1 %icmp_ln35

]]></Node>
<StgValue><ssdm name="or_ln35"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:88 %tmp_77 = fcmp_oeq  i32 %num_res_5, i32 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:89 %and_ln35 = and i1 %or_ln35, i1 %tmp_77

]]></Node>
<StgValue><ssdm name="and_ln35"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:90 %xor_ln35 = xor i1 %and_ln35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln35"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:91 %c_p_7 = add i32 %p, i32 4294967295

]]></Node>
<StgValue><ssdm name="c_p_7"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:92 %bitcast_ln43 = bitcast i32 %num_res_6

]]></Node>
<StgValue><ssdm name="bitcast_ln43"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:93 %tmp_78 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln43, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:94 %trunc_ln43 = trunc i32 %bitcast_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:95 %icmp_ln43 = icmp_ne  i8 %tmp_78, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:96 %icmp_ln43_4 = icmp_eq  i23 %trunc_ln43, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln43_4"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:97 %or_ln43 = or i1 %icmp_ln43_4, i1 %icmp_ln43

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:98 %tmp_79 = fcmp_oeq  i32 %num_res_6, i32 0

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:99 %and_ln43 = and i1 %or_ln43, i1 %tmp_79

]]></Node>
<StgValue><ssdm name="and_ln43"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100 %xor_ln43 = xor i1 %and_ln43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln43"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:101 %c_p_8 = add i32 %p, i32 4294967294

]]></Node>
<StgValue><ssdm name="c_p_8"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:109 %and_ln27_36 = and i1 %and_ln27_35, i1 %and_ln32

]]></Node>
<StgValue><ssdm name="and_ln27_36"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:110 %and_ln27_37 = and i1 %and_ln27_36, i1 %xor_ln35

]]></Node>
<StgValue><ssdm name="and_ln27_37"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:111 %num_res_7 = select i1 %and_ln27_37, i32 %num_res_5, i32 %num_res

]]></Node>
<StgValue><ssdm name="num_res_7"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:112 %and_ln35_4 = and i1 %and_ln35, i1 %and_ln32

]]></Node>
<StgValue><ssdm name="and_ln35_4"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:113 %and_ln27_38 = and i1 %and_ln27_35, i1 %and_ln35_4

]]></Node>
<StgValue><ssdm name="and_ln27_38"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:114 %and_ln27_39 = and i1 %and_ln27_38, i1 %xor_ln43

]]></Node>
<StgValue><ssdm name="and_ln27_39"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:115 %num_res_8 = select i1 %and_ln27_39, i32 %num_res_6, i32 %num_res_7

]]></Node>
<StgValue><ssdm name="num_res_8"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:120 %num_res_9 = select i1 %or_ln27_27, i32 0, i32 %num_res_8

]]></Node>
<StgValue><ssdm name="num_res_9"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:121 %num_res_10 = select i1 %and_ln27_37, i32 %num_res_6, i32 %num_res_5

]]></Node>
<StgValue><ssdm name="num_res_10"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln27_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:122 %num_res_11 = select i1 %and_ln27_39, i32 %num_res_5, i32 %num_res_10

]]></Node>
<StgValue><ssdm name="num_res_11"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:123 %num_res_12 = select i1 %or_ln27_27, i32 0, i32 %num_res_11

]]></Node>
<StgValue><ssdm name="num_res_12"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:124 %or_ln27_28 = or i1 %or_ln27_27, i1 %and_ln27_39

]]></Node>
<StgValue><ssdm name="or_ln27_28"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:125 %or_ln27_29 = or i1 %or_ln27_28, i1 %and_ln27_37

]]></Node>
<StgValue><ssdm name="or_ln27_29"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:126 %select_ln27 = select i1 %or_ln27_29, i32 0, i32 %num_res_6

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:127 %and_ln27_42 = and i1 %and_ln27_35, i1 %xor_ln32

]]></Node>
<StgValue><ssdm name="and_ln27_42"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:128 %select_ln27_1 = select i1 %or_ln27_27, i32 0, i32 %c_p_8

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:129 %select_ln27_2 = select i1 %and_ln27_37, i32 %c_p_7, i32 %p

]]></Node>
<StgValue><ssdm name="select_ln27_2"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:130 %or_ln27_30 = or i1 %and_ln27_37, i1 %and_ln27_42

]]></Node>
<StgValue><ssdm name="or_ln27_30"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:131 %select_ln27_3 = select i1 %or_ln27_28, i32 %select_ln27_1, i32 %select_ln27_2

]]></Node>
<StgValue><ssdm name="select_ln27_3"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:132 %or_ln27_31 = or i1 %or_ln27_28, i1 %or_ln27_30

]]></Node>
<StgValue><ssdm name="or_ln27_31"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:133 %c_p = select i1 %or_ln27_31, i32 %select_ln27_3, i32 0

]]></Node>
<StgValue><ssdm name="c_p"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ifconv:134 %mrv = insertvalue i128 <undef>, i32 %c_p

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ifconv:135 %mrv_1 = insertvalue i128 %mrv, i32 %num_res_9

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="180" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ifconv:136 %mrv_2 = insertvalue i128 %mrv_1, i32 %num_res_12

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="181" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
_ifconv:137 %mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln27

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="128">
<![CDATA[
_ifconv:138 %ret_ln137 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln137"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
