// Seed: 554306140
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    input id_5,
    output id_6,
    input id_7,
    input logic id_8,
    output logic id_9,
    output id_10,
    output id_11,
    output logic id_12,
    input id_13,
    input id_14,
    input logic id_15,
    input logic id_16,
    input logic id_17,
    output id_18,
    input id_19,
    input id_20,
    input id_21,
    input id_22,
    output id_23
);
  assign id_10 = ~id_14;
  assign id_9  = id_3;
  reg id_24 = 1 - 1'b0, id_25;
  initial begin
    id_25 <= id_25;
    id_11[1] = id_2;
  end
endmodule
