LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY instruction_register IS
   PORT
   (
      clk: IN   std_logic;
      data:  IN   std_logic_vector (15 DOWNTO 0);
      q:     OUT  std_logic_vector (15 DOWNTO 0)
   );
END instruction_register;
ARCHITECTURE rtl OF instruction_register IS
BEGIN
   PROCESS (clock)
   BEGIN
      IF (clock'event AND clock = '1') THEN
         IF (we = '1') THEN
            ram_block(write_address) <= data;
         END IF;
         q <= ram_block(read_address);
      END IF;
   END PROCESS;
END rtl;