

================================================================
== Vivado HLS Report for 'vivado_activity_thread'
================================================================
* Date:           Thu Apr 10 23:53:41 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        hls_prj
* Solution:       F3_VivadoHLS_core
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.59|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  11880506|  11880506|  11880507|  11880507|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |                |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+----------+-----------+-----------+------+----------+
        |- PATHSET_LOOP  |  11880500|  11880500|    118805|          -|          -|   100|    no    |
        | + PATH_LOOP    |    118791|    118791|        29|          -|          -|  4096|    no    |
        +----------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 48
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond1)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / (!exitcond)
	37  / (exitcond)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	8  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	7  / true
* FSM state operations: 

 <State 1>: 8.43ns
ST_1: o_a_0_time_period [1/1] 0.00ns
:33  %o_a_0_time_period = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_time_period)

ST_1: delta_time_0 [3/3] 8.43ns
:37  %delta_time_0 = fmul float %o_a_0_time_period, 0x3F30000000000000


 <State 2>: 8.43ns
ST_2: delta_time_0 [2/3] 8.43ns
:37  %delta_time_0 = fmul float %o_a_0_time_period, 0x3F30000000000000


 <State 3>: 8.43ns
ST_3: delta_time_0 [1/3] 8.43ns
:37  %delta_time_0 = fmul float %o_a_0_time_period, 0x3F30000000000000


 <State 4>: 8.43ns
ST_4: u_a_0_rfir [1/1] 0.00ns
:31  %u_a_0_rfir = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_u_a_0_rfir)

ST_4: u_a_0_current_price [1/1] 0.00ns
:32  %u_a_0_current_price = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_u_a_0_current_price)

ST_4: o_a_0_call [1/1] 0.00ns
:34  %o_a_0_call = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_call)

ST_4: tmp [3/3] 2.63ns
:36  %tmp = fpext float %u_a_0_current_price to double

ST_4: tmp_i [3/3] 8.43ns
:38  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0

ST_4: tmp_4 [3/3] 3.50ns
:39  %tmp_4 = fcmp oeq float %o_a_0_call, 0.000000e+00


 <State 5>: 8.43ns
ST_5: tmp [2/3] 2.63ns
:36  %tmp = fpext float %u_a_0_current_price to double

ST_5: tmp_i [2/3] 8.43ns
:38  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0

ST_5: tmp_4 [2/3] 3.50ns
:39  %tmp_4 = fcmp oeq float %o_a_0_call, 0.000000e+00


 <State 6>: 8.43ns
ST_6: stg_62 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_rfir), !map !94

ST_6: stg_63 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_current_price), !map !98

ST_6: stg_64 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_volatility), !map !102

ST_6: stg_65 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_initial_volatility), !map !106

ST_6: stg_66 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_volatility_volatility), !map !110

ST_6: stg_67 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_rho), !map !114

ST_6: stg_68 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_kappa), !map !118

ST_6: stg_69 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_theta), !map !122

ST_6: stg_70 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_0_0), !map !126

ST_6: stg_71 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_0_1), !map !130

ST_6: stg_72 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_1_0), !map !134

ST_6: stg_73 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_u_a_0_correlation_matrix_1_1), !map !138

ST_6: stg_74 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_second_barrier), !map !142

ST_6: stg_75 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_barrier), !map !146

ST_6: stg_76 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_out), !map !150

ST_6: stg_77 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_down), !map !154

ST_6: stg_78 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_strike_price), !map !158

ST_6: stg_79 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_time_period), !map !162

ST_6: stg_80 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_call), !map !166

ST_6: stg_81 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(float* %kernel_o_a_0_points), !map !170

ST_6: stg_82 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s1), !map !174

ST_6: stg_83 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s2), !map !178

ST_6: stg_84 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_s3), !map !182

ST_6: stg_85 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i32* %seed_0_offset), !map !186

ST_6: stg_86 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap(float* %thread_result_0), !map !190

ST_6: stg_87 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap(float* %thread_result_sqrd_0), !map !194

ST_6: stg_88 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecTopModule([23 x i8]* @str) nounwind

ST_6: stg_89 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecIFCore(float* %kernel_u_a_0_rfir, float* %kernel_u_a_0_current_price, float* %kernel_u_a_0_volatility, float* %kernel_u_a_0_initial_volatility, float* %kernel_u_a_0_volatility_volatility, float* %kernel_u_a_0_rho, float* %kernel_u_a_0_kappa, float* %kernel_u_a_0_theta, float* %kernel_u_a_0_correlation_matrix_0_0, float* %kernel_u_a_0_correlation_matrix_0_1, float* %kernel_u_a_0_correlation_matrix_1_0, float* %kernel_u_a_0_correlation_matrix_1_1, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

ST_6: stg_90 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecIFCore(float* %kernel_o_a_0_second_barrier, float* %kernel_o_a_0_barrier, float* %kernel_o_a_0_out, float* %kernel_o_a_0_down, float* %kernel_o_a_0_strike_price, float* %kernel_o_a_0_time_period, float* %kernel_o_a_0_call, float* %kernel_o_a_0_points, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

ST_6: stg_91 [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecIFCore(i32* %seed_0_s1, i32* %seed_0_s2, i32* %seed_0_s3, i32* %seed_0_offset, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

ST_6: stg_92 [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

ST_6: o_a_0_strike_price [1/1] 0.00ns
:35  %o_a_0_strike_price = call float @_ssdm_op_Read.ap_auto.floatP(float* %kernel_o_a_0_strike_price)

ST_6: tmp [1/3] 2.63ns
:36  %tmp = fpext float %u_a_0_current_price to double

ST_6: tmp_i [1/3] 8.43ns
:38  %tmp_i = fmul float %u_a_0_rfir, %delta_time_0

ST_6: tmp_4 [1/3] 3.50ns
:39  %tmp_4 = fcmp oeq float %o_a_0_call, 0.000000e+00

ST_6: tmp_5 [1/1] 1.15ns
:40  %tmp_5 = xor i1 %tmp_4, true

ST_6: stg_98 [1/1] 1.22ns
:41  br label %1


 <State 7>: 1.57ns
ST_7: p [1/1] 0.00ns
:0  %p = phi i7 [ 0, %0 ], [ %p_1, %_ifconv ]

ST_7: result_0 [1/1] 0.00ns
:1  %result_0 = phi float [ 0.000000e+00, %0 ], [ %result_0_1, %_ifconv ]

ST_7: result_sqrd_0 [1/1] 0.00ns
:2  %result_sqrd_0 = phi float [ 0.000000e+00, %0 ], [ %result_sqrd_0_1, %_ifconv ]

ST_7: exitcond1 [1/1] 1.57ns
:3  %exitcond1 = icmp eq i7 %p, -28

ST_7: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_7: p_1 [1/1] 1.40ns
:5  %p_1 = add i7 %p, 1

ST_7: stg_105 [1/1] 0.00ns
:6  br i1 %exitcond1, label %5, label %2

ST_7: stg_106 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str127) nounwind

ST_7: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str127)

ST_7: stg_108 [1/1] 1.25ns
:2  br label %3

ST_7: stg_109 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.floatP(float* %thread_result_0, float %result_0)

ST_7: stg_110 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(float* %thread_result_0, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

ST_7: stg_111 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_auto.floatP(float* %thread_result_sqrd_0, float %result_sqrd_0)

ST_7: stg_112 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecIFCore(float* %thread_result_sqrd_0, [1 x i8]* @p_str124, [10 x i8]* @p_str125, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [1 x i8]* @p_str124, [20 x i8]* @p_str126)

ST_7: stg_113 [1/1] 0.00ns
:4  ret void


 <State 8>: 8.42ns
ST_8: tmp_6_pn [1/1] 0.00ns
:2  %tmp_6_pn = phi double [ 1.000000e+00, %2 ], [ %tmp_2, %4 ]

ST_8: spot_price_0_0_in [5/5] 8.42ns
:3  %spot_price_0_0_in = fmul double %tmp, %tmp_6_pn


 <State 9>: 8.42ns
ST_9: spot_price_0_0_in [4/5] 8.42ns
:3  %spot_price_0_0_in = fmul double %tmp, %tmp_6_pn


 <State 10>: 8.42ns
ST_10: spot_price_0_0_in [3/5] 8.42ns
:3  %spot_price_0_0_in = fmul double %tmp, %tmp_6_pn


 <State 11>: 8.42ns
ST_11: spot_price_0_0_in [2/5] 8.42ns
:3  %spot_price_0_0_in = fmul double %tmp, %tmp_6_pn


 <State 12>: 8.42ns
ST_12: spot_price_0_0_in [1/5] 8.42ns
:3  %spot_price_0_0_in = fmul double %tmp, %tmp_6_pn


 <State 13>: 3.62ns
ST_13: spot_price_0 [3/3] 3.62ns
:4  %spot_price_0 = fptrunc double %spot_price_0_0_in to float


 <State 14>: 3.62ns
ST_14: spot_price_0 [2/3] 3.62ns
:4  %spot_price_0 = fptrunc double %spot_price_0_0_in to float


 <State 15>: 8.59ns
ST_15: u_v_gamma_read_assign [1/1] 0.00ns
:0  %u_v_gamma_read_assign = phi float [ 0.000000e+00, %2 ], [ %u_v_0_gamma, %4 ]

ST_15: pp [1/1] 0.00ns
:1  %pp = phi i13 [ 0, %2 ], [ %pp_1, %4 ]

ST_15: spot_price_0 [1/3] 3.62ns
:4  %spot_price_0 = fptrunc double %spot_price_0_0_in to float

ST_15: exitcond [1/1] 1.79ns
:5  %exitcond = icmp eq i13 %pp, -4096

ST_15: empty_2 [1/1] 0.00ns
:6  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)

ST_15: pp_1 [1/1] 1.60ns
:7  %pp_1 = add i13 %pp, 1

ST_15: stg_128 [1/1] 0.00ns
:8  br i1 %exitcond, label %_ifconv, label %4

ST_15: u_v_0_gamma [4/4] 8.59ns
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 16>: 8.59ns
ST_16: u_v_0_gamma [3/4] 8.59ns
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 17>: 8.59ns
ST_17: u_v_0_gamma [2/4] 8.59ns
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 18>: 8.59ns
ST_18: u_v_0_gamma [1/4] 8.59ns
:1  %u_v_0_gamma = fadd float %tmp_i, %u_v_gamma_read_assign


 <State 19>: 2.63ns
ST_19: tmp_1 [3/3] 2.63ns
:2  %tmp_1 = fpext float %u_v_0_gamma to double


 <State 20>: 2.63ns
ST_20: tmp_1 [2/3] 2.63ns
:2  %tmp_1 = fpext float %u_v_0_gamma to double


 <State 21>: 2.63ns
ST_21: tmp_1 [1/3] 2.63ns
:2  %tmp_1 = fpext float %u_v_0_gamma to double


 <State 22>: 7.56ns
ST_22: tmp_2 [15/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 23>: 7.56ns
ST_23: tmp_2 [14/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 24>: 7.56ns
ST_24: tmp_2 [13/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 25>: 7.56ns
ST_25: tmp_2 [12/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 26>: 7.56ns
ST_26: tmp_2 [11/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 27>: 7.56ns
ST_27: tmp_2 [10/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 28>: 7.56ns
ST_28: tmp_2 [9/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 29>: 7.56ns
ST_29: tmp_2 [8/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 30>: 7.56ns
ST_30: tmp_2 [7/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 31>: 7.56ns
ST_31: tmp_2 [6/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 32>: 7.56ns
ST_32: tmp_2 [5/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 33>: 7.56ns
ST_33: tmp_2 [4/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 34>: 7.56ns
ST_34: tmp_2 [3/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 35>: 7.56ns
ST_35: tmp_2 [2/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)


 <State 36>: 7.56ns
ST_36: stg_150 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str128) nounwind

ST_36: tmp_2 [1/15] 7.56ns
:3  %tmp_2 = call double @llvm.exp.f64(double %tmp_1)

ST_36: stg_152 [1/1] 0.00ns
:4  br label %3


 <State 37>: 8.59ns
ST_37: tmp_1_i [4/4] 8.59ns
_ifconv:0  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

ST_37: tmp_2_i [4/4] 8.59ns
_ifconv:1  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0


 <State 38>: 8.59ns
ST_38: tmp_1_i [3/4] 8.59ns
_ifconv:0  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

ST_38: tmp_2_i [3/4] 8.59ns
_ifconv:1  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0


 <State 39>: 8.59ns
ST_39: tmp_1_i [2/4] 8.59ns
_ifconv:0  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

ST_39: tmp_2_i [2/4] 8.59ns
_ifconv:1  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0


 <State 40>: 8.59ns
ST_40: tmp_1_i [1/4] 8.59ns
_ifconv:0  %tmp_1_i = fsub float %spot_price_0, %o_a_0_strike_price

ST_40: tmp_2_i [1/4] 8.59ns
_ifconv:1  %tmp_2_i = fsub float %o_a_0_strike_price, %spot_price_0


 <State 41>: 1.15ns
ST_41: o_v_0_value [1/1] 1.15ns
_ifconv:2  %o_v_0_value = select i1 %tmp_5, float %tmp_1_i, float %tmp_2_i


 <State 42>: 8.59ns
ST_42: result_0_1 [4/4] 8.59ns
_ifconv:3  %result_0_1 = fadd float %result_0, %o_v_0_value

ST_42: tmp_9 [3/3] 8.43ns
_ifconv:4  %tmp_9 = fmul float %o_v_0_value, %o_v_0_value


 <State 43>: 8.59ns
ST_43: result_0_1 [3/4] 8.59ns
_ifconv:3  %result_0_1 = fadd float %result_0, %o_v_0_value

ST_43: tmp_9 [2/3] 8.43ns
_ifconv:4  %tmp_9 = fmul float %o_v_0_value, %o_v_0_value


 <State 44>: 8.59ns
ST_44: result_0_1 [2/4] 8.59ns
_ifconv:3  %result_0_1 = fadd float %result_0, %o_v_0_value

ST_44: tmp_9 [1/3] 8.43ns
_ifconv:4  %tmp_9 = fmul float %o_v_0_value, %o_v_0_value


 <State 45>: 8.59ns
ST_45: result_0_1 [1/4] 8.59ns
_ifconv:3  %result_0_1 = fadd float %result_0, %o_v_0_value

ST_45: result_sqrd_0_1 [4/4] 8.59ns
_ifconv:5  %result_sqrd_0_1 = fadd float %result_sqrd_0, %tmp_9


 <State 46>: 8.59ns
ST_46: result_sqrd_0_1 [3/4] 8.59ns
_ifconv:5  %result_sqrd_0_1 = fadd float %result_sqrd_0, %tmp_9


 <State 47>: 8.59ns
ST_47: result_sqrd_0_1 [2/4] 8.59ns
_ifconv:5  %result_sqrd_0_1 = fadd float %result_sqrd_0, %tmp_9


 <State 48>: 8.59ns
ST_48: result_sqrd_0_1 [1/4] 8.59ns
_ifconv:5  %result_sqrd_0_1 = fadd float %result_sqrd_0, %tmp_9

ST_48: empty_3 [1/1] 0.00ns
_ifconv:6  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str127, i32 %tmp_3)

ST_48: stg_174 [1/1] 0.00ns
_ifconv:7  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
