{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736608119630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736608119638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 16:08:39 2025 " "Processing started: Sat Jan 11 16:08:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736608119638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608119638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shiftRegRev -c shiftRegRev " "Command: quartus_map --read_settings_files=on --write_settings_files=off shiftRegRev -c shiftRegRev" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608119638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736608120265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736608120265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregrev.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregrev.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRegRev " "Found entity 1: shiftRegRev" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736608129970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608129970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shiftRegRev " "Elaborating entity \"shiftRegRev\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736608129999 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "shiftRegRev.v(13) " "Verilog HDL Event Control error at shiftRegRev.v(13): mixed single- and double-edge expressions are not supported" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1736608130001 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q shiftRegRev.v(24) " "Verilog HDL Always Construct warning at shiftRegRev.v(24): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736608130001 "|shiftRegRev"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dir shiftRegRev.v(24) " "Verilog HDL Always Construct warning at shiftRegRev.v(24): variable \"dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736608130001 "|shiftRegRev"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TC shiftRegRev.v(24) " "Verilog HDL Always Construct warning at shiftRegRev.v(24): variable \"TC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736608130001 "|shiftRegRev"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "period_count shiftRegRev.v(27) " "Verilog HDL Always Construct warning at shiftRegRev.v(27): variable \"period_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736608130001 "|shiftRegRev"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q shiftRegRev.v(30) " "Verilog HDL Always Construct warning at shiftRegRev.v(30): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736608130002 "|shiftRegRev"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dir shiftRegRev.v(30) " "Verilog HDL Always Construct warning at shiftRegRev.v(30): variable \"dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736608130002 "|shiftRegRev"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dir shiftRegRev.v(35) " "Verilog HDL Always Construct warning at shiftRegRev.v(35): variable \"dir\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736608130002 "|shiftRegRev"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q shiftRegRev.v(37) " "Verilog HDL Always Construct warning at shiftRegRev.v(37): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736608130002 "|shiftRegRev"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q shiftRegRev.v(41) " "Verilog HDL Always Construct warning at shiftRegRev.v(41): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1736608130002 "|shiftRegRev"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q shiftRegRev.v(13) " "Verilog HDL Always Construct warning at shiftRegRev.v(13): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736608130002 "|shiftRegRev"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dir shiftRegRev.v(13) " "Verilog HDL Always Construct warning at shiftRegRev.v(13): inferring latch(es) for variable \"dir\", which holds its previous value in one or more paths through the always construct" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736608130002 "|shiftRegRev"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TC shiftRegRev.v(13) " "Verilog HDL Always Construct warning at shiftRegRev.v(13): inferring latch(es) for variable \"TC\", which holds its previous value in one or more paths through the always construct" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736608130002 "|shiftRegRev"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "period_count shiftRegRev.v(13) " "Verilog HDL Always Construct warning at shiftRegRev.v(13): inferring latch(es) for variable \"period_count\", which holds its previous value in one or more paths through the always construct" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1736608130002 "|shiftRegRev"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period_count\[0\] shiftRegRev.v(13) " "Inferred latch for \"period_count\[0\]\" at shiftRegRev.v(13)" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130002 "|shiftRegRev"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "period_count\[1\] shiftRegRev.v(13) " "Inferred latch for \"period_count\[1\]\" at shiftRegRev.v(13)" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130002 "|shiftRegRev"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TC shiftRegRev.v(13) " "Inferred latch for \"TC\" at shiftRegRev.v(13)" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130003 "|shiftRegRev"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dir shiftRegRev.v(13) " "Inferred latch for \"dir\" at shiftRegRev.v(13)" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130003 "|shiftRegRev"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] shiftRegRev.v(13) " "Inferred latch for \"Q\[0\]\" at shiftRegRev.v(13)" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130003 "|shiftRegRev"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] shiftRegRev.v(13) " "Inferred latch for \"Q\[1\]\" at shiftRegRev.v(13)" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130003 "|shiftRegRev"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] shiftRegRev.v(13) " "Inferred latch for \"Q\[2\]\" at shiftRegRev.v(13)" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130003 "|shiftRegRev"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] shiftRegRev.v(13) " "Inferred latch for \"Q\[3\]\" at shiftRegRev.v(13)" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130003 "|shiftRegRev"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] shiftRegRev.v(13) " "Inferred latch for \"Q\[4\]\" at shiftRegRev.v(13)" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130003 "|shiftRegRev"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] shiftRegRev.v(13) " "Inferred latch for \"Q\[5\]\" at shiftRegRev.v(13)" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130003 "|shiftRegRev"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] shiftRegRev.v(13) " "Inferred latch for \"Q\[6\]\" at shiftRegRev.v(13)" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130003 "|shiftRegRev"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] shiftRegRev.v(13) " "Inferred latch for \"Q\[7\]\" at shiftRegRev.v(13)" {  } { { "shiftRegRev.v" "" { Text "C:/Users/sauls/shiftRegRev/shiftRegRev.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130003 "|shiftRegRev"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736608130005 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736608130082 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jan 11 16:08:50 2025 " "Processing ended: Sat Jan 11 16:08:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736608130082 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736608130082 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736608130082 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130082 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 14 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 14 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736608130771 ""}
