$date
	Sat Oct 22 19:34:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#103986
b10101 &
b10101 %
1$
b10101 !
1"
#103987
0"
#103990
b1000000 &
b1000000 %
#103994
b100000 &
b100000 %
#103998
b10000 &
b10000 %
#104002
b1000 &
b1000 %
#104006
b100 &
b100 %
#104010
b10 &
b10 %
#104014
b1 &
1#
b1 %
#104018
b0 &
b0 %
0#
0$
#1052032
b10111 !
1"
#1052034
b10111 &
b10111 %
1$
#1052035
0"
#1052038
b1000110 &
b1000110 %
#1052042
b100011 &
b100011 %
#1052046
b1101010 &
b1101010 %
#1052050
b110101 &
b110101 %
#1052054
b10100000 &
b10100000 %
#1052058
b1010000 &
b1010000 %
#1052062
b101000 &
b101000 %
#1052066
b10100 &
b10100 %
#1052070
b1010 &
b1010 %
#1052074
b101 &
b101 %
#1052078
b10000 &
b10000 %
#1052082
b1000 &
b1000 %
#1052086
b100 &
b100 %
#1052090
b10 &
b10 %
#1052094
b1 &
1#
b1 %
#1052098
b0 &
b0 %
0#
0$
#2060518
b1000 &
b1000 %
1$
b1000 !
1"
#2060519
0"
#2060522
b100 &
b100 %
#2060526
b10 &
b10 %
#2060530
b1 &
b1 %
1#
#2060534
b0 &
0#
b0 %
0$
#4500012
