date_time,file,committer_name
Fri Sep 17 18:55:06 2021,makefile,Greg Martin
Fri Sep 17 18:55:06 2021,objects.mk,Greg Martin
Fri Sep 17 18:55:06 2021,sources.mk,Greg Martin
Fri Sep 17 18:55:06 2021,subdir.mk,Greg Martin
Fri Sep 17 18:55:06 2021,subdir.mk,Greg Martin
Fri Sep 17 18:55:06 2021,dbg.h,Greg Martin
Fri Sep 17 18:55:06 2021,flash.h,Greg Martin
Fri Sep 17 18:55:06 2021,hal_apb_i2cs.h,Greg Martin
Fri Sep 17 18:55:06 2021,udma_qspi_driver.h,Greg Martin
Fri Sep 17 18:55:06 2021,I2CProtocol.c,Greg Martin
Fri Sep 17 18:55:06 2021,I2CProtocol.h,Greg Martin
Fri Sep 17 18:55:06 2021,crc.c,Greg Martin
Fri Sep 17 18:55:06 2021,crc.h,Greg Martin
Fri Sep 17 18:55:06 2021,dbg.c,Greg Martin
Fri Sep 17 18:55:06 2021,hal_apb_i2cs.c,Greg Martin
Fri Sep 17 18:55:06 2021,main.c,Greg Martin
Fri Sep 17 18:55:06 2021,spi.c,Greg Martin
Fri Sep 17 18:55:06 2021,uart.c,Greg Martin
Fri Sep 17 18:55:06 2021,srec2verilog.py,Greg Martin
Fri Sep 17 18:55:06 2021,core-v-mcu.ld,Greg Martin
Fri Sep 17 18:55:06 2021,core-v-mcu2-rom.ld,Greg Martin
Fri Sep 17 18:55:06 2021,core-v-mcu-config.h,Greg Martin
Fri Sep 17 18:55:06 2021,crt0.S,Greg Martin
Fri Sep 17 18:55:06 2021,core-v-mcu.core,Greg Martin
Fri Sep 17 18:55:06 2021,apb_soc_ctrl.sv,Greg Martin
Fri Sep 17 18:55:06 2021,apb_soc_ctrl_reg_defs.csv,Greg Martin
Fri Sep 17 18:55:06 2021,a2_bootrom.sv,Greg Martin
Fri Sep 17 18:55:06 2021,l2_ram_multi_bank.sv,Greg Martin
Fri Sep 17 18:55:06 2021,soc_peripherals.sv,Greg Martin
Fri Sep 17 18:55:06 2021,eFPGA_wrapper.sv,Greg Martin
Fri Sep 17 18:55:06 2021,pulp_peripheral_defines.svh,Greg Martin
Fri Sep 17 18:55:06 2021,core_v_mcu_sim_ram.sv,Greg Martin
Fri Sep 17 18:55:06 2021,core_v_mcu_tb.sv,Greg Martin
Fri Sep 17 18:55:06 2021,boot.mem,Greg Martin
Fri Sep 17 18:55:06 2021,cli_sim.txt,Greg Martin
Fri Sep 17 18:55:06 2021,col0.mem,Greg Martin
Fri Sep 17 18:55:06 2021,col1.mem,Greg Martin
Fri Sep 17 18:55:06 2021,col2.mem,Greg Martin
Fri Sep 17 18:55:06 2021,col3.mem,Greg Martin
Fri Sep 17 18:55:06 2021,privateBank0.mem,Greg Martin
Fri Sep 17 18:55:06 2021,privateBank1.mem,Greg Martin
Fri Sep 17 18:55:06 2021,format-verible,Greg Martin
Fri Sep 17 18:55:06 2021,ioscript.py,Greg Martin
Fri Sep 24 21:12:50 2021,makefile,Greg Martin
Fri Sep 24 21:12:50 2021,objects.mk,Greg Martin
Fri Sep 24 21:12:50 2021,sources.mk,Greg Martin
Fri Sep 24 21:12:50 2021,subdir.mk,Greg Martin
Fri Sep 24 21:12:50 2021,subdir.mk,Greg Martin
Fri Sep 24 21:12:50 2021,core-v-mcu.ld,Greg Martin
Fri Sep 24 21:12:50 2021,core-v-mcu-config.h,Greg Martin
Fri Sep 24 21:12:50 2021,Makefile,Greg Martin
Fri Sep 24 21:12:50 2021,A2_Boot.srec,Greg Martin
Fri Sep 24 21:12:50 2021,A2_boot.map,Greg Martin
Fri Sep 24 21:12:50 2021,Makefile,Greg Martin
Fri Sep 24 21:12:50 2021,a2_bootrom.sv,Greg Martin
Fri Sep 24 21:12:50 2021,boot.mem,Greg Martin
Fri Sep 24 21:12:50 2021,spi.h,Greg Martin
Fri Sep 24 21:12:50 2021,main.c,Greg Martin
Fri Sep 24 21:12:50 2021,core-v-mcu.core,Greg Martin
Fri Sep 24 21:12:50 2021,xilinx_clk_mngr.tcl,Greg Martin
Fri Sep 24 21:12:50 2021,fpga_clk_gen.sv,Greg Martin
Fri Sep 24 21:12:50 2021,perdef.json,Greg Martin
Fri Sep 24 21:12:50 2021,pin-table.csv,Greg Martin
Fri Sep 24 21:12:50 2021,core-v-mcu.core,Greg Martin
Fri Sep 24 21:12:50 2021,soc_clk_rst_gen.sv,Greg Martin
Fri Sep 24 21:12:50 2021,core_v_mcu.sv,Greg Martin
Fri Sep 24 21:12:50 2021,pad_control.sv,Greg Martin
Fri Sep 24 21:12:50 2021,soc_domain.sv,Greg Martin
Fri Sep 24 21:12:50 2021,pulp_peripheral_defines.svh,Greg Martin
Fri Sep 24 21:12:50 2021,clk_gen.sv,Greg Martin
Fri Sep 24 21:12:50 2021,verilatorBoot.mem,Greg Martin
Fri Sep 24 21:12:50 2021,ioscript.py,Greg Martin
Mon Sep 27 14:00:18 2021,core_v_mcu.sv,Greg Martin
Mon Sep 27 14:00:18 2021,ioscript.py,Greg Martin
Tue Sep 28 12:35:38 2021,ioscript.py,Greg Martin
Wed Sep 29  3:11:55 2021,makefile,Greg Martin
Wed Sep 29  3:11:55 2021,objects.mk,Greg Martin
Wed Sep 29  3:11:55 2021,sources.mk,Greg Martin
Wed Sep 29  3:11:55 2021,subdir.mk,Greg Martin
Wed Sep 29  3:11:55 2021,subdir.mk,Greg Martin
Wed Sep 29  3:11:55 2021,dbg.h,Greg Martin
Wed Sep 29  3:11:55 2021,flash.h,Greg Martin
Wed Sep 29  3:11:55 2021,hal_apb_i2cs.h,Greg Martin
Wed Sep 29  3:11:55 2021,udma_qspi_driver.h,Greg Martin
Wed Sep 29  3:11:55 2021,I2CProtocol.c,Greg Martin
Wed Sep 29  3:11:55 2021,I2CProtocol.h,Greg Martin
Wed Sep 29  3:11:55 2021,crc.c,Greg Martin
Wed Sep 29  3:11:55 2021,crc.h,Greg Martin
Wed Sep 29  3:11:55 2021,dbg.c,Greg Martin
Wed Sep 29  3:11:55 2021,hal_apb_i2cs.c,Greg Martin
Wed Sep 29  3:11:55 2021,main.c,Greg Martin
Wed Sep 29  3:11:55 2021,spi.c,Greg Martin
Wed Sep 29  3:11:55 2021,uart.c,Greg Martin
Wed Sep 29  3:11:55 2021,srec2verilog.py,Greg Martin
Wed Sep 29  3:11:55 2021,core-v-mcu.ld,Greg Martin
Wed Sep 29  3:11:55 2021,core-v-mcu2-rom.ld,Greg Martin
Wed Sep 29  3:11:55 2021,core-v-mcu-config.h,Greg Martin
Wed Sep 29  3:11:55 2021,crt0.S,Greg Martin
Mon Oct  4 13:58:10 2021,Makefile,Greg Martin
Mon Oct  4 13:58:10 2021,.gitignore,Greg Martin
Mon Oct  4 13:58:10 2021,A2_Boot.srec,Greg Martin
Mon Oct  4 13:58:10 2021,A2_boot.map,Greg Martin
Mon Oct  4 13:58:10 2021,I2CProtocol.c,Greg Martin
Mon Oct  4 13:58:10 2021,Makefile,Greg Martin
Mon Oct  4 13:58:10 2021,a2_bootrom.sv,Greg Martin
Mon Oct  4 13:58:10 2021,core-v-mcu2-rom.ld,Greg Martin
Mon Oct  4 13:58:10 2021,crc.c,Greg Martin
Mon Oct  4 13:58:10 2021,crt0.S,Greg Martin
Mon Oct  4 13:58:10 2021,dbg.c,Greg Martin
Mon Oct  4 13:58:10 2021,hal_apb_i2cs.c,Greg Martin
Mon Oct  4 13:58:10 2021,I2CProtocol.h,Greg Martin
Mon Oct  4 13:58:10 2021,crc.h,Greg Martin
Mon Oct  4 13:58:10 2021,dbg.h,Greg Martin
Mon Oct  4 13:58:10 2021,flash.h,Greg Martin
Mon Oct  4 13:58:10 2021,hal_apb_i2cs.h,Greg Martin
Mon Oct  4 13:58:10 2021,spi.h,Greg Martin
Mon Oct  4 13:58:10 2021,udma_qspi_driver.h,Greg Martin
Mon Oct  4 13:58:10 2021,main.c,Greg Martin
Mon Oct  4 13:58:10 2021,spi.c,Greg Martin
Mon Oct  4 13:58:10 2021,srec2verilog.py,Greg Martin
Mon Oct  4 13:58:10 2021,uart.c,Greg Martin
Mon Oct  4 13:58:10 2021,core-v-mcu.core,Greg Martin
Mon Oct  4 13:58:10 2021,xilinx_clk_mngr.tcl,Greg Martin
Mon Oct  4 13:58:10 2021,DW02_mac.sv,Greg Martin
Mon Oct  4 13:58:10 2021,fpga_clk_gen.sv,Greg Martin
Mon Oct  4 13:58:10 2021,sram512x64.v,Greg Martin
Mon Oct  4 13:58:10 2021,perdef.json,Greg Martin
Mon Oct  4 13:58:10 2021,pin-table.csv,Greg Martin
Mon Oct  4 13:58:10 2021,apb_soc_ctrl.sv,Greg Martin
Mon Oct  4 13:58:10 2021,core-v-mcu.core,Greg Martin
Mon Oct  4 13:58:10 2021,apb_soc_ctrl_reg_defs.csv,Greg Martin
Mon Oct  4 13:58:10 2021,a2_bootrom.sv,Greg Martin
Mon Oct  4 13:58:10 2021,l2_ram_multi_bank.sv,Greg Martin
Mon Oct  4 13:58:10 2021,soc_clk_rst_gen.sv,Greg Martin
Mon Oct  4 13:58:10 2021,soc_peripherals.sv,Greg Martin
Mon Oct  4 13:58:10 2021,core_v_mcu.sv,Greg Martin
Mon Oct  4 13:58:10 2021,pad_control.sv,Greg Martin
Mon Oct  4 13:58:10 2021,soc_domain.sv,Greg Martin
Mon Oct  4 13:58:10 2021,A2_design.sv,Greg Martin
Mon Oct  4 13:58:10 2021,a2_math_unit.sv,Greg Martin
Mon Oct  4 13:58:10 2021,eFPGA_wrapper.sv,Greg Martin
Mon Oct  4 13:58:10 2021,efpga.core,Greg Martin
Mon Oct  4 13:58:10 2021,mac_16bit.v,Greg Martin
Mon Oct  4 13:58:10 2021,mac_32bit.v,Greg Martin
Mon Oct  4 13:58:10 2021,mac_4bit.v,Greg Martin
Mon Oct  4 13:58:10 2021,mac_8bit.v,Greg Martin
Mon Oct  4 13:58:10 2021,mac_array.v,Greg Martin
Mon Oct  4 13:58:10 2021,math_block.v,Greg Martin
Mon Oct  4 13:58:10 2021,tpram_wrap.v,Greg Martin
Mon Oct  4 13:58:10 2021,pulp_peripheral_defines.svh,Greg Martin
Mon Oct  4 13:58:10 2021,clk_gen.sv,Greg Martin
Mon Oct  4 13:58:10 2021,core_v_mcu_sim_ram.sv,Greg Martin
Mon Oct  4 13:58:10 2021,sram512x64.v,Greg Martin
Mon Oct  4 13:58:10 2021,top1_wrapper.sv,Greg Martin
Mon Oct  4 13:58:10 2021,openhwgroup_cv32e40p.lock.hjson,Greg Martin
Mon Oct  4 13:58:10 2021,CITATION.cff,Greg Martin
Mon Oct  4 13:58:10 2021,README.md,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_apu_tracer.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_core_log.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_instr_trace.svh,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_sim_clock_gate.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_tracer.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_wrapper.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_tracer_pkg.sv,Greg Martin
Mon Oct  4 13:58:10 2021,apu.rst,Greg Martin
Mon Oct  4 13:58:10 2021,core_versions.rst2,Greg Martin
Mon Oct  4 13:58:10 2021,instruction_fetch.rst,Greg Martin
Mon Oct  4 13:58:10 2021,instruction_set_extensions.rst,Greg Martin
Mon Oct  4 13:58:10 2021,intro.rst,Greg Martin
Mon Oct  4 13:58:10 2021,load_store_unit.rst,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_aligner.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_alu.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_alu_div.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_apu_disp.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_compressed_decoder.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_core.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_cs_registers.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_decoder.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_ex_stage.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_ff_one.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_fifo.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_hwloop_regs.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_id_stage.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_if_stage.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_int_controller.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_load_store_unit.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_mult.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_obi_interface.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_pmp.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_popcnt.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_prefetch_buffer.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_prefetch_controller.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_register_file_ff.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_register_file_latch.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_sleep_unit.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_apu_core_pkg.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_fpu_pkg.sv,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_pkg.sv,Greg Martin
Mon Oct  4 13:58:10 2021,README.md,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_lec_cmp.csh,Greg Martin
Mon Oct  4 13:58:10 2021,cv32e40p_lec_conformal.sh,Greg Martin
Mon Oct  4 13:58:10 2021,0001-Lint-with-Verilator.patch,Greg Martin
Mon Oct  4 13:58:10 2021,0001-vendor-cv32e40p-Re-vendor.patch,Greg Martin
Mon Oct  4 13:58:10 2021,core_v_mcu_tb.sv,Greg Martin
Mon Oct  4 13:58:10 2021,boot.mem,Greg Martin
Mon Oct  4 13:58:10 2021,cli_sim.txt,Greg Martin
Mon Oct  4 13:58:10 2021,col0.mem,Greg Martin
Mon Oct  4 13:58:10 2021,col1.mem,Greg Martin
Mon Oct  4 13:58:10 2021,col2.mem,Greg Martin
Mon Oct  4 13:58:10 2021,col3.mem,Greg Martin
Mon Oct  4 13:58:10 2021,privateBank0.mem,Greg Martin
Mon Oct  4 13:58:10 2021,privateBank1.mem,Greg Martin
Mon Oct  4 13:58:10 2021,verilatorBoot.mem,Greg Martin
Mon Oct  4 13:58:10 2021,wave.do,Greg Martin
Mon Oct  4 13:58:10 2021,format-verible,Greg Martin
Mon Oct  4 13:58:10 2021,ioscript.py,Greg Martin
Mon Oct  4 14:33:21 2021,core_v_mcu.sv,Greg Martin
Mon Oct  4 14:33:21 2021,pad_control.sv,Greg Martin
Mon Oct  4 14:33:21 2021,safe_domain.sv,Greg Martin
Mon Oct  4 14:33:21 2021,pulp_peripheral_defines.svh,Greg Martin
Mon Oct  4 14:33:21 2021,pulp_plaform_tech_cells_generic.core,Greg Martin
Mon Oct  4 14:33:21 2021,ioscript.py,Greg Martin
