

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/lrr/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_u0vbWp
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qiipyr"
Running: cat _ptx_qiipyr | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_UBAtWu
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_UBAtWu --output-file  /dev/null 2> _ptx_qiipyrinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qiipyr _ptx2_UBAtWu _ptx_qiipyrinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(43,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92032 (ipc=184.1) sim_rate=30677 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 07:38:36 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(21,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 230400 (ipc=230.4) sim_rate=57600 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 07:38:37 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(65,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1315,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1317,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1330,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1331,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1336,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1338,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1339,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1339,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1341,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1341,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1342,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1343,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1344,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1344,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1345,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1346,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1346,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1346,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1346,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1347,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1348,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1349,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1349,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1349,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1349,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1349,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1350,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1350,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1350,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1351,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1351,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1352,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1352,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1353,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1353,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1353,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1354,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1354,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1355,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1358,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1358,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1360,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1361,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1363,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1365,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1366,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1366,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1366,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1366,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1367,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1368,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1368,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1369,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1369,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1371,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1371,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1372,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1372,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1372,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1372,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1372,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1373,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1373,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1373,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1374,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1374,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1374,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1375,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1377,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1377,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1378,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1378,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1379,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1382,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1382,0), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1383,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1383,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1384,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1384,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1384,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1385,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1385,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1386,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1387,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1387,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1388,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1388,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1388,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1389,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1389,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1390,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1391,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1391,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1392,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1398,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1398,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1398,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1398,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1399,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1399,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1399,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1400,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1400,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1401,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1402,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1402,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1403,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1403,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1403,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1404,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1404,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1404,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1405,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1405,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1406,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1406,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1406,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1407,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1407,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1408,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1408,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1408,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1409,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1410,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1410,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1411,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1412,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1413,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1413,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1414,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1416,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1416,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1417,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1418,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1418,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1419,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1420,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1420,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1421,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1422,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1426,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1427,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1430,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1430,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1431,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1432,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1432,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1433,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1438,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1439,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(111,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(129,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(136,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1849,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1853,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1854,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1859,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1860,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1862,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1863,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1877,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1877,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1878,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1878,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1884,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1884,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1885,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1887,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1888,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1891,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1892,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1896,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1897,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1905,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1905,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1905,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1906,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1906,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1907,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1913,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1919,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1919,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1920,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1927,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1928,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1936,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1937,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1938,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1939,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1953,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1954,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1959,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1960,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1961,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1964,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1965,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1965,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1966,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1967,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1968,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1968,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1968,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1969,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1970,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1971,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1972,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1972,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1973,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1974,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1978,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1979,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1979,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1980,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1980,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1981,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1988,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1995,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1996,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1996,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 659920 (ipc=330.0) sim_rate=131984 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 07:38:38 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2000,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2001,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2003,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2004,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2007,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2011,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2011,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2012,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2012,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2012,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(2013,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2013,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2013,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2013,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2014,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2015,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2016,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2016,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2017,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2019,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2020,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2020,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2021,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2024,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(2025,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2027,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2028,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2028,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2028,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2029,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(2030,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2032,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2033,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2034,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2035,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2036,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2036,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(2037,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2039,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2040,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2040,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2041,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2043,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2044,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2047,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2048,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2051,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2052,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2055,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2056,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2062,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2063,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2063,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2064,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2071,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2072,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2075,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2076,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2082,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2083,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2084,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2084,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(2085,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(2085,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2085,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2085,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2085,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2086,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2086,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2087,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2090,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2090,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2091,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2091,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2092,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2092,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2100,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2104,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(216,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2110,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2112,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2118,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2120,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2128,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2128,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2135,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2135,0), 4 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(240,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2302,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2304,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2318,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2320,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2331,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2341,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2346,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2352,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2376,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2386,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2398,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2399,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2403,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2408,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2410,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2412,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2416,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2422,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2437,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2439,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2448,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2457,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2468,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2470,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2470,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2477,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2479,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2481,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2487,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2490,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2491,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2496,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2498,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2505,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2505,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2514,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2514,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2516,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2520,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2525,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2530,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2530,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2531,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2532,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2532,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2534,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2535,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2537,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2537,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2545,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2548,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2549,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2549,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2550,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2550,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2555,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2561,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2564,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2571,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2574,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2585,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2585,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2586,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2590,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2596,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2605,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2614,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2630,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2630,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2637,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 917518 (ipc=305.8) sim_rate=152919 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 07:38:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6006,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6007
gpu_sim_insn = 917736
gpu_ipc =     152.7778
gpu_tot_sim_cycle = 6007
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     152.7778
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 242
gpu_stall_icnt2sh    = 848
gpu_total_sim_rate=152956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6522
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[7]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[9]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[12]: Access = 120, Miss = 30, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3263
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6522
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3263
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3263
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3263
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7836	W0_Idle:19029	W0_Scoreboard:25796	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 85 
maxdqlatency = 0 
maxmflatency = 370 
averagemflatency = 280 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6006 
mrq_lat_table:264 	34 	40 	81 	49 	49 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	31 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	584 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	261 	229 	48 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1584         0      5988         0         0         0         0         0         0         0       997       969      1841      1860         0         0 
dram[1]:      1247         0         0         0         0         0         0         0         0         0      1003       994      1854      1843         0      4050 
dram[2]:         0         0         0      3174         0      1682         0         0         0      4385      1019       991      1847      1603         0         0 
dram[3]:         0         0         0      5182         0      4782         0         0         0         0      1010       976      1858      1891         0         0 
dram[4]:         0      3976         0         0         0      5579         0         0         0         0      1281      2588      1849      1879      3244         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0      1007       988      1878      1863      5653         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1037    none         126    none      none      none      none      none      none      none         296       301       277       268    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         296       327       279       284    none         261
dram[2]:     none      none      none         126    none         268    none      none      none         126       277       298       268       268    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         318       322       277       272    none      none  
dram[4]:     none         125    none      none      none         125    none      none      none      none         312       292       266       271       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         293       311       266       278       268    none  
maximum mf latency per bank:
dram[0]:        278         0       252         0         0         0         0         0         0         0       349       358       288       296         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       316       368       326       348         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       296       346       296       324         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       370       368       292       298         0         0
dram[4]:          0       251         0         0         0       251         0         0         0         0       323       351       292       304       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       336       364       283       317       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f3773c9c250 :  mf: uid= 34585, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (6004), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7928 n_nop=7733 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04617
n_activity=875 dram_eff=0.4183
bk0: 8a 7825i bk1: 0a 7924i bk2: 2a 7904i bk3: 0a 7925i bk4: 0a 7927i bk5: 0a 7928i bk6: 0a 7929i bk7: 0a 7929i bk8: 0a 7930i bk9: 0a 7930i bk10: 40a 7804i bk11: 44a 7684i bk12: 44a 7777i bk13: 44a 7751i bk14: 0a 7926i bk15: 0a 7926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.133073
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7928 n_nop=7736 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04692
n_activity=802 dram_eff=0.4638
bk0: 4a 7905i bk1: 0a 7925i bk2: 0a 7925i bk3: 0a 7926i bk4: 0a 7926i bk5: 0a 7926i bk6: 0a 7928i bk7: 0a 7929i bk8: 0a 7930i bk9: 0a 7931i bk10: 40a 7803i bk11: 44a 7687i bk12: 48a 7749i bk13: 44a 7671i bk14: 0a 7927i bk15: 6a 7903i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.26829
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7928 n_nop=7742 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04516
n_activity=750 dram_eff=0.4773
bk0: 0a 7927i bk1: 0a 7929i bk2: 0a 7929i bk3: 2a 7906i bk4: 0a 7928i bk5: 2a 7912i bk6: 0a 7928i bk7: 0a 7929i bk8: 0a 7930i bk9: 2a 7907i bk10: 40a 7794i bk11: 44a 7685i bk12: 44a 7765i bk13: 42a 7705i bk14: 0a 7926i bk15: 0a 7926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.169778
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7928 n_nop=7748 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.0439
n_activity=702 dram_eff=0.4957
bk0: 0a 7926i bk1: 0a 7927i bk2: 0a 7929i bk3: 2a 7906i bk4: 0a 7928i bk5: 2a 7906i bk6: 0a 7928i bk7: 0a 7929i bk8: 0a 7930i bk9: 0a 7930i bk10: 40a 7806i bk11: 44a 7691i bk12: 44a 7801i bk13: 40a 7757i bk14: 0a 7925i bk15: 0a 7925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.169273
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7928 n_nop=7725 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04793
n_activity=954 dram_eff=0.3983
bk0: 0a 7924i bk1: 2a 7903i bk2: 0a 7924i bk3: 0a 7927i bk4: 0a 7928i bk5: 2a 7907i bk6: 0a 7929i bk7: 0a 7931i bk8: 0a 7933i bk9: 0a 7934i bk10: 48a 7732i bk11: 46a 7647i bk12: 44a 7778i bk13: 40a 7768i bk14: 4a 7904i bk15: 0a 7923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.171039
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7928 n_nop=7749 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.0439
n_activity=708 dram_eff=0.4915
bk0: 0a 7925i bk1: 0a 7926i bk2: 0a 7926i bk3: 0a 7926i bk4: 0a 7927i bk5: 0a 7927i bk6: 0a 7928i bk7: 0a 7929i bk8: 0a 7932i bk9: 0a 7932i bk10: 44a 7791i bk11: 44a 7679i bk12: 44a 7801i bk13: 40a 7748i bk14: 2a 7909i bk15: 0a 7924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.223007

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 219
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 97
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 316
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 213
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.7273
	minimum = 6
	maximum = 50
Network latency average = 10.5403
	minimum = 6
	maximum = 39
Slowest packet = 14
Flit latency average = 9.64562
	minimum = 6
	maximum = 35
Slowest flit = 820
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00734945
	minimum = 0.00549359 (at node 12)
	maximum = 0.0128184 (at node 15)
Accepted packet rate average = 0.00734945
	minimum = 0.00549359 (at node 12)
	maximum = 0.0128184 (at node 15)
Injected flit rate average = 0.0213825
	minimum = 0.00549359 (at node 12)
	maximum = 0.0571 (at node 15)
Accepted flit rate average= 0.0213825
	minimum = 0.00699184 (at node 19)
	maximum = 0.0439487 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 50 (1 samples)
Network latency average = 10.5403 (1 samples)
	minimum = 6 (1 samples)
	maximum = 39 (1 samples)
Flit latency average = 9.64562 (1 samples)
	minimum = 6 (1 samples)
	maximum = 35 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00734945 (1 samples)
	minimum = 0.00549359 (1 samples)
	maximum = 0.0128184 (1 samples)
Accepted packet rate average = 0.00734945 (1 samples)
	minimum = 0.00549359 (1 samples)
	maximum = 0.0128184 (1 samples)
Injected flit rate average = 0.0213825 (1 samples)
	minimum = 0.00549359 (1 samples)
	maximum = 0.0571 (1 samples)
Accepted flit rate average = 0.0213825 (1 samples)
	minimum = 0.00699184 (1 samples)
	maximum = 0.0439487 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 152956 (inst/sec)
gpgpu_simulation_rate = 1001 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6007)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,6007)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,6007)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,6007)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,6007)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,6007)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,6007)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(3,0,0) tid=(236,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(47,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(40,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (428,6007), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(429,6007)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (430,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (430,6007), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(431,6007)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(431,6007)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (431,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (431,6007), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(432,6007)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(432,6007)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (433,6007), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(434,6007)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (434,6007), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(435,6007)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (435,6007), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(436,6007)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (440,6007), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(441,6007)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (445,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (445,6007), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(446,6007)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(446,6007)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (446,6007), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(447,6007)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (447,6007), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(448,6007)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (451,6007), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(452,6007)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (452,6007), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(453,6007)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (453,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (453,6007), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(454,6007)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(454,6007)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(97,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (461,6007), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(462,6007)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (464,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (464,6007), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(465,6007)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(465,6007)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (467,6007), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(468,6007)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (473,6007), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(474,6007)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (475,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (475,6007), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(476,6007)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(476,6007)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (477,6007), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(478,6007)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (479,6007), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(480,6007)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (481,6007), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(482,6007)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (483,6007), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(484,6007)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (487,6007), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(488,6007)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (499,6007), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(500,6007)
GPGPU-Sim uArch: cycles simulated: 6507  inst.: 1237290 (ipc=639.1) sim_rate=176755 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 07:38:40 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (500,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (500,6007), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(501,6007)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(502,6007)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (502,6007), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(503,6007)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (507,6007), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(508,6007)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (508,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (508,6007), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(509,6007)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(510,6007)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (511,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (511,6007), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(512,6007)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(513,6007)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (513,6007), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(514,6007)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (517,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (517,6007), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(518,6007)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(519,6007)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (519,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (519,6007), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(520,6007)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(520,6007)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (522,6007), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(523,6007)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (524,6007), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(525,6007)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (536,6007), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(537,6007)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (540,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (540,6007), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(541,6007)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(542,6007)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (542,6007), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(543,6007)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (544,6007), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(545,6007)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,6007), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,6007)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (556,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (556,6007), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(557,6007)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(558,6007)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (558,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (558,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (558,6007), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(559,6007)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(560,6007)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,6007)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (563,6007), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(564,6007)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (566,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (566,6007), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(567,6007)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(568,6007)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (570,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (570,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (570,6007), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(571,6007)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(572,6007)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(573,6007)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (576,6007), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(577,6007)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (578,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (578,6007), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(579,6007)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(580,6007)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,6007), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,6007)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(133,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (587,6007), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(588,6007)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (588,6007), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(589,6007)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (589,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (589,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (589,6007), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(590,6007)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(591,6007)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(592,6007)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (593,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (593,6007), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(594,6007)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(595,6007)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (595,6007), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(596,6007)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (599,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (599,6007), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(600,6007)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (600,6007), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(601,6007)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(601,6007)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (602,6007), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(603,6007)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (607,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (607,6007), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(608,6007)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(609,6007)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (612,6007), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(613,6007)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (615,6007), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(616,6007)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (626,6007), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(627,6007)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (637,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (637,6007), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(638,6007)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(639,6007)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (643,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (643,6007), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(644,6007)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(645,6007)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(137,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (770,6007), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(771,6007)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (787,6007), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(788,6007)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (804,6007), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(805,6007)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (806,6007), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(807,6007)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (819,6007), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(820,6007)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(175,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (826,6007), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(827,6007)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (850,6007), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(851,6007)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (853,6007), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(854,6007)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (854,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (854,6007), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(855,6007)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(856,6007)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (858,6007), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(859,6007)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (861,6007), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(862,6007)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (865,6007), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(866,6007)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (870,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (870,6007), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(871,6007)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(872,6007)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (873,6007), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(874,6007)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (874,6007), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(875,6007)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (876,6007), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(877,6007)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (877,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (877,6007), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(878,6007)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(878,6007)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (885,6007), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(886,6007)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (888,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (888,6007), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(889,6007)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(889,6007)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (893,6007), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(894,6007)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (897,6007), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(898,6007)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (901,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (901,6007), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(902,6007)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(902,6007)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (915,6007), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(916,6007)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (917,6007), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(918,6007)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (929,6007), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(930,6007)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (940,6007), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(941,6007)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (944,6007), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(945,6007)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (953,6007), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(954,6007)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (954,6007), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(955,6007)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (955,6007), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(956,6007)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (957,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (957,6007), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(958,6007)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(959,6007)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(183,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (965,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (965,6007), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(966,6007)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (966,6007), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(967,6007)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(967,6007)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (967,6007), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(968,6007)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (972,6007), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(973,6007)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (983,6007), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(984,6007)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (985,6007), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(986,6007)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (992,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (992,6007), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(993,6007)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (993,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (993,6007), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(994,6007)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(994,6007)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (994,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (994,6007), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(995,6007)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(995,6007)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(996,6007)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (997,6007), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(998,6007)
GPGPU-Sim uArch: cycles simulated: 7007  inst.: 1601898 (ipc=684.2) sim_rate=177988 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 07:38:42 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1004,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1004,6007), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1005,6007)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1006,6007)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1008,6007), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1009,6007)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1010,6007), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1011,6007)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1019,6007), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1020,6007)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1025,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1025,6007), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1026,6007)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1027,6007)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1033,6007), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1034,6007)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1038,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1038,6007), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1039,6007)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1040,6007)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1045,6007), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1046,6007)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1049,6007), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1050,6007)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1059,6007), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1060,6007)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1075,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1075,6007), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1076,6007)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1076,6007)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1078,6007), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1079,6007)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1086,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1086,6007), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1087,6007)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1088,6007)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(237,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1089,6007), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1090,6007)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1093,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1093,6007), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1094,6007)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1095,6007)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1098,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1098,6007), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1099,6007)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1099,6007), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1100,6007)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1100,6007)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1100,6007), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1101,6007)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1103,6007), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1104,6007)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1105,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1105,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1105,6007), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1106,6007)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1106,6007)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1119,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1133,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1141,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1147,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1147,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1161,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1169,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1177,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1178,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1194,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1211,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1214,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1216,6007), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(239,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1223,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1230,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1239,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1240,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1240,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1241,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1241,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1247,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1247,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1250,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1254,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1262,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1263,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1266,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1274,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1275,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1276,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1281,6007), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1281,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1281,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1287,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1288,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1299,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1304,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1304,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1310,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1311,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1322,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1325,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1329,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1333,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1337,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1338,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1339,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1341,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1342,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1344,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1353,6007), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1356,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1357,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1357,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1358,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1361,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1369,6007), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1373,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1378,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1396,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1396,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1398,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1405,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1410,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1412,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1413,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1416,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1420,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1425,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1427,6007), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1430,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1438,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1448,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1456,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1462,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1470,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1471,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1473,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1476,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1481,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 9007  inst.: 1835586 (ipc=305.9) sim_rate=183558 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 07:38:43 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3255,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3813,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4451,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4456,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4956,6007), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5522,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5538,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5807,6007), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5808
gpu_sim_insn = 919016
gpu_ipc =     158.2328
gpu_tot_sim_cycle = 11815
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     155.4593
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 242
gpu_stall_icnt2sh    = 1427
gpu_total_sim_rate=183675

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 975
	L1I_total_cache_miss_rate = 0.0258
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6522
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[1]: Access = 410, Miss = 143, Miss_rate = 0.349, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 86, Miss_rate = 0.270, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 326, Miss = 93, Miss_rate = 0.285, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[4]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[6]: Access = 310, Miss = 91, Miss_rate = 0.294, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 310, Miss = 87, Miss_rate = 0.281, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[9]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[10]: Access = 256, Miss = 62, Miss_rate = 0.242, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 326, Miss = 98, Miss_rate = 0.301, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[13]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[14]: Access = 388, Miss = 125, Miss_rate = 0.322, Pending_hits = 192, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1269
	L1D_total_cache_miss_rate = 0.2761
	L1D_total_cache_pending_hits = 3018
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3263
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 293
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3018
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1099
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3263
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36850
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 975
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6522
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3263
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1099
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3263
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3263
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8981	W0_Idle:41923	W0_Scoreboard:58149	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8792 {8:1099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 352 {8:44,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 149464 {136:1099,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5984 {136:44,}
maxmrqlatency = 85 
maxdqlatency = 0 
maxmflatency = 370 
averagemflatency = 216 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11814 
mrq_lat_table:388 	34 	63 	88 	50 	49 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	696 	604 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1321 	20 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	601 	453 	60 	0 	0 	0 	0 	2 	9 	34 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1584      3738      5988      4156         0         0         0      4435      2484      3646      2035      3172      1841      1860      1853      3406 
dram[1]:      1247         0         0         0      3994      2993         0      2520       966         0      1593       994      1854      1843      2610      4050 
dram[2]:         0      4938      4044      3174         0      2872         0      5504         0      4385      1019       991      1847      2503      2116      3660 
dram[3]:      1413      3332      2101      5182         0      4782      2653      3340      4541      4604      1010       976      1858      1996      2172      2512 
dram[4]:      3391      3976         0         0         0      5579      2847         0      4509      2941      1281      2588      1849      1879      3244      2606 
dram[5]:      1354      2438      2332      1779      2507      1560      3743      1471      3432      3304      1007       988      1878      1863      5653      2172 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1037       125       160       126    none      none      none         126       176       124       418       458       445       440       262       264
dram[1]:          0    none      none      none         126       126    none         201       268    none         454       499       417       446       272       373
dram[2]:     none         125       126       160    none         176    none         125    none         151       436       460       421       425       411       268
dram[3]:        268       125       124       160    none         197       127       124       126       267       480       507       433       408       261       261
dram[4]:        126       197    none      none      none         160       124    none         176       126       723       419       398       417       294       309
dram[5]:        271       147       126       268       124       268       126       268       125       126       460       483       425       424       306       261
maximum mf latency per bank:
dram[0]:        278       251       252       252         0         0         0       252       268       252       349       358       288       296       268       270
dram[1]:          0         0         0         0       252       252         0       277       268         0       316       368       326       348       272       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       296       346       296       324       268       268
dram[3]:        268       251       251       252         0       251       254       252       252       267       370       368       292       298       268       268
dram[4]:        252       251         0         0         0       251       252         0       268       252       323       351       292       304       268       268
dram[5]:        271       251       252       268       252       268       252       268       251       252       336       364       283       317       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15594 n_nop=15345 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02873
n_activity=1357 dram_eff=0.3301
bk0: 8a 15489i bk1: 2a 15566i bk2: 4a 15554i bk3: 2a 15565i bk4: 0a 15593i bk5: 0a 15596i bk6: 0a 15597i bk7: 2a 15564i bk8: 4a 15546i bk9: 4a 15557i bk10: 42a 15433i bk11: 46a 15305i bk12: 46a 15437i bk13: 44a 15418i bk14: 6a 15569i bk15: 4a 15568i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0729127
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15594 n_nop=15363 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02745
n_activity=1170 dram_eff=0.3658
bk0: 4a 15571i bk1: 0a 15592i bk2: 0a 15593i bk3: 0a 15595i bk4: 2a 15572i bk5: 2a 15568i bk6: 0a 15595i bk7: 6a 15516i bk8: 2a 15575i bk9: 0a 15592i bk10: 42a 15431i bk11: 44a 15351i bk12: 50a 15401i bk13: 46a 15333i bk14: 2a 15570i bk15: 10a 15560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.139733
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15594 n_nop=15352 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02796
n_activity=1366 dram_eff=0.3192
bk0: 0a 15593i bk1: 2a 15574i bk2: 2a 15572i bk3: 4a 15557i bk4: 0a 15595i bk5: 4a 15545i bk6: 0a 15594i bk7: 2a 15572i bk8: 0a 15595i bk9: 12a 15468i bk10: 40a 15457i bk11: 44a 15350i bk12: 46a 15405i bk13: 46a 15314i bk14: 2a 15573i bk15: 2a 15573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0899064
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15594 n_nop=15345 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02924
n_activity=1356 dram_eff=0.3363
bk0: 2a 15576i bk1: 2a 15560i bk2: 4a 15557i bk3: 4a 15555i bk4: 0a 15593i bk5: 2a 15573i bk6: 2a 15570i bk7: 4a 15552i bk8: 2a 15572i bk9: 2a 15578i bk10: 42a 15442i bk11: 44a 15355i bk12: 46a 15465i bk13: 44a 15368i bk14: 8a 15560i bk15: 10a 15556i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0881749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f376854e9b0 :  mf: uid= 60593, sid01:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11812), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15594 n_nop=15333 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03065
n_activity=1482 dram_eff=0.3225
bk0: 2a 15566i bk1: 2a 15567i bk2: 0a 15589i bk3: 0a 15593i bk4: 0a 15595i bk5: 4a 15561i bk6: 4a 15561i bk7: 0a 15598i bk8: 4a 15549i bk9: 2a 15576i bk10: 50a 15368i bk11: 48a 15295i bk12: 44a 15443i bk13: 46a 15422i bk14: 16a 15547i bk15: 6a 15565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0893934
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15594 n_nop=15345 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02911
n_activity=1454 dram_eff=0.3122
bk0: 2a 15574i bk1: 6a 15541i bk2: 2a 15570i bk3: 2a 15575i bk4: 4a 15556i bk5: 2a 15578i bk6: 2a 15572i bk7: 2a 15579i bk8: 2a 15575i bk9: 2a 15575i bk10: 46a 15427i bk11: 44a 15342i bk12: 44a 15465i bk13: 42a 15409i bk14: 8a 15515i bk15: 8a 15560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.115942

========= L2 cache stats =========
L2_cache_bank[0]: Access = 138, Miss = 55, Miss_rate = 0.399, Pending_hits = 6, Reservation_fails = 219
L2_cache_bank[1]: Access = 104, Miss = 52, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 120, Miss = 51, Miss_rate = 0.425, Pending_hits = 3, Reservation_fails = 97
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 107, Miss = 58, Miss_rate = 0.542, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 103, Miss = 54, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 100, Miss = 54, Miss_rate = 0.540, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1344
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4814
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 316
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 513
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 103
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 213
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5946
icnt_total_pkts_simt_to_mem=1530
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.74265
	minimum = 6
	maximum = 36
Network latency average = 9.04412
	minimum = 6
	maximum = 30
Slowest packet = 1382
Flit latency average = 8.00649
	minimum = 6
	maximum = 26
Slowest flit = 5200
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00953984
	minimum = 0.00516529 (at node 10)
	maximum = 0.0182507 (at node 23)
Accepted packet rate average = 0.00953984
	minimum = 0.00516529 (at node 10)
	maximum = 0.0182507 (at node 23)
Injected flit rate average = 0.0255586
	minimum = 0.00516529 (at node 10)
	maximum = 0.052686 (at node 23)
Accepted flit rate average= 0.0255586
	minimum = 0.00878099 (at node 19)
	maximum = 0.0538912 (at node 14)
Injected packet length average = 2.67914
Accepted packet length average = 2.67914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.735 (2 samples)
	minimum = 6 (2 samples)
	maximum = 43 (2 samples)
Network latency average = 9.79219 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Flit latency average = 8.82605 (2 samples)
	minimum = 6 (2 samples)
	maximum = 30.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00844465 (2 samples)
	minimum = 0.00532944 (2 samples)
	maximum = 0.0155345 (2 samples)
Accepted packet rate average = 0.00844465 (2 samples)
	minimum = 0.00532944 (2 samples)
	maximum = 0.0155345 (2 samples)
Injected flit rate average = 0.0234705 (2 samples)
	minimum = 0.00532944 (2 samples)
	maximum = 0.054893 (2 samples)
Accepted flit rate average = 0.0234705 (2 samples)
	minimum = 0.00788642 (2 samples)
	maximum = 0.04892 (2 samples)
Injected packet size average = 2.77934 (2 samples)
Accepted packet size average = 2.77934 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State
