<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="D:/work/Projects/FPGA_prj/uni/uni/test1_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
            <top_module name="test1" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/test1/a" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">a</obj_property>
      <obj_property name="ObjectShortName">a</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/b" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">b</obj_property>
      <obj_property name="ObjectShortName">b</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/c" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">c</obj_property>
      <obj_property name="ObjectShortName">c</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/wire" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">wire</obj_property>
      <obj_property name="ObjectShortName">wire</obj_property>
   </wvobject>
   <wvobject fp_name="/test1/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
</wave_config>
