---
layout: post
title:  "[Verilog] Verilog Basics"
date:   2025-05-22 10:00:00 +0900
image: 
  path: /images/blog_logo_1600x600.jpg
  thumbnail: /images/blog_logo_1600x600.jpg
categories: LINUX Certification
author: VINI
tag: Verilog
--- 


## Verilog HDL

---
- HDL description : ë‚´ê°€ ì‘ì„±í•œ ì½”ë“œ
    <img src="/images/Verilog/image.png" width="49%">

- library : ê° ê²Œì´íŠ¸ì— ëŒ€í•œ ë¼ì´ë¸ŒëŸ¬ë¦¬
- Constrain : í•´ë‹¹ ëª¨ë“ˆì´ siliconì—ì„œ ì°¨ì§€í•  Area, timing, power, testability

## Module

---

- Systems & Circuit/logic Designs are represented as **module** unit in Verilog HDL
    - Module ì€ Cì—ì„œ í•¨ìˆ˜ ì •ë„ì˜ ìœ„ì¹˜
    - ê° Moduleë¼ë¦¬ëŠ” Signalë¡œ ì—°ê²° ë¨
- **Structure of Module**
    
    <img src="/images/Verilog/image 1.png" width="49%">
    
- **Name of a Module**
    - Start with letter or underscre
    - `$`, `_` , `letter`, `digit` can be used
- comment : `//(í•œì¤„)` , `/* (ë¸”ëŸ­) */`
- Description : í˜‘ì—… ì‹œ í•„ìˆ˜, ê°œì¸ ì‘ì—…ì‹œ ìˆìœ¼ë©´ ì¢‹ìŒ (ê°œë°œì´ë‚˜ í•˜ê³  ë³´ì‹­ì‡¼)
- Module interface
    
    <img src="/images/Verilog/image 2.png" width="49%">
    
    - ë‘êº¼ìš´ í™”ì‚´í‘œ = multibit, ì–‡ì€ê±° = single (ë‹¹ì—°)
    - outì¸ì§€ inì¸ì§€ direction ì§€ì •
    - multiì¸ ê²½ìš° [3:0]ê³¼ ê°™ì´ MSB, LSBìˆœìœ¼ë¡œ ì§€ì •
    - signal type(`wire` or `reg`)ë„ ì§€ì •í•´ì¤˜ì•¼ í•˜ëŠ”ë° ì‚¬ì‹¤ ìœ„ì— ëª¨ë“ˆ ëª… ì´í›„ì˜ ê´„í˜¸ì—ì„œ ëª¨ë‘ í•´ê²°í•´ë„ ê´œì°®ìŒ
    - ë‹¤ì–‘í•œ port sig type ì§€ì • ë°©ë²•
        
    <img src="/images/Verilog/image 3.png" width="49%">
        

- **Different Type of Module BODY**
    - ì–´ë–¤ ì¶”ìƒí™” ë ˆë²¨ë¡œ ê²Œì´íŠ¸ë¥¼ ë¬˜ì‚¬í•˜ëŠëƒì— ë”°ë¼ ë‹¤ì–‘í•œ ë ˆë²¨ì˜ ì½”ë”© ë°©ë²•ì´ ì¡´ì¬í•¨
    - 4 to 1 Multiflexerë¥¼ ì˜ˆì‹œë¡œ ì‚´í´ë³´ë©´
        - Structural Style (ì œì¼ LOW)
            - physical circuitì„ ê·¸ëƒ¥ ìŠ¤íŠ¸ë ˆì‡í•˜ê²Œ ë§ë¡œ í‘œí˜„
                
                <img src="/images/Verilog/image 4.png" width="49%">
                
        - Dataflow Style
            - input signalì˜ transformtationìœ¼ë¡œ outputì„ ë¬˜ì‚¬
                
                <img src="/images/Verilog/image 5.png" width="49%">
                
        - Behavioral Style
            - ì˜ˆìƒë˜ëŠ” í–‰ë™ì„ ë¬˜ì‚¬
            - ì œì¼ natural languageì— ê°€ê¹Œì›Œ ì¶”ìƒí™” ì •ë„ê°€ ê°€ì¥ ë†’ìŒ
                
                <img src="/images/Verilog/image 6.png" width="49%">
                

## Signals

---

- Available Values of Signals
    - Verilog ì‹œê·¸ë„ì€ 4ê°œë¿
        - 0 : logic zero or false condition
        - 1 : logic one or True Condition
        - X : interpreted â€˜0â€™ or â€˜1â€™ or â€˜Zâ€™ or in the state of change
        - Z : HIGH IMPEDANCE ë¬¼ë¦¬ì  cut off
- Classes of Signals
    Signalì˜ í´ë˜ìŠ¤ëŠ” ì—¬ëŸ¬ê°œê°€ ìˆëŠ”ë° ëª¨ë“ ê±¸ ì €ì¥í•˜ëŠ”ê±´ ë¶ˆê°€ëŠ¥ì´ë‹ˆ ì €ì¥ í•„ìš” ì—¬ë¶€ì— ë”°ë¼ ì‹œê·¸ë„ì˜ í´ë˜ìŠ¤ë¥¼ ë‚˜ëˆ”
    - Net
        - ê·¸ëƒ¥ ì†Œìê°„ì˜ ë¬¼ë¦¬ì  ì—°ê²°ì„ ë‚˜íƒ€ëƒ„
    - Register(Variable)
        - Cì—ì„œ ë³€ìˆ˜ì™€ ë™ì¼.
        - ìƒˆê±° í• ë‹¹í•˜ê¸° ì „ê¹Œì§€ëŠ” ìœ ì§€ì„
- NET signal type
    
    <img src="/images/Verilog/image 7.png" width="49%">
    
    - wire : single driver nets
    - tri : High impedanceê°€ ê°€ëŠ¥í•¨. triëŠ” nets with multiple sources
    - wand, wor = ë…¼ë¦¬í•©ì„± ë¶ˆê°€ â†’ ì‹œë®¬ë ˆì´ì…˜ìš©
- Scalar Signals And Vectors
    - Scalar
        - single wire connection â†’ single logical value at one time
        (e.g. `clock`)
    - Vectors (=Buses)
        - multiple-line signal â†’ complex values and codes can be sent and recieved ( e.g. `32-bit microprocessor`)
- Vector Specification
    - Vectorê°€ ê¸°ë³¸í˜•ì´ê³ , 
    Scalarê°€ special case of vector (MSB=LSBì¸ vector)
    - [-5 : 0] ë„ ë¬¸ë²•ì ìœ¼ë¡œëŠ” í—ˆìš©~
- External Signal
    - module ë‚´ë¶€ì—ì„œ ì •ì˜ëœ signalë“¤ì€ ì „ë¶€ internal signal
    - External Signalì€ module portsë¡œ ì •ì˜í•´ì•¼í•¨
    - module port
        - input
            - environmentì—ì„œ ëª¨ë“ˆì´ dataë¥¼ ì½ì–´ì˜´
            system ë‚´ë¶€ì˜ í¬íŠ¸ì— ì“°ëŠ” ê±´ ë¶ˆê°€ëŠ¥
        - output
            - dataê°€ ëª¨ë“ˆì—ì„œ environmentë¡œ ë³´ë‚´ì§
            systemì—ì„œ ì½ëŠ” ê±´ ë¶ˆê°€ëŠ¥
        - inout
            - ë‘˜ ë‹¤ ë¨. bi-directional

### A Structural View of System

---

**Module Instantiation**

- module provides a template
- module templateì—ì„œ objectë¥¼ ë§Œë“œëŠ” ê²ƒ : instantiation
ê°ê°ì˜ object = instance
- Cì–¸ì–´ì—ì„œ í•¨ìˆ˜ì²˜ëŸ¼ í•œ ëª¨ë“ˆì—ì„œ ë‹¤ë¥¸ ëª¨ë“ˆì„ í˜¸ì¶œ ê°€ëŠ¥
    
    <img src="/images/Verilog/image 8.png" width="49%">
    
- í˜¸ì¶œ(invoke)ì‹œ verilogê°€ ì•Œì•„ì„œ instanceë¥¼ ë§Œë“¦
ì´ë¦„ì€ ì§ì ‘ ì •í•´ì¤˜ì•¼ í•¨ (ì™œëƒ  ì—¬ëŸ¬ê°œ ë¶ˆëŸ¬ ì˜¬ ìˆ˜ë„ ìˆìë„ˆ~)
- **Port Connecting Rules**
    
    **module instantiation flexibility**ë¥¼ ìœ„í•´ì„œ outsideì™€ í¬íŠ¸ ì—°ê²° ì‹œ, Ruleì´ í•„ìš” 
    ëª¨ë“  í¬íŠ¸ëŠ” internal part ì™€ external partê°€ ì¡´ì¬
    
    <img src="/images/Verilog/image 9.png" width="49%">
    
    - **input port**
        
        **internal : `net`
        external : `net or reg`**
        
    - **inout** **port** : must be **`net** (**both**)`
    - **output** port
        
        **internal : `reg or net`
        external : `net`**
        
    - ë°›ëŠ” ìª½ = WIREë¼ê³  ìƒê°í•˜ë©´ ì¢‹ìŒ!!
- port maping
    - ordered port list
        - ë”°ë¡œ ì •ì˜ëœ ëª¨ë“ˆì„ ìƒˆë¡œ ë¶ˆëŸ¬ì™€ì„œ INSTANCEë¡œ ë§Œë“  í›„ ë¡œì»¬í¬íŠ¸ì™€ ì¸ìŠ¤í„´ìŠ¤ í¬íŠ¸ë¥¼ ë§µí•‘í•˜ëŠ” ë°©ë²•
        - ì›ë˜ ëª¨ë“ˆì˜ í¬íŠ¸ì •ì˜ ìˆœì„œëŒ€ë¡œ ë¡œì»¬ í¬íŠ¸ë¥¼ ëª…ì‹œí•˜ë©´ ë¨~ (C í•¨ìˆ˜ì™€ ìœ ì‚¬)
    - Connecting Ports by Name
        - ë¡œì»¬ í¬íŠ¸ëª…ì„ ì¸ìŠ¤í„´ìŠ¤ í¬íŠ¸ëª… ì˜†ì— ê´„í˜¸ë¥¼ ì—´ê³  í‘œì‹œ
        
        <img src="/images/Verilog/image 10.png" width="49%">
        
    - Unconnected Ports
        - ì•ˆ ì“°ê³  ì‹¶ì€ í¬íŠ¸ê°€ ìˆëŠ” ê²½ìš° ì¸ìŠ¤í„´ìŠ¤ ë¶ˆëŸ¬ì˜¬ ë•Œ í¬íŠ¸ë¥¼ ì•ˆ ì“°ë©´ ë¨!!
        name, order ëª¨ë‘ ë™ì¼!!

ë² ë¦´ë¡œê·¸ ê¸°ë³¸ ì œê³µ ëª¨ë“ˆ = ì¸ìŠ¤í„´ìŠ¤ëª… ì•ˆ ì¨ë„ ã„±ã…Š
ì§ì ‘ ë§Œë“  ëª¨ë“ˆ = ì¸ìŠ¤í„´ìŠ¤ëª… ëª…ì‹œ ê¼­!!

### Specification with Signal Transformation

---

**Posible Operand Types for Expression**

- Constant
    - literal : 23, 0.1, 2â€™b01
    - Named Constant : â€˜define A 10, parameter A=10;
        - parameter = ë¡œì»¬, define = ê¸€ë¡œë²Œ
- Signal
- Function call : f1(s)

<aside>
ğŸ“

**Integer Constant í‘œê¸° ë°©ë²•**

e.g)  2â€™b01

Verilogì˜ ìˆ«ì í‘œí˜„ ë°©ì‹ 2 = ë¹„íŠ¸ìˆ˜, b = binary, 01 = binary ìˆ«ì

| Value | Unsized Decimal Integer |
| --- | --- |
| size â€˜ base value | sized integer in a specific radix(base(ì§„ìˆ˜ìš”.. ì§„ìˆ˜)) |

| Base | Symbol | Legal Values |
| --- | --- | --- |
| unsigned binary | â€˜b | 0,1,x(X), z(Z), ?, _ |
| unsigned octal | â€˜o | 0-7, x(X), z(Z), ?, _ |
| unsigned decimal | â€˜d | 0-9,_ |
| unsigned hexadecimal | â€˜h | 0-f(F),  x(X), z(Z), ?, _ |
- singedì˜ ê²½ìš° â€˜sb, â€˜so, â€˜sd, â€˜sh ì´ì™¸ ë™ì¼
- **â€™bì™€ â€˜BëŠ” ë™ì¼**
- ? = Zì˜ ë‹¤ë¥¸ í‘œí˜„ ë°©ë²•
- underscoreëŠ” ë¬´ì‹œë¨. ONLY ì¸ê°„ì˜ ê°€ë…ì„± ë•Œë¬¸ì— ì”€(ì²¨ì—ëŠ” ëª»ì˜¨ë‹¨ë‹¤)
- ì‚¬ì´ì¦ˆë¥¼ ë„˜ì–´ê°€ëŠ” ìˆ˜ê°€ ë‹´ê¸°ë©´ ìƒìœ„ë¹„íŠ¸ ì§¤ë¦¼(ë‹¹ì—°â€¦)
</aside>

- Bit-Select and Part-Select
    - `reg [7:0] DataBus;` ë¼ê³  ì‹œê·¸ë„ì´ ì„ ì–¸ë˜ì—ˆì„ ë•Œ,
        
        **`DataBus [3];`** í˜¹ì€ **`DateBus[5:2];`** ì™€ ê°™ì€ ë°©ì‹ìœ¼ë¡œ ì„ íƒí•  ìˆ˜ ìˆìŒ
        
- Operator
    - Relational Operators
        - `<` , `>` , `<=` , `>=` ë“±ì„ ì´ìš©í•  ìˆ˜ ìˆìœ¼ë‚˜, X í˜¹ì€ Zê°€ í¬í•¨ëœ ê²½ìš° ëª¨ë‘ ì•Œìˆ˜ì—†ìŒ(X)ê°€ ë¨
        - `===` ,`!==`  ë¹„íŠ¸ ë‹¨ìœ„ë¡œ ë¹„êµí•¨ â†’ ë”°ë¼ì„œ `0xx0===0xx0` ì€ `1`
        - `==` ,`!=`  ê°’ì„ ë¹„êµ â†’ ë”°ë¼ì„œ Xë‚˜ Zê°€ ìˆëŠ” ê²½ìš° X
    - Bitwise Operators
        
        <img src="/images/Verilog/image 11.png" width="49%">
        <img src="/images/Verilog/image 12.png" width="49%">
        <img src="/images/Verilog/image 13.png" width="49%">
        
    - Shift Operators
        - `<<` , `>>`
            - e.ã…. regA << 3 ì„ í•˜ë©´ regAì˜ ë¹„íŠ¸ë“¤ì´ ì™¼ìª½ìœ¼ë¡œ 3ì¹¸ ì´ë™ í›„ ë¹ˆê³³ì€ 0ìœ¼ë¡œ ì±„ì›Œì§
            - `>>>` ì˜ ê²½ìš° ì™¼ìª½ìœ¼ë¡œ ì˜®ê¸°ê³  0ìœ¼ë¡œ ì±„ìš°ë˜, sign bitëŠ” ìœ ì§€
- Continous Assignment
    - ë…¼ë¦¬í•©ì„± ì•ˆ ë¨
    - assign #3 ChipOut = Switch;
        - #3 â‡’ delay 3
        - ChipOut â‡’ Targetìœ¼ë¡œ netë§Œ ê°€ëŠ¥
        - ìš°ë³€ì€ ì•”ë¼ë‚˜ ê°€ëŠ¥
- Conditional Assignment
    - ë…¼ë¦¬í•©ì„± ê°€ëŠ¥
        
        <img src="/images/Verilog/image 14.png" width="49%">
        
- Delay
    - #t ì™€ ê°™ì€ ë°©ì‹ìœ¼ë¡œ ì‚¬ìš©
    - ì‹¤ì œ íšŒë¡œì—ì„œ ë”œë ˆì´ë¥¼ ì›í•œë‹¤ë©´ íšŒë¡œë¥¼ í•©ì„±í•´ì•¼ í•¨
        
        â†’ ê³ ë¡œ ì˜¨ë¦¬ ì‹œë®¬ìš©
        
    - 1ë¡œ ë°”ë€Œì–´ì„œ ì–´ì‚¬ì¸ í•˜ë ¤ë‹¤ê°€ ë”œë ˆì´ ë™ì•ˆ ìš°ë³€ê°’ì´ ë°”ë€Œë©´ ì–´ì‚¬ì¸ ì•ˆí•¨ìš”

