`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: SHREYAS
// 
// Create Date: 08.07.2025 07:27:12
// Design Name:
// Module Name: alu_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comm9ents:
// 
//////////////////////////////////////////////////////////////////////////////////


module alu_4bit_tb();
reg [3:0] a, b;
reg clk, rst, en;
reg [2:0] opcode;
wire [5:0] out;
wire zero;
alu_4bit uut ( .a(a),.b(b),.clk(clk),.rst(rst),.en(en),.opcode(opcode),.out(out),.zero(zero) );
always #5 clk = ~clk;
initial begin
clk = 0;
rst = 1;
en = 0;
a = 4'd0;
b = 4'd0;
opcode = 3'b000;
#10 rst = 0; en = 1;
a = 4'd2; b = 4'd5; opcode = 3'b000; #10;
a = 4'd5; b = 4'd4; opcode = 3'b001; #10;
a = 4'd3; b = 4'd4; opcode = 3'b010; #10;
a = 4'b1111; b = 4'd2; opcode = 3'b011; #10;
a = 4'b0000; b = 4'd3; opcode = 3'b100; #10;
a = 4'b1100; b = 4'b1010; opcode = 3'b101; #10;
a = 4'b1000; b = 4'b1010; opcode = 3'b110; #10;
a = 4'b1100; b = 4'b0000; opcode = 3'b111; #10;
a = 4'd5; b = 4'd5; opcode = 3'b001; #10; 
$finish;
end
endmodule