<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Feb 19 20:57:52 2022" VIVADOVERSION="2021.2">

  <SYSTEMINFO ARCH="zynq" BOARD="www.digilentinc.com:pynq-z1:part0:1.0" DEVICE="7z020" NAME="INVERTER_BD" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="15" NAME="UDC" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_UDC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_u" PORT="DC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="VDC" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_VDC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_v" PORT="DC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="WDC" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_WDC">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_w" PORT="DC"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="PWM_SYSCLK" SIGIS="clk" SIGNAME="External_Ports_PWM_SYSCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_w" PORT="PCLK"/>
        <CONNECTION INSTANCE="pwm_gen_v" PORT="PCLK"/>
        <CONNECTION INSTANCE="pwm_gen_u" PORT="PCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_PWMCFG_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMCFG_arready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMCFG_arvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="S_AXI_PWMCFG_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMCFG_awready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMCFG_awvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMCFG_bready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_PWMCFG_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMCFG_bvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="S_AXI_PWMCFG_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMCFG_rready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="S_AXI_PWMCFG_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMCFG_rvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="S_AXI_PWMCFG_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="S_AXI_PWMCFG_wready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="S_AXI_PWMCFG_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="S_AXI_PWMCFG_wvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="axi_aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_axi_aresetn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="U_PWM_P" SIGIS="undef" SIGNAME="pwm_gen_u_OUTPUT_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_u" PORT="OUTPUT_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="U_PWM_N" SIGIS="undef" SIGNAME="pwm_gen_u_OUTPUT_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_u" PORT="OUTPUT_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="V_PWM_N" SIGIS="undef" SIGNAME="pwm_gen_v_OUTPUT_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_v" PORT="OUTPUT_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="V_PWM_P" SIGIS="undef" SIGNAME="pwm_gen_v_OUTPUT_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_v" PORT="OUTPUT_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="W_PWM_N" SIGIS="undef" SIGNAME="pwm_gen_w_OUTPUT_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_w" PORT="OUTPUT_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="W_PWM_P" SIGIS="undef" SIGNAME="pwm_gen_w_OUTPUT_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pwm_gen_w" PORT="OUTPUT_P"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_S_AXI_PWMCFG" DATAWIDTH="32" NAME="S_AXI_PWMCFG" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.0"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="S_AXI_PWMCFG_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="S_AXI_PWMCFG_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="S_AXI_PWMCFG_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="S_AXI_PWMCFG_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="S_AXI_PWMCFG_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="S_AXI_PWMCFG_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="S_AXI_PWMCFG_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="S_AXI_PWMCFG_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="S_AXI_PWMCFG_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="S_AXI_PWMCFG_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="S_AXI_PWMCFG_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="S_AXI_PWMCFG_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="S_AXI_PWMCFG_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="S_AXI_PWMCFG_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="S_AXI_PWMCFG_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="S_AXI_PWMCFG_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="S_AXI_PWMCFG_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="27" FULLNAME="/pwm_cfg_gpio" HWVERSION="2.0" INSTANCE="pwm_cfg_gpio" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_axi_gpio_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_axi_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="pwm_cfg_gpio_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="INVERTER_BD_imp" PORT="S_AXI_PWMCFG_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_gen_v" PORT="RSTN"/>
            <CONNECTION INSTANCE="pwm_gen_u" PORT="RSTN"/>
            <CONNECTION INSTANCE="pwm_gen_w" PORT="RSTN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_S_AXI_PWMCFG" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="INVERTER_BD_axi_aclk"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_gen_u" HWVERSION="1.0" INSTANCE="pwm_gen_u" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_generator" VLNV="xilinx.com:module_ref:pwm_generator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_pwm_generator_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="PCLK" SIGIS="undef" SIGNAME="External_Ports_PWM_SYSCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PWM_SYSCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PRD" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DC" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_UDC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UDC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DT" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="pwm_cfg_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUTPUT_P" SIGIS="undef" SIGNAME="pwm_gen_u_OUTPUT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="U_PWM_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUTPUT_N" SIGIS="undef" SIGNAME="pwm_gen_u_OUTPUT_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="U_PWM_N"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_gen_v" HWVERSION="1.0" INSTANCE="pwm_gen_v" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_generator" VLNV="xilinx.com:module_ref:pwm_generator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_pwm_generator_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="PCLK" SIGIS="undef" SIGNAME="External_Ports_PWM_SYSCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PWM_SYSCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PRD" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DC" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_VDC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VDC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DT" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="pwm_cfg_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUTPUT_P" SIGIS="undef" SIGNAME="pwm_gen_v_OUTPUT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="V_PWM_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUTPUT_N" SIGIS="undef" SIGNAME="pwm_gen_v_OUTPUT_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="V_PWM_N"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pwm_gen_w" HWVERSION="1.0" INSTANCE="pwm_gen_w" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pwm_generator" VLNV="xilinx.com:module_ref:pwm_generator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_pwm_generator_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="PCLK" SIGIS="undef" SIGNAME="External_Ports_PWM_SYSCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PWM_SYSCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="PRD" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DC" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_WDC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="WDC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DT" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="pwm_cfg_gpio_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUTPUT_P" SIGIS="undef" SIGNAME="pwm_gen_w_OUTPUT_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="W_PWM_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUTPUT_N" SIGIS="undef" SIGNAME="pwm_gen_w_OUTPUT_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="W_PWM_N"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_gen_v" PORT="PRD"/>
            <CONNECTION INSTANCE="pwm_gen_u" PORT="PRD"/>
            <CONNECTION INSTANCE="pwm_gen_w" PORT="PRD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="INVERTER_BD_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="16"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="pwm_cfg_gpio_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_cfg_gpio" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pwm_gen_v" PORT="DT"/>
            <CONNECTION INSTANCE="pwm_gen_w" PORT="DT"/>
            <CONNECTION INSTANCE="pwm_gen_u" PORT="DT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
