0.6
2018.2
Jun 14 2018
20:07:38
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sim_1/new/tb.v,1608217433,verilog,,,,tb,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Alu_control.v,1608216099,verilog,,,,Alu_control,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Clk_div.v,1608213606,verilog,,,,Clk_div,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/Controller.v,1608216280,verilog,,,,Controller,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/PC.v,1608268294,verilog,,,,PC,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/adder.v,1608213917,verilog,,,,adder,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/main_decoder.v,1608215482,verilog,,,,main_decoder,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/new/top.v,1608268355,verilog,,,,top,,,,,,,,
/home/wg/vivado_prj/CPU/lab2/rtl/display.v,1608124383,verilog,,,,display,,,,,,,,
