# RISCV-Pipelined-CPU
A simple CPU supporting multiple basic instructions, with branch predictor. Implemented with Verilog.
