$date
	Sat Sep 11 19:58:44 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fft4_test $end
$var wire 32 ! Xr7 [31:0] $end
$var wire 32 " Xr6 [31:0] $end
$var wire 32 # Xr5 [31:0] $end
$var wire 32 $ Xr4 [31:0] $end
$var wire 32 % Xr3 [31:0] $end
$var wire 32 & Xr2 [31:0] $end
$var wire 32 ' Xr1 [31:0] $end
$var wire 32 ( Xr0 [31:0] $end
$var wire 32 ) Xi7 [31:0] $end
$var wire 32 * Xi6 [31:0] $end
$var wire 32 + Xi5 [31:0] $end
$var wire 32 , Xi4 [31:0] $end
$var wire 32 - Xi3 [31:0] $end
$var wire 32 . Xi2 [31:0] $end
$var wire 32 / Xi1 [31:0] $end
$var wire 32 0 Xi0 [31:0] $end
$var reg 32 1 A0 [31:0] $end
$var reg 32 2 A1 [31:0] $end
$var reg 32 3 A2 [31:0] $end
$var reg 32 4 A3 [31:0] $end
$var reg 32 5 A4 [31:0] $end
$var reg 32 6 A5 [31:0] $end
$var reg 32 7 A6 [31:0] $end
$var reg 32 8 A7 [31:0] $end
$scope module f $end
$var wire 32 9 A0 [31:0] $end
$var wire 32 : A1 [31:0] $end
$var wire 32 ; A2 [31:0] $end
$var wire 32 < A3 [31:0] $end
$var wire 32 = A4 [31:0] $end
$var wire 32 > A5 [31:0] $end
$var wire 32 ? A6 [31:0] $end
$var wire 32 @ A7 [31:0] $end
$var wire 32 A ti0 [31:0] $end
$var wire 32 B ti1 [31:0] $end
$var wire 32 C ti2 [31:0] $end
$var wire 32 D ti3 [31:0] $end
$var wire 32 E ti4 [31:0] $end
$var wire 32 F ti5 [31:0] $end
$var wire 32 G ti6 [31:0] $end
$var wire 32 H ti7 [31:0] $end
$var wire 32 I tr7 [31:0] $end
$var wire 32 J tr6 [31:0] $end
$var wire 32 K tr5 [31:0] $end
$var wire 32 L tr4 [31:0] $end
$var wire 32 M tr3 [31:0] $end
$var wire 32 N tr2 [31:0] $end
$var wire 32 O tr1 [31:0] $end
$var wire 32 P tr0 [31:0] $end
$var wire 32 Q rr7 [31:0] $end
$var wire 32 R rr3 [31:0] $end
$var wire 32 S ri7 [31:0] $end
$var wire 32 T ri3 [31:0] $end
$var wire 32 U br7 [31:0] $end
$var wire 32 V br6 [31:0] $end
$var wire 32 W br5 [31:0] $end
$var wire 32 X br4 [31:0] $end
$var wire 32 Y br3 [31:0] $end
$var wire 32 Z br2 [31:0] $end
$var wire 32 [ br1 [31:0] $end
$var wire 32 \ br0 [31:0] $end
$var wire 32 ] bi7 [31:0] $end
$var wire 32 ^ bi6 [31:0] $end
$var wire 32 _ bi5 [31:0] $end
$var wire 32 ` bi4 [31:0] $end
$var wire 32 a bi3 [31:0] $end
$var wire 32 b bi2 [31:0] $end
$var wire 32 c bi1 [31:0] $end
$var wire 32 d bi0 [31:0] $end
$var wire 32 e ar7 [31:0] $end
$var wire 32 f ar6 [31:0] $end
$var wire 32 g ar5 [31:0] $end
$var wire 32 h ar4 [31:0] $end
$var wire 32 i ar3 [31:0] $end
$var wire 32 j ar2 [31:0] $end
$var wire 32 k ar1 [31:0] $end
$var wire 32 l ar0 [31:0] $end
$var wire 32 m ai7 [31:0] $end
$var wire 32 n ai6 [31:0] $end
$var wire 32 o ai5 [31:0] $end
$var wire 32 p ai4 [31:0] $end
$var wire 32 q ai3 [31:0] $end
$var wire 32 r ai2 [31:0] $end
$var wire 32 s ai1 [31:0] $end
$var wire 32 t ai0 [31:0] $end
$var wire 32 u Xr7 [31:0] $end
$var wire 32 v Xr6 [31:0] $end
$var wire 32 w Xr5 [31:0] $end
$var wire 32 x Xr4 [31:0] $end
$var wire 32 y Xr3 [31:0] $end
$var wire 32 z Xr2 [31:0] $end
$var wire 32 { Xr1 [31:0] $end
$var wire 32 | Xr0 [31:0] $end
$var wire 32 } Xi7 [31:0] $end
$var wire 32 ~ Xi6 [31:0] $end
$var wire 32 !" Xi5 [31:0] $end
$var wire 32 "" Xi4 [31:0] $end
$var wire 32 #" Xi3 [31:0] $end
$var wire 32 $" Xi2 [31:0] $end
$var wire 32 %" Xi1 [31:0] $end
$var wire 32 &" Xi0 [31:0] $end
$scope module f1 $end
$var wire 32 '" yr [31:0] $end
$var wire 32 (" yi [31:0] $end
$var wire 32 )" xr [31:0] $end
$var wire 32 *" xi [31:0] $end
$var wire 32 +" Yr [31:0] $end
$var wire 32 ," Yi [31:0] $end
$var wire 32 -" Xr [31:0] $end
$var wire 32 ." Xi [31:0] $end
$upscope $end
$scope module f2 $end
$var wire 32 /" yr [31:0] $end
$var wire 32 0" yi [31:0] $end
$var wire 32 1" xr [31:0] $end
$var wire 32 2" xi [31:0] $end
$var wire 32 3" Yr [31:0] $end
$var wire 32 4" Yi [31:0] $end
$var wire 32 5" Xr [31:0] $end
$var wire 32 6" Xi [31:0] $end
$upscope $end
$scope module f3 $end
$var wire 32 7" yr [31:0] $end
$var wire 32 8" yi [31:0] $end
$var wire 32 9" xr [31:0] $end
$var wire 32 :" xi [31:0] $end
$var wire 32 ;" Yr [31:0] $end
$var wire 32 <" Yi [31:0] $end
$var wire 32 =" Xr [31:0] $end
$var wire 32 >" Xi [31:0] $end
$upscope $end
$scope module f4 $end
$var wire 32 ?" yr [31:0] $end
$var wire 32 @" yi [31:0] $end
$var wire 32 A" xr [31:0] $end
$var wire 32 B" xi [31:0] $end
$var wire 32 C" Yr [31:0] $end
$var wire 32 D" Yi [31:0] $end
$var wire 32 E" Xr [31:0] $end
$var wire 32 F" Xi [31:0] $end
$upscope $end
$scope module ff1 $end
$var wire 32 G" Xr3 [31:0] $end
$var wire 32 H" Xr2 [31:0] $end
$var wire 32 I" Xr1 [31:0] $end
$var wire 32 J" Xr0 [31:0] $end
$var wire 32 K" Xi3 [31:0] $end
$var wire 32 L" Xi2 [31:0] $end
$var wire 32 M" Xi1 [31:0] $end
$var wire 32 N" Xi0 [31:0] $end
$var wire 32 O" Dr [31:0] $end
$var wire 32 P" Di [31:0] $end
$var wire 32 Q" Cr [31:0] $end
$var wire 32 R" Ci [31:0] $end
$var wire 32 S" Br [31:0] $end
$var wire 32 T" Bi [31:0] $end
$var wire 32 U" Ar [31:0] $end
$var wire 32 V" Ai [31:0] $end
$upscope $end
$scope module ff2 $end
$var wire 32 W" Xr3 [31:0] $end
$var wire 32 X" Xr2 [31:0] $end
$var wire 32 Y" Xr1 [31:0] $end
$var wire 32 Z" Xr0 [31:0] $end
$var wire 32 [" Xi3 [31:0] $end
$var wire 32 \" Xi2 [31:0] $end
$var wire 32 ]" Xi1 [31:0] $end
$var wire 32 ^" Xi0 [31:0] $end
$var wire 32 _" Dr [31:0] $end
$var wire 32 `" Di [31:0] $end
$var wire 32 a" Cr [31:0] $end
$var wire 32 b" Ci [31:0] $end
$var wire 32 c" Br [31:0] $end
$var wire 32 d" Bi [31:0] $end
$var wire 32 e" Ar [31:0] $end
$var wire 32 f" Ai [31:0] $end
$upscope $end
$scope module m0 $end
$var wire 32 g" Xi [31:0] $end
$var wire 32 h" Xr [31:0] $end
$var wire 32 i" Yi [31:0] $end
$var wire 32 j" Yr [31:0] $end
$var wire 32 k" Pr [31:0] $end
$var wire 32 l" Pi [31:0] $end
$upscope $end
$scope module m1 $end
$var wire 32 m" Xi [31:0] $end
$var wire 32 n" Xr [31:0] $end
$var wire 32 o" Yi [31:0] $end
$var wire 32 p" Yr [31:0] $end
$var wire 32 q" Pr [31:0] $end
$var wire 32 r" Pi [31:0] $end
$upscope $end
$scope module m2 $end
$var wire 32 s" Xi [31:0] $end
$var wire 32 t" Xr [31:0] $end
$var wire 32 u" Yi [31:0] $end
$var wire 32 v" Yr [31:0] $end
$var wire 32 w" Pr [31:0] $end
$var wire 32 x" Pi [31:0] $end
$upscope $end
$scope module m3 $end
$var wire 32 y" Xi [31:0] $end
$var wire 32 z" Xr [31:0] $end
$var wire 32 {" Yi [31:0] $end
$var wire 32 |" Yr [31:0] $end
$var wire 32 }" Pr [31:0] $end
$var wire 32 ~" Pi [31:0] $end
$upscope $end
$scope module m4 $end
$var wire 32 !# Xi [31:0] $end
$var wire 32 "# Xr [31:0] $end
$var wire 32 ## Yi [31:0] $end
$var wire 32 $# Yr [31:0] $end
$var wire 32 %# Pr [31:0] $end
$var wire 32 &# Pi [31:0] $end
$upscope $end
$scope module m5 $end
$var wire 32 '# Xi [31:0] $end
$var wire 32 (# Xr [31:0] $end
$var wire 32 )# Yi [31:0] $end
$var wire 32 *# Yr [31:0] $end
$var wire 32 +# Pr [31:0] $end
$var wire 32 ,# Pi [31:0] $end
$upscope $end
$scope module m6 $end
$var wire 32 -# Xi [31:0] $end
$var wire 32 .# Xr [31:0] $end
$var wire 32 /# Yi [31:0] $end
$var wire 32 0# Yr [31:0] $end
$var wire 32 1# Pr [31:0] $end
$var wire 32 2# Pi [31:0] $end
$upscope $end
$scope module m7 $end
$var wire 32 3# Xi [31:0] $end
$var wire 32 4# Xr [31:0] $end
$var wire 32 5# Yi [31:0] $end
$var wire 32 6# Yr [31:0] $end
$var wire 32 7# Pr [31:0] $end
$var wire 32 8# Pi [31:0] $end
$upscope $end
$scope module n1 $end
$var wire 32 9# Xi [31:0] $end
$var wire 32 :# Xr [31:0] $end
$var wire 32 ;# Yi [31:0] $end
$var wire 32 <# Yr [31:0] $end
$var wire 32 =# Pr [31:0] $end
$var wire 32 ># Pi [31:0] $end
$upscope $end
$scope module n2 $end
$var wire 32 ?# Xi [31:0] $end
$var wire 32 @# Xr [31:0] $end
$var wire 32 A# Yi [31:0] $end
$var wire 32 B# Yr [31:0] $end
$var wire 32 C# Pr [31:0] $end
$var wire 32 D# Pi [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
b11111111111111111111111110111001 D#
b1000111 C#
b0 B#
b11111111111111111111111111111111 A#
b1000111 @#
b1000111 ?#
b1100100 >#
b0 =#
b0 <#
b11111111111111111111111111111111 ;#
b11111111111111111111111110011100 :#
b0 9#
b11111111111111111111111110111001 8#
b11111111111111111111111110111001 7#
b11111111111111111111111110111001 6#
b11111111111111111111111110111001 5#
b1 4#
b0 3#
b0 2#
b0 1#
b0 0#
b11111111111111111111111110011100 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b1000110 *#
b11111111111111111111111110111001 )#
b0 (#
b0 '#
b0 &#
b0 %#
b1100100 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b1100100 }"
b1100100 |"
b0 {"
b1 z"
b0 y"
b0 x"
b0 w"
b1100100 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b1100100 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b1100100 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 c"
b0 b"
b0 a"
b11111111111111111111111110111001 `"
b11111111111111111111111110111001 _"
b0 ^"
b11111111111111111111111110111001 ]"
b0 \"
b1000111 ["
b0 Z"
b11111111111111111111111110111001 Y"
b0 X"
b1000111 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b1100100 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b1100100 I"
b0 H"
b11111111111111111111111110011100 G"
b11111111111111111111111110111001 F"
b1000111 E"
b1000111 D"
b11111111111111111111111110111001 C"
b0 B"
b0 A"
b11111111111111111111111110111001 @"
b1000111 ?"
b11111111111111111111111110111001 >"
b11111111111111111111111110111001 ="
b1000111 <"
b1000111 ;"
b0 :"
b0 9"
b11111111111111111111111110111001 8"
b11111111111111111111111110111001 7"
b1100100 6"
b0 5"
b11111111111111111111111110011100 4"
b0 3"
b0 2"
b0 1"
b1100100 0"
b0 /"
b0 ."
b1100100 -"
b0 ,"
b11111111111111111111111110011100 +"
b0 *"
b0 )"
b0 ("
b1100100 '"
b0 &"
b11111111111111111111111110111001 %"
b1100100 $"
b11111111111111111111111110111001 #"
b0 ""
b1000111 !"
b11111111111111111111111110011100 ~
b1000111 }
b1100100 |
b11111111111111111111111110111001 {
b0 z
b1000111 y
b11111111111111111111111110011100 x
b1000111 w
b0 v
b11111111111111111111111110111001 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b11111111111111111111111110111001 m
b0 l
b0 k
b0 j
b1100100 i
b0 h
b0 g
b0 f
b11111111111111111111111110111001 e
b0 d
b0 c
b0 b
b0 a
b0 `
b11111111111111111111111110111001 _
b0 ^
b1000111 ]
b0 \
b1100100 [
b0 Z
b11111111111111111111111110011100 Y
b0 X
b11111111111111111111111110111001 W
b0 V
b1000111 U
b1100100 T
b11111111111111111111111110111001 S
b0 R
b1000111 Q
b0 P
b0 O
b0 N
b1 M
b0 L
b0 K
b0 J
b1 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b1 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b1 4
b0 3
b0 2
b0 1
b0 0
b11111111111111111111111110111001 /
b1100100 .
b11111111111111111111111110111001 -
b0 ,
b1000111 +
b11111111111111111111111110011100 *
b1000111 )
b1100100 (
b11111111111111111111111110111001 '
b0 &
b1000111 %
b11111111111111111111111110011100 $
b1000111 #
b0 "
b11111111111111111111111110111001 !
$end
#20
