$date
	Mon Mar 02 18:13:41 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pipeline_testbench $end
$var reg 1 ! clock $end
$upscope $end
$scope module pipeline_testbench $end
$var wire 11 " instr_passthrough [10:0] $end
$upscope $end
$scope module pipeline_testbench $end
$var wire 11 # instr_b_pass [10:0] $end
$upscope $end
$scope module pipeline_testbench $end
$var wire 11 $ instr_c_pass [10:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
bx #
bx "
0!
$end
#10000
b11111111111 "
1!
#20000
0!
#30000
b0 "
b11111111111 #
1!
#40000
0!
#50000
b11010110101 "
b0 #
b11111111111 $
1!
#60000
0!
#70000
b11010110101 #
b0 $
1!
#80000
0!
#90000
b11010110101 $
1!
#100000
0!
#110000
1!
#120000
0!
