// Seed: 1957247528
module module_0;
  wire  id_1;
  logic id_2;
  ;
endmodule
module module_0 #(
    parameter id_20 = 32'd90,
    parameter id_26 = 32'd99,
    parameter id_28 = 32'd72,
    parameter id_32 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    module_1,
    id_25,
    _id_26,
    id_27,
    _id_28,
    id_29,
    id_30,
    id_31,
    _id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  inout wire id_37;
  input logic [7:0] id_36;
  inout wire id_35;
  inout wire id_34;
  inout logic [7:0] id_33;
  inout wire _id_32;
  input wire id_31;
  output wire id_30;
  inout wire id_29;
  input wire _id_28;
  output wire id_27;
  input wire _id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire _id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_38 = 1;
  assign id_33[id_28] = -1;
  module_0 modCall_1 ();
  wire [id_26 : id_20] id_39;
  wire [1 : -1] id_40;
  parameter id_41 = 1;
  logic id_42;
  generate
    assign id_3 = id_36[id_32 : 1];
  endgenerate
endmodule
