<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="OV5640_SDRAM_VGA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ov5640_sdram_vga_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ov5640_sdram_vga_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ov5640_sdram_vga_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ov5640_sdram_vga_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ov5640_sdram_vga_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ov5640_sdram_vga_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ov5640_sdram_vga_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ov5640_sdram_vga_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ov5640_sdram_vga_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ov5640_sdram_vga_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ov5640_sdram_vga_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ov5640_sdram_vga_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ov5640_sdram_vga_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ov5640_sdram_vga_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ov5640_sdram_vga_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ov5640_sdram_vga_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ov5640_sdram_vga_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ov5640_sdram_vga_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ov5640_sdram_vga_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ov5640_sdram_vga_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ov5640_sdram_vga_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ov5640_sdram_vga_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ov5640_sdram_vga_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ov5640_sdram_vga_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ov5640_sdram_vga_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ov5640_sdram_vga_top_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ov5640_sdram_vga_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ov5640_sdram_vga_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ov5640_sdram_vga_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ov5640_sdram_vga_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ov5640_sdram_vga_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ov5640_sdram_vga_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ov5640_sdram_vga_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ov5640_sdram_vga_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ov5640_sdram_vga_top_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ov5640_sdram_vga_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ov5640_sdram_vga_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ov5640_sdram_vga_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ov5640_sdram_vga_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ov5640_sdram_vga_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_top_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_top_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1599738427" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1599738427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599832404" xil_pn:in_ck="-9049779273849342469" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1599832404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../sdram_model_plus.v"/>
      <outfile xil_pn:name="SDRAM_TOP.v"/>
      <outfile xil_pn:name="SDRAM_arbit.v"/>
      <outfile xil_pn:name="SDRAM_config.v"/>
      <outfile xil_pn:name="SDRAM_init.v"/>
      <outfile xil_pn:name="SDRAM_read.v"/>
      <outfile xil_pn:name="SDRAM_refresh.v"/>
      <outfile xil_pn:name="SDRAM_write.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="ov5640_cfg.v"/>
      <outfile xil_pn:name="ov5640_data.v"/>
      <outfile xil_pn:name="ov5640_powerup.v"/>
      <outfile xil_pn:name="ov5640_sccb.v"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.v"/>
      <outfile xil_pn:name="ov5640_top.v"/>
      <outfile xil_pn:name="tb_top.v"/>
      <outfile xil_pn:name="vga_driver.v"/>
    </transform>
    <transform xil_pn:end_ts="1599832404" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6879190067049745569" xil_pn:start_ts="1599832404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599832404" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5575208799625172707" xil_pn:start_ts="1599832404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599831664" xil_pn:in_ck="3465047846726278266" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1381966396292720522" xil_pn:start_ts="1599831664">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/pll.v"/>
      <outfile xil_pn:name="ipcore_dir/pll1.v"/>
    </transform>
    <transform xil_pn:end_ts="1599832404" xil_pn:in_ck="-2086949460708204903" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1599832404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../../sdram_model_plus.v"/>
      <outfile xil_pn:name="SDRAM_TOP.v"/>
      <outfile xil_pn:name="SDRAM_arbit.v"/>
      <outfile xil_pn:name="SDRAM_config.v"/>
      <outfile xil_pn:name="SDRAM_init.v"/>
      <outfile xil_pn:name="SDRAM_read.v"/>
      <outfile xil_pn:name="SDRAM_refresh.v"/>
      <outfile xil_pn:name="SDRAM_write.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="ipcore_dir/fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/pll.v"/>
      <outfile xil_pn:name="ipcore_dir/pll1.v"/>
      <outfile xil_pn:name="ov5640_cfg.v"/>
      <outfile xil_pn:name="ov5640_data.v"/>
      <outfile xil_pn:name="ov5640_powerup.v"/>
      <outfile xil_pn:name="ov5640_sccb.v"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.v"/>
      <outfile xil_pn:name="ov5640_top.v"/>
      <outfile xil_pn:name="tb_top.v"/>
      <outfile xil_pn:name="vga_driver.v"/>
    </transform>
    <transform xil_pn:end_ts="1599832412" xil_pn:in_ck="-2086949460708204903" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5173850777941120829" xil_pn:start_ts="1599832404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_top_beh.prj"/>
      <outfile xil_pn:name="tb_top_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1599832413" xil_pn:in_ck="2958821915097936383" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1440997860442329728" xil_pn:start_ts="1599832412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_top_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1599655354" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1599655354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599655354" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-333151231459935858" xil_pn:start_ts="1599655354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599742216" xil_pn:in_ck="3465047846726278266" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1381966396292720522" xil_pn:start_ts="1599742216">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.v"/>
      <outfile xil_pn:name="ipcore_dir/pll.v"/>
      <outfile xil_pn:name="ipcore_dir/pll1.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599655354" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6597955148043866480" xil_pn:start_ts="1599655354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599655354" xil_pn:in_ck="-5546039929370977721" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1599655354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599655354" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2537699234891056320" xil_pn:start_ts="1599655354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599878154" xil_pn:in_ck="1670830064593195625" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-568233153850324283" xil_pn:start_ts="1599878138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.lso"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.ngc"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.ngr"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.prj"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.stx"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.syr"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.xst"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top_stx_beh.prj"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1599742234" xil_pn:in_ck="1983908535049055128" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9215175122474232005" xil_pn:start_ts="1599742234">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1599878161" xil_pn:in_ck="-58093192535858791" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4239708848692314665" xil_pn:start_ts="1599878154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.bld"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.ngd"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1599878175" xil_pn:in_ck="-7634948303820025471" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="111412226054857016" xil_pn:start_ts="1599878161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.pcf"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top_map.map"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top_map.mrp"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top_map.ncd"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top_map.ngm"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top_map.xrpt"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top_summary.xml"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1599878193" xil_pn:in_ck="-8772784717898860262" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1599878175">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.ncd"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.pad"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.par"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.ptwx"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.unroutes"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.xpi"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top_pad.csv"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top_pad.txt"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1599878229" xil_pn:in_ck="-5169428828628534852" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1599878193">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.bgn"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.bit"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.drc"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1599828084" xil_pn:in_ck="-5169428828628547706" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-4239708848692314665" xil_pn:start_ts="1599828083">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1599878193" xil_pn:in_ck="-7634948303820025603" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1599878187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.twr"/>
      <outfile xil_pn:name="ov5640_sdram_vga_top.twx"/>
    </transform>
  </transforms>

</generated_project>
