{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-53-gf17caa23)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.1-32.10"
      },
      "ports": {
        "display": {
          "direction": "output",
          "bits": [ 8888, 8886, 8884, 8882, 8880, 8878, 8876 ]
        },
        "digit_select": {
          "direction": "output",
          "bits": [ 8022, 8019, 8016, 8013 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7319 ]
        },
        "button_in": {
          "direction": "input",
          "bits": [ 7318 ]
        },
        "bus_viewer_out": {
          "direction": "output",
          "bits": [ 7569, 7567, 7565, 7563, 7561, 7559, 7557, 7555 ]
        }
      },
      "cells": {
        "cpu0.ram.0.0_LUT3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT3"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 7842 ],
            "I2": [ 7845 ],
            "I1": [ 7849 ],
            "I0": [ 7839 ]
          }
        },
        "cpu0.ram.0.0_LUT2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT2"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 7842 ],
            "I2": [ 7845 ],
            "I1": [ 7849 ],
            "I0": [ 7839 ]
          }
        },
        "cpu0.ram.0.0_LUT1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT1"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 7842 ],
            "I2": [ 7845 ],
            "I1": [ 7849 ],
            "I0": [ 7839 ]
          }
        },
        "cpu0.ram.0.0_LUT0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT0"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.ram.0.1_LUT3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT3"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 7842 ],
            "I2": [ 7845 ],
            "I1": [ 7849 ],
            "I0": [ 7839 ]
          }
        },
        "cpu0.ram.0.1_LUT2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT2"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 7842 ],
            "I2": [ 7845 ],
            "I1": [ 7849 ],
            "I0": [ 7839 ]
          }
        },
        "cpu0.ram.0.1_LUT1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT1"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "I3": [ 7842 ],
            "I2": [ 7845 ],
            "I1": [ 7849 ],
            "I0": [ 7839 ]
          }
        },
        "cpu0.ram.0.1_LUT0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT0"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "btn.PB_cnt_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8945 ]
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "bus_viewer_LUT3_F_2_I2_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8943 ]
          }
        },
        "cpu0.alu_DFFE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.alu_DFFE_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8941 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU2"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7853 ],
            "CIN": [ 8939 ],
            "COUT": [  ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8938 ]
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8936 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU1"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7978 ],
            "CIN": [ 8935 ],
            "COUT": [  ]
          }
        },
        "cpu0.step_limit_ALU_I0_2_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8934 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8933 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8931 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8201 ],
            "CIN": [ 8930 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8929 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8927 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8926 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8924 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8923 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8922 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8921 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8919 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8917 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8656 ],
            "CIN": [ 8916 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8915 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8913 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8146 ],
            "CIN": [ 8912 ],
            "COUT": [  ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8904 ],
            "COUT": [ 8911 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 8904 ]
          }
        },
        "display_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8888 ],
            "I": [ 8847 ]
          }
        },
        "display_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8905 ],
            "BOTTOM_IO_PORT_A": [ 8905 ],
            "O": [ 8886 ],
            "I": [ 8843 ]
          }
        },
        "display_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8884 ],
            "I": [ 8839 ]
          }
        },
        "display_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y12/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8882 ],
            "I": [ 8835 ]
          }
        },
        "display_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8880 ],
            "I": [ 8831 ]
          }
        },
        "display_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X14Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8878 ],
            "I": [ 8827 ]
          }
        },
        "display_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y23/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8876 ],
            "I": [ 8824 ]
          }
        },
        "disp.led_counter_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8659 ],
            "I0": [ 8156 ],
            "F": [ 8417 ]
          }
        },
        "disp.led_counter_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8659 ],
            "I0": [ 8156 ],
            "F": [ 8853 ]
          }
        },
        "disp.led_counter_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8659 ],
            "I0": [ 8156 ],
            "F": [ 8852 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8034 ],
            "I2": [ 8124 ],
            "I1": [ 8119 ],
            "I0": [ 8114 ],
            "F": [ 8868 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8109 ],
            "I2": [ 8103 ],
            "I1": [ 8097 ],
            "I0": [ 8091 ],
            "F": [ 8867 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8866 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8868 ],
            "O": [ 8864 ],
            "I1": [ 8867 ],
            "I0": [ 8866 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8864 ],
            "I2": [ 8085 ],
            "I1": [ 8031 ],
            "I0": [ 8026 ],
            "F": [ 8860 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8055 ],
            "I2": [ 8050 ],
            "I1": [ 8045 ],
            "I0": [ 8040 ],
            "F": [ 8859 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8074 ],
            "I2": [ 8070 ],
            "I1": [ 8065 ],
            "I0": [ 8060 ],
            "F": [ 8858 ]
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8860 ],
            "I1": [ 8859 ],
            "I0": [ 8858 ],
            "F": [ 8027 ]
          }
        },
        "disp.led_counter_DFFRE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8659 ],
            "F": [ 8855 ]
          }
        },
        "disp.led_counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8853 ],
            "Q": [ 8659 ],
            "D": [ 8855 ],
            "CLK": [ 7331 ],
            "CE": [ 8027 ]
          }
        },
        "disp.led_counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y7/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8853 ],
            "Q": [ 8156 ],
            "D": [ 8852 ],
            "CLK": [ 7331 ],
            "CE": [ 8027 ]
          }
        },
        "disp.display_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8167 ],
            "I2": [ 8150 ],
            "I1": [ 8133 ],
            "I0": [ 8130 ],
            "F": [ 8823 ]
          }
        },
        "disp.display_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y14/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8150 ],
            "I1": [ 8133 ],
            "I0": [ 8130 ],
            "F": [ 8822 ]
          }
        },
        "disp.display_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110100110101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y8/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8167 ],
            "I2": [ 8150 ],
            "I1": [ 8133 ],
            "I0": [ 8130 ],
            "F": [ 8846 ]
          }
        },
        "disp.display_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y8/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8847 ],
            "D": [ 8846 ],
            "CLK": [ 7331 ],
            "CE": [ 8822 ]
          }
        },
        "disp.display_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000100010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8167 ],
            "I2": [ 8150 ],
            "I1": [ 8133 ],
            "I0": [ 8130 ],
            "F": [ 8842 ]
          }
        },
        "disp.display_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8843 ],
            "D": [ 8842 ],
            "CLK": [ 7331 ],
            "CE": [ 8822 ]
          }
        },
        "disp.display_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y13/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8167 ],
            "I2": [ 8150 ],
            "I1": [ 8133 ],
            "I0": [ 8130 ],
            "F": [ 8838 ]
          }
        },
        "disp.display_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y13/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8839 ],
            "D": [ 8838 ],
            "CLK": [ 7331 ],
            "CE": [ 8822 ]
          }
        },
        "disp.display_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000100000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y12/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8167 ],
            "I2": [ 8150 ],
            "I1": [ 8133 ],
            "I0": [ 8130 ],
            "F": [ 8834 ]
          }
        },
        "disp.display_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y12/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8835 ],
            "D": [ 8834 ],
            "CLK": [ 7331 ],
            "CE": [ 8822 ]
          }
        },
        "disp.display_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y8/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8167 ],
            "I2": [ 8150 ],
            "I1": [ 8133 ],
            "I0": [ 8130 ],
            "F": [ 8830 ]
          }
        },
        "disp.display_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y8/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8831 ],
            "D": [ 8830 ],
            "CLK": [ 7331 ],
            "CE": [ 8822 ]
          }
        },
        "disp.display_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8167 ],
            "I2": [ 8150 ],
            "I1": [ 8133 ],
            "I0": [ 8130 ],
            "F": [ 8826 ]
          }
        },
        "disp.display_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y15/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8827 ],
            "D": [ 8826 ],
            "CLK": [ 7331 ],
            "CE": [ 8822 ]
          }
        },
        "disp.display_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X41Y15/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8824 ],
            "D": [ 8823 ],
            "CLK": [ 7331 ],
            "CE": [ 8822 ]
          }
        },
        "disp.digit_select_DFF_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y7/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8659 ],
            "I0": [ 8156 ],
            "F": [ 8819 ]
          }
        },
        "disp.digit_select_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y2/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8021 ],
            "D": [ 8819 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_select_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X40Y6/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8018 ],
            "D": [ 8659 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_select_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X44Y13/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8015 ],
            "D": [ 8156 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_extracted_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8146 ],
            "I2": [ 8193 ],
            "I1": [ 8216 ],
            "I0": [ 8136 ],
            "F": [ 8129 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8662 ],
            "I2": [ 8429 ],
            "I1": [ 8573 ],
            "I0": [ 7790 ],
            "F": [ 8812 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8811 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y14/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8656 ],
            "O": [ 8169 ],
            "I1": [ 8812 ],
            "I0": [ 8811 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8191 ],
            "I0": [ 8450 ],
            "F": [ 8760 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8808 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8407 ],
            "CIN": [ 8805 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8806 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8805 ],
            "CIN": [ 8802 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8803 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8802 ],
            "CIN": [ 8799 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8800 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8799 ],
            "CIN": [ 8796 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8797 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8796 ],
            "CIN": [ 8793 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8794 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8793 ],
            "CIN": [ 8790 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8791 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8790 ],
            "CIN": [ 8787 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8788 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8787 ],
            "CIN": [ 8784 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8785 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8784 ],
            "CIN": [ 8781 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y12/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8782 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8781 ],
            "CIN": [ 8778 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8779 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8778 ],
            "CIN": [ 8775 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8776 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8775 ],
            "CIN": [ 8772 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8773 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8772 ],
            "CIN": [ 8769 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8770 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8769 ],
            "CIN": [ 8766 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8767 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8766 ],
            "CIN": [ 8763 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y12/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8764 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8763 ],
            "CIN": [ 8759 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8761 ],
            "I3": [ 8905 ],
            "I1": [ 8760 ],
            "I0": [ 8905 ],
            "COUT": [ 8759 ],
            "CIN": [ 8756 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8757 ],
            "I3": [ 8905 ],
            "I1": [ 8193 ],
            "I0": [ 8904 ],
            "COUT": [ 8756 ],
            "CIN": [ 8753 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8754 ],
            "I3": [ 8905 ],
            "I1": [ 8144 ],
            "I0": [ 8905 ],
            "COUT": [ 8753 ],
            "CIN": [ 8750 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8751 ],
            "I3": [ 8905 ],
            "I1": [ 8175 ],
            "I0": [ 8904 ],
            "COUT": [ 8750 ],
            "CIN": [ 8747 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y12/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8748 ],
            "I3": [ 8905 ],
            "I1": [ 8169 ],
            "I0": [ 8905 ],
            "COUT": [ 8747 ],
            "CIN": [ 8911 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8136 ],
            "F": [ 8175 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8196 ],
            "F": [ 8179 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8163 ],
            "F": [ 8183 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8742 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7795 ],
            "COUT": [ 8739 ],
            "CIN": [ 8913 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8740 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7790 ],
            "COUT": [ 8736 ],
            "CIN": [ 8739 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8737 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7782 ],
            "COUT": [ 8733 ],
            "CIN": [ 8736 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8734 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7775 ],
            "COUT": [ 8730 ],
            "CIN": [ 8733 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8731 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7767 ],
            "COUT": [ 8727 ],
            "CIN": [ 8730 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8728 ],
            "I3": [ 8905 ],
            "I1": [ 8429 ],
            "I0": [ 7758 ],
            "COUT": [ 8724 ],
            "CIN": [ 8727 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8725 ],
            "I3": [ 8905 ],
            "I1": [ 8417 ],
            "I0": [ 7752 ],
            "COUT": [ 8721 ],
            "CIN": [ 8724 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8722 ],
            "I3": [ 8905 ],
            "I1": [ 8429 ],
            "I0": [ 7748 ],
            "COUT": [ 8718 ],
            "CIN": [ 8721 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8719 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8715 ],
            "CIN": [ 8718 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8716 ],
            "I3": [ 8905 ],
            "I1": [ 8417 ],
            "I0": [ 8905 ],
            "COUT": [ 8712 ],
            "CIN": [ 8715 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8713 ],
            "I3": [ 8905 ],
            "I1": [ 8417 ],
            "I0": [ 8905 ],
            "COUT": [ 8709 ],
            "CIN": [ 8712 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8450 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8710 ],
            "CIN": [ 8709 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8450 ],
            "F": [ 8187 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8706 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8703 ],
            "CIN": [ 8259 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8704 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8700 ],
            "CIN": [ 8703 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8701 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8697 ],
            "CIN": [ 8700 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8698 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8694 ],
            "CIN": [ 8697 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8695 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8691 ],
            "CIN": [ 8694 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y13/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8692 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8688 ],
            "CIN": [ 8691 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8689 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8685 ],
            "CIN": [ 8688 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8686 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8682 ],
            "CIN": [ 8685 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8683 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8679 ],
            "CIN": [ 8682 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8680 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8676 ],
            "CIN": [ 8679 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8677 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8673 ],
            "CIN": [ 8676 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y13/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8674 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8670 ],
            "CIN": [ 8673 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8671 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8667 ],
            "CIN": [ 8670 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8668 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8664 ],
            "CIN": [ 8667 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X17Y13/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8665 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8930 ],
            "CIN": [ 8664 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8505 ],
            "I1": [ 8503 ],
            "I0": [ 7782 ],
            "F": [ 8662 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8136 ],
            "I1": [ 8471 ],
            "I0": [ 8470 ],
            "F": [ 8573 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y11/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8659 ],
            "I0": [ 8156 ],
            "F": [ 8429 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8657 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8916 ],
            "CIN": [ 8653 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8654 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8653 ],
            "CIN": [ 8650 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y12/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8651 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8650 ],
            "CIN": [ 8647 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8648 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8647 ],
            "CIN": [ 8644 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8645 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8644 ],
            "CIN": [ 8641 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8642 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8641 ],
            "CIN": [ 8638 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8639 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8638 ],
            "CIN": [ 8635 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8636 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8635 ],
            "CIN": [ 8632 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y12/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8633 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8632 ],
            "CIN": [ 8629 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8630 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8629 ],
            "CIN": [ 8626 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8627 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8626 ],
            "CIN": [ 8623 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8624 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8623 ],
            "CIN": [ 8620 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8621 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8620 ],
            "CIN": [ 8617 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8618 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8617 ],
            "CIN": [ 8614 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8615 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8614 ],
            "CIN": [ 8611 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8612 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8611 ],
            "CIN": [ 8608 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8609 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8608 ],
            "CIN": [ 8605 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8606 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8605 ],
            "CIN": [ 8602 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8603 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8602 ],
            "CIN": [ 8599 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8600 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8599 ],
            "CIN": [ 8596 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8597 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8596 ],
            "CIN": [ 8593 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8594 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8593 ],
            "CIN": [ 8590 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8591 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8590 ],
            "CIN": [ 8587 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8588 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8587 ],
            "CIN": [ 8559 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8136 ],
            "I1": [ 8467 ],
            "I0": [ 8466 ],
            "F": [ 8569 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8136 ],
            "I1": [ 7782 ],
            "I0": [ 8429 ],
            "F": [ 8577 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8583 ],
            "I3": [ 8905 ],
            "I1": [ 7795 ],
            "I0": [ 8905 ],
            "COUT": [ 8580 ],
            "CIN": [ 8915 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8581 ],
            "I3": [ 8905 ],
            "I1": [ 7790 ],
            "I0": [ 8429 ],
            "COUT": [ 8576 ],
            "CIN": [ 8580 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8578 ],
            "I3": [ 8905 ],
            "I1": [ 8577 ],
            "I0": [ 8417 ],
            "COUT": [ 8572 ],
            "CIN": [ 8576 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8574 ],
            "I3": [ 8905 ],
            "I1": [ 8573 ],
            "I0": [ 8429 ],
            "COUT": [ 8568 ],
            "CIN": [ 8572 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8570 ],
            "I3": [ 8905 ],
            "I1": [ 8569 ],
            "I0": [ 8905 ],
            "COUT": [ 8565 ],
            "CIN": [ 8568 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8566 ],
            "I3": [ 8905 ],
            "I1": [ 8505 ],
            "I0": [ 8417 ],
            "COUT": [ 8562 ],
            "CIN": [ 8565 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8563 ],
            "I3": [ 8905 ],
            "I1": [ 8503 ],
            "I0": [ 8417 ],
            "COUT": [ 8558 ],
            "CIN": [ 8562 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8560 ],
            "I3": [ 8905 ],
            "I1": [ 8556 ],
            "I0": [ 8905 ],
            "COUT": [ 8559 ],
            "CIN": [ 8558 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8136 ],
            "I0": [ 8525 ],
            "F": [ 8556 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8554 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7795 ],
            "COUT": [ 8551 ],
            "CIN": [ 8917 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8552 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7790 ],
            "COUT": [ 8548 ],
            "CIN": [ 8551 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8549 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7782 ],
            "COUT": [ 8545 ],
            "CIN": [ 8548 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8546 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7775 ],
            "COUT": [ 8542 ],
            "CIN": [ 8545 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8543 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7767 ],
            "COUT": [ 8539 ],
            "CIN": [ 8542 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8540 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7758 ],
            "COUT": [ 8536 ],
            "CIN": [ 8539 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8537 ],
            "I3": [ 8905 ],
            "I1": [ 8429 ],
            "I0": [ 7752 ],
            "COUT": [ 8533 ],
            "CIN": [ 8536 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8534 ],
            "I3": [ 8905 ],
            "I1": [ 8417 ],
            "I0": [ 7748 ],
            "COUT": [ 8530 ],
            "CIN": [ 8533 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8531 ],
            "I3": [ 8905 ],
            "I1": [ 8429 ],
            "I0": [ 8905 ],
            "COUT": [ 8527 ],
            "CIN": [ 8530 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y14/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8525 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8528 ],
            "CIN": [ 8527 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8525 ],
            "F": [ 8454 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8450 ],
            "I0": [ 7758 ],
            "F": [ 8433 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8163 ],
            "I1": [ 8433 ],
            "I0": [ 7767 ],
            "F": [ 8500 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8196 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8521 ],
            "CIN": [ 8518 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8519 ],
            "I3": [ 8905 ],
            "I1": [ 8417 ],
            "I0": [ 8905 ],
            "COUT": [ 8518 ],
            "CIN": [ 8508 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8163 ],
            "I1": [ 8428 ],
            "I0": [ 7767 ],
            "F": [ 8512 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8515 ],
            "I3": [ 8905 ],
            "I1": [ 8429 ],
            "I0": [ 8500 ],
            "COUT": [ 8511 ],
            "CIN": [ 8485 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8513 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8512 ],
            "COUT": [ 8507 ],
            "CIN": [ 8511 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8509 ],
            "I3": [ 8905 ],
            "I1": [ 8417 ],
            "I0": [ 8454 ],
            "COUT": [ 8508 ],
            "CIN": [ 8507 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8136 ],
            "I1": [ 8463 ],
            "I0": [ 8462 ],
            "F": [ 8505 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8136 ],
            "I0": [ 8458 ],
            "F": [ 8503 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8429 ],
            "I0": [ 7752 ],
            "F": [ 8458 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8196 ],
            "I1": [ 8500 ],
            "I0": [ 7775 ],
            "F": [ 8462 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8163 ],
            "I0": [ 7767 ],
            "F": [ 8482 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8497 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7795 ],
            "COUT": [ 8494 ],
            "CIN": [ 8919 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8495 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7790 ],
            "COUT": [ 8491 ],
            "CIN": [ 8494 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8492 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7782 ],
            "COUT": [ 8488 ],
            "CIN": [ 8491 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8489 ],
            "I3": [ 8905 ],
            "I1": [ 8429 ],
            "I0": [ 7775 ],
            "COUT": [ 8484 ],
            "CIN": [ 8488 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8486 ],
            "I3": [ 8905 ],
            "I1": [ 8417 ],
            "I0": [ 8482 ],
            "COUT": [ 8485 ],
            "CIN": [ 8484 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8196 ],
            "I1": [ 8482 ],
            "I0": [ 7775 ],
            "F": [ 8466 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8196 ],
            "I0": [ 7775 ],
            "F": [ 8470 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8479 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7795 ],
            "COUT": [ 8476 ],
            "CIN": [ 8921 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8477 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7790 ],
            "COUT": [ 8473 ],
            "CIN": [ 8476 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8474 ],
            "I3": [ 8905 ],
            "I1": [ 8429 ],
            "I0": [ 7782 ],
            "COUT": [ 8469 ],
            "CIN": [ 8473 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8471 ],
            "I3": [ 8905 ],
            "I1": [ 8417 ],
            "I0": [ 8470 ],
            "COUT": [ 8465 ],
            "CIN": [ 8469 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8467 ],
            "I3": [ 8905 ],
            "I1": [ 8429 ],
            "I0": [ 8466 ],
            "COUT": [ 8461 ],
            "CIN": [ 8465 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8463 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8462 ],
            "COUT": [ 8457 ],
            "CIN": [ 8461 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8459 ],
            "I3": [ 8905 ],
            "I1": [ 8417 ],
            "I0": [ 8458 ],
            "COUT": [ 8453 ],
            "CIN": [ 8457 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8455 ],
            "I3": [ 8905 ],
            "I1": [ 8417 ],
            "I0": [ 8454 ],
            "COUT": [ 8410 ],
            "CIN": [ 8453 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8450 ],
            "I0": [ 7748 ],
            "F": [ 8424 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8450 ],
            "I1": [ 7752 ],
            "I0": [ 7758 ],
            "F": [ 8428 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8448 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7795 ],
            "COUT": [ 8445 ],
            "CIN": [ 8922 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8446 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7790 ],
            "COUT": [ 8442 ],
            "CIN": [ 8445 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8443 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7782 ],
            "COUT": [ 8439 ],
            "CIN": [ 8442 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8440 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7775 ],
            "COUT": [ 8436 ],
            "CIN": [ 8439 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8437 ],
            "I3": [ 8905 ],
            "I1": [ 8429 ],
            "I0": [ 7767 ],
            "COUT": [ 8432 ],
            "CIN": [ 8436 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8434 ],
            "I3": [ 8905 ],
            "I1": [ 8417 ],
            "I0": [ 8433 ],
            "COUT": [ 8427 ],
            "CIN": [ 8432 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8430 ],
            "I3": [ 8905 ],
            "I1": [ 8429 ],
            "I0": [ 8428 ],
            "COUT": [ 8423 ],
            "CIN": [ 8427 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8425 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8424 ],
            "COUT": [ 8420 ],
            "CIN": [ 8423 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8421 ],
            "I3": [ 8905 ],
            "I1": [ 8417 ],
            "I0": [ 8905 ],
            "COUT": [ 8416 ],
            "CIN": [ 8420 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8418 ],
            "I3": [ 8905 ],
            "I1": [ 8417 ],
            "I0": [ 8905 ],
            "COUT": [ 8413 ],
            "CIN": [ 8416 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8163 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8414 ],
            "CIN": [ 8413 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8136 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8411 ],
            "CIN": [ 8410 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8408 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8404 ],
            "CIN": [ 8407 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X18Y12/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8405 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8401 ],
            "CIN": [ 8404 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8402 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8398 ],
            "CIN": [ 8401 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8399 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8395 ],
            "CIN": [ 8398 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8396 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8392 ],
            "CIN": [ 8395 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8393 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8389 ],
            "CIN": [ 8392 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8390 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8386 ],
            "CIN": [ 8389 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X19Y12/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8387 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8383 ],
            "CIN": [ 8386 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8384 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8380 ],
            "CIN": [ 8383 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8381 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8377 ],
            "CIN": [ 8380 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X20Y12/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8378 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8912 ],
            "CIN": [ 8377 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8374 ],
            "I1": [ 8156 ],
            "I0": [ 7790 ],
            "F": [ 8160 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8201 ],
            "I1": [ 8217 ],
            "I0": [ 7790 ],
            "F": [ 8374 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8286 ],
            "I0": [ 7775 ],
            "F": [ 8264 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8286 ],
            "I1": [ 8293 ],
            "I0": [ 7775 ],
            "F": [ 8262 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8312 ],
            "I1": [ 8361 ],
            "I0": [ 7767 ],
            "F": [ 8308 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8312 ],
            "I0": [ 7767 ],
            "F": [ 8293 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8333 ],
            "I0": [ 7748 ],
            "F": [ 8365 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8367 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 8361 ],
            "COUT": [ 8363 ],
            "CIN": [ 8316 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8312 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8365 ],
            "COUT": [ 8364 ],
            "CIN": [ 8363 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8333 ],
            "I1": [ 7752 ],
            "I0": [ 7758 ],
            "F": [ 8361 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8359 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7795 ],
            "COUT": [ 8356 ],
            "CIN": [ 8923 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8357 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7790 ],
            "COUT": [ 8353 ],
            "CIN": [ 8356 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8354 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7782 ],
            "COUT": [ 8350 ],
            "CIN": [ 8353 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8351 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7775 ],
            "COUT": [ 8347 ],
            "CIN": [ 8350 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8348 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7767 ],
            "COUT": [ 8344 ],
            "CIN": [ 8347 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8345 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 7758 ],
            "COUT": [ 8341 ],
            "CIN": [ 8344 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8342 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7752 ],
            "COUT": [ 8338 ],
            "CIN": [ 8341 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8339 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 7748 ],
            "COUT": [ 8335 ],
            "CIN": [ 8338 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8333 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8336 ],
            "CIN": [ 8335 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8333 ],
            "I0": [ 7758 ],
            "F": [ 8310 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8331 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7795 ],
            "COUT": [ 8328 ],
            "CIN": [ 8924 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8329 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7790 ],
            "COUT": [ 8325 ],
            "CIN": [ 8328 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8326 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7782 ],
            "COUT": [ 8322 ],
            "CIN": [ 8325 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8323 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7775 ],
            "COUT": [ 8319 ],
            "CIN": [ 8322 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8320 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 7767 ],
            "COUT": [ 8315 ],
            "CIN": [ 8319 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8317 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8310 ],
            "COUT": [ 8316 ],
            "CIN": [ 8315 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y15/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8312 ],
            "I1": [ 8310 ],
            "I0": [ 7767 ],
            "F": [ 8284 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8286 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8308 ],
            "COUT": [ 8307 ],
            "CIN": [ 8289 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8305 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7795 ],
            "COUT": [ 8302 ],
            "CIN": [ 8926 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8303 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7790 ],
            "COUT": [ 8299 ],
            "CIN": [ 8302 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8300 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7782 ],
            "COUT": [ 8296 ],
            "CIN": [ 8299 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8297 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 7775 ],
            "COUT": [ 8292 ],
            "CIN": [ 8296 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8294 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8293 ],
            "COUT": [ 8288 ],
            "CIN": [ 8292 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8290 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 8284 ],
            "COUT": [ 8289 ],
            "CIN": [ 8288 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8286 ],
            "I1": [ 8284 ],
            "I0": [ 7775 ],
            "F": [ 8282 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8214 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8282 ],
            "COUT": [ 8281 ],
            "CIN": [ 8278 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8279 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 8262 ],
            "COUT": [ 8278 ],
            "CIN": [ 8267 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8276 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7795 ],
            "COUT": [ 8273 ],
            "CIN": [ 8927 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8274 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 7790 ],
            "COUT": [ 8270 ],
            "CIN": [ 8273 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8271 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 7782 ],
            "COUT": [ 8266 ],
            "CIN": [ 8270 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y15/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8268 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8264 ],
            "COUT": [ 8267 ],
            "CIN": [ 8266 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y15/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8214 ],
            "I1": [ 8264 ],
            "I0": [ 7782 ],
            "F": [ 8217 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8214 ],
            "I1": [ 8262 ],
            "I0": [ 7782 ],
            "F": [ 8223 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8260 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8259 ],
            "CIN": [ 8256 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8257 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8256 ],
            "CIN": [ 8253 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8254 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8253 ],
            "CIN": [ 8250 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8251 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8250 ],
            "CIN": [ 8247 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8248 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8247 ],
            "CIN": [ 8244 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y13/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8245 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8244 ],
            "CIN": [ 8241 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8242 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8241 ],
            "CIN": [ 8238 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8239 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8238 ],
            "CIN": [ 8235 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8236 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8235 ],
            "CIN": [ 8232 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8233 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8232 ],
            "CIN": [ 8229 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8230 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8229 ],
            "CIN": [ 8226 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y13/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8227 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8226 ],
            "CIN": [ 8222 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8224 ],
            "I3": [ 8905 ],
            "I1": [ 8223 ],
            "I0": [ 8905 ],
            "COUT": [ 8222 ],
            "CIN": [ 8219 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8220 ],
            "I3": [ 8905 ],
            "I1": [ 8217 ],
            "I0": [ 8904 ],
            "COUT": [ 8219 ],
            "CIN": [ 8205 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8201 ],
            "I2": [ 8217 ],
            "I1": [ 8156 ],
            "I0": [ 7790 ],
            "F": [ 8216 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y14/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8214 ],
            "I0": [ 7782 ],
            "F": [ 8199 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8211 ],
            "I3": [ 8905 ],
            "I1": [ 7795 ],
            "I0": [ 8905 ],
            "COUT": [ 8208 ],
            "CIN": [ 8929 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8209 ],
            "I3": [ 8905 ],
            "I1": [ 7790 ],
            "I0": [ 8904 ],
            "COUT": [ 8204 ],
            "CIN": [ 8208 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y13/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8206 ],
            "I3": [ 8905 ],
            "I1": [ 8199 ],
            "I0": [ 8905 ],
            "COUT": [ 8205 ],
            "CIN": [ 8204 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8201 ],
            "I2": [ 8199 ],
            "I1": [ 8156 ],
            "I0": [ 7790 ],
            "F": [ 8143 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8191 ],
            "I0": [ 8196 ],
            "F": [ 8144 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y12/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8191 ],
            "I0": [ 8163 ],
            "F": [ 8193 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y12/ALU0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8191 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8905 ],
            "COUT": [ 8190 ],
            "CIN": [ 8186 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/ALU5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8188 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 8187 ],
            "COUT": [ 8186 ],
            "CIN": [ 8182 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/ALU4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8184 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8183 ],
            "COUT": [ 8182 ],
            "CIN": [ 8178 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/ALU3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8180 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 8179 ],
            "COUT": [ 8178 ],
            "CIN": [ 8174 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/ALU2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8176 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8175 ],
            "COUT": [ 8174 ],
            "CIN": [ 8171 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y12/ALU1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8172 ],
            "I3": [ 8905 ],
            "I1": [ 8905 ],
            "I0": [ 8169 ],
            "COUT": [ 8171 ],
            "CIN": [ 8931 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8169 ],
            "I1": [ 8156 ],
            "I0": [ 7795 ],
            "F": [ 8166 ]
          }
        },
        "disp.digit_extracted_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8167 ],
            "D": [ 8166 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8160 ],
            "I2": [ 8136 ],
            "I1": [ 8156 ],
            "I0": [ 8163 ],
            "F": [ 8153 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8160 ],
            "I1": [ 8136 ],
            "I0": [ 8156 ],
            "F": [ 8152 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X12Y14/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8146 ],
            "O": [ 8149 ],
            "I1": [ 8153 ],
            "I0": [ 8152 ]
          }
        },
        "disp.digit_extracted_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8150 ],
            "D": [ 8149 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_extracted_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110001011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8146 ],
            "I2": [ 8144 ],
            "I1": [ 8143 ],
            "I0": [ 8136 ],
            "F": [ 8132 ]
          }
        },
        "disp.digit_extracted_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y14/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8133 ],
            "D": [ 8132 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_extracted_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y14/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8130 ],
            "D": [ 8129 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8024 ],
            "I3": [ 8904 ],
            "I1": [ 8026 ],
            "I0": [ 8905 ],
            "COUT": [ 8127 ],
            "CIN": [ 8081 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8123 ],
            "I3": [ 8904 ],
            "I1": [ 8124 ],
            "I0": [ 8905 ],
            "COUT": [ 8121 ],
            "CIN": [ 8037 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8124 ],
            "D": [ 8123 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8118 ],
            "I3": [ 8904 ],
            "I1": [ 8119 ],
            "I0": [ 8905 ],
            "COUT": [ 8116 ],
            "CIN": [ 8121 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8119 ],
            "D": [ 8118 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8113 ],
            "I3": [ 8904 ],
            "I1": [ 8114 ],
            "I0": [ 8905 ],
            "COUT": [ 8111 ],
            "CIN": [ 8116 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8114 ],
            "D": [ 8113 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8107 ],
            "I3": [ 8904 ],
            "I1": [ 8109 ],
            "I0": [ 8905 ],
            "COUT": [ 8105 ],
            "CIN": [ 8111 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8109 ],
            "D": [ 8107 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8101 ],
            "I3": [ 8904 ],
            "I1": [ 8103 ],
            "I0": [ 8905 ],
            "COUT": [ 8099 ],
            "CIN": [ 8105 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8103 ],
            "D": [ 8101 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8095 ],
            "I3": [ 8904 ],
            "I1": [ 8097 ],
            "I0": [ 8905 ],
            "COUT": [ 8093 ],
            "CIN": [ 8099 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8097 ],
            "D": [ 8095 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8089 ],
            "I3": [ 8904 ],
            "I1": [ 8091 ],
            "I0": [ 8905 ],
            "COUT": [ 8087 ],
            "CIN": [ 8093 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8091 ],
            "D": [ 8089 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8083 ],
            "I3": [ 8904 ],
            "I1": [ 8085 ],
            "I0": [ 8905 ],
            "COUT": [ 8080 ],
            "CIN": [ 8087 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X15Y7/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8085 ],
            "D": [ 8083 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8029 ],
            "I3": [ 8904 ],
            "I1": [ 8031 ],
            "I0": [ 8905 ],
            "COUT": [ 8081 ],
            "CIN": [ 8080 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_18_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8074 ],
            "F": [ 8077 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_18": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y8/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8074 ],
            "D": [ 8077 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8075 ],
            "I3": [ 8904 ],
            "I1": [ 8074 ],
            "I0": [ 8904 ],
            "COUT": [ 8072 ],
            "CIN": [ 8933 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8069 ],
            "I3": [ 8904 ],
            "I1": [ 8070 ],
            "I0": [ 8905 ],
            "COUT": [ 8067 ],
            "CIN": [ 8072 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_17": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8070 ],
            "D": [ 8069 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8064 ],
            "I3": [ 8904 ],
            "I1": [ 8065 ],
            "I0": [ 8905 ],
            "COUT": [ 8062 ],
            "CIN": [ 8067 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_16": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8065 ],
            "D": [ 8064 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8059 ],
            "I3": [ 8904 ],
            "I1": [ 8060 ],
            "I0": [ 8905 ],
            "COUT": [ 8057 ],
            "CIN": [ 8062 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8060 ],
            "D": [ 8059 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8054 ],
            "I3": [ 8904 ],
            "I1": [ 8055 ],
            "I0": [ 8905 ],
            "COUT": [ 8052 ],
            "CIN": [ 8057 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X13Y7/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8055 ],
            "D": [ 8054 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8049 ],
            "I3": [ 8904 ],
            "I1": [ 8050 ],
            "I0": [ 8905 ],
            "COUT": [ 8047 ],
            "CIN": [ 8052 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8050 ],
            "D": [ 8049 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8044 ],
            "I3": [ 8904 ],
            "I1": [ 8045 ],
            "I0": [ 8905 ],
            "COUT": [ 8042 ],
            "CIN": [ 8047 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8045 ],
            "D": [ 8044 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8039 ],
            "I3": [ 8904 ],
            "I1": [ 8040 ],
            "I0": [ 8905 ],
            "COUT": [ 8036 ],
            "CIN": [ 8042 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8040 ],
            "D": [ 8039 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 8033 ],
            "I3": [ 8904 ],
            "I1": [ 8034 ],
            "I0": [ 8905 ],
            "COUT": [ 8037 ],
            "CIN": [ 8036 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X14Y7/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8034 ],
            "D": [ 8033 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8031 ],
            "D": [ 8029 ],
            "CLK": [ 7331 ]
          }
        },
        "disp.digit_change_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X16Y7/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:9.1-72.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 8027 ],
            "Q": [ 8026 ],
            "D": [ 8024 ],
            "CLK": [ 7331 ]
          }
        },
        "digit_select_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8022 ],
            "I": [ 8021 ]
          }
        },
        "digit_select_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X40Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8019 ],
            "I": [ 8018 ]
          }
        },
        "digit_select_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y13/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8016 ],
            "I": [ 8015 ]
          }
        },
        "digit_select_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y0/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8013 ],
            "I": [ 8905 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q_SET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7671 ],
            "I0": [ 7739 ],
            "F": [ 8006 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111111111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7585 ],
            "I2": [ 7581 ],
            "I1": [ 7686 ],
            "I0": [ 7684 ],
            "F": [ 8005 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7585 ],
            "I2": [ 7581 ],
            "I1": [ 7686 ],
            "I0": [ 7684 ],
            "F": [ 8008 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q_1": {
          "hide_name": 0,
          "type": "DFFNSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:73.9-73.67",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8001 ],
            "Q": [ 7989 ],
            "D": [ 8008 ],
            "CLK": [ 7422 ],
            "CE": [ 7671 ]
          }
        },
        "cpu0.step_limit_DFFNSE_Q": {
          "hide_name": 0,
          "type": "DFFNSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:73.9-73.67",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8006 ],
            "Q": [ 7985 ],
            "D": [ 8005 ],
            "CLK": [ 7422 ],
            "CE": [ 7671 ]
          }
        },
        "cpu0.step_limit_DFFNRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7671 ],
            "I1": [ 7585 ],
            "I0": [ 7581 ],
            "F": [ 8001 ]
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7574 ],
            "I2": [ 7581 ],
            "I1": [ 7686 ],
            "I0": [ 7684 ],
            "F": [ 7671 ]
          }
        },
        "cpu0.step_limit_DFFNRE_Q": {
          "hide_name": 0,
          "type": "DFFNRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:49.9-49.69",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8001 ],
            "Q": [ 7992 ],
            "D": [ 7601 ],
            "CLK": [ 7422 ],
            "CE": [ 7671 ]
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:64.9-64.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7999 ],
            "I3": [ 8905 ],
            "I1": [ 7884 ],
            "I0": [ 8905 ],
            "COUT": [ 7980 ],
            "CIN": [ 7996 ]
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:64.9-64.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7997 ],
            "I3": [ 8905 ],
            "I1": [ 7895 ],
            "I0": [ 8905 ],
            "COUT": [ 7996 ],
            "CIN": [ 7984 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 8905 ]
          }
        },
        "cpu0.step_limit_ALU_I0_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:64.9-64.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7993 ],
            "I3": [ 8905 ],
            "I1": [ 7885 ],
            "I0": [ 7992 ],
            "COUT": [ 7988 ],
            "CIN": [ 8934 ]
          }
        },
        "cpu0.step_limit_ALU_I0_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:64.9-64.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7990 ],
            "I3": [ 8905 ],
            "I1": [ 7898 ],
            "I0": [ 7989 ],
            "COUT": [ 7983 ],
            "CIN": [ 7988 ]
          }
        },
        "cpu0.step_limit_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:64.9-64.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7986 ],
            "I3": [ 8905 ],
            "I1": [ 7897 ],
            "I0": [ 7985 ],
            "COUT": [ 7984 ],
            "CIN": [ 7983 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:64.9-64.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7981 ],
            "I3": [ 8905 ],
            "I1": [ 7883 ],
            "I0": [ 8905 ],
            "COUT": [ 8935 ],
            "CIN": [ 7980 ]
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7978 ],
            "F": [ 7952 ]
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.13-62.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7951 ],
            "I3": [ 8904 ],
            "I1": [ 7883 ],
            "I0": [ 8905 ],
            "COUT": [ 7976 ],
            "CIN": [ 7957 ]
          }
        },
        "cpu0.step_DFFR_Q_5_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7885 ],
            "F": [ 7973 ]
          }
        },
        "cpu0.step_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:61.1-70.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7952 ],
            "Q": [ 7885 ],
            "D": [ 7973 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.13-62.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7971 ],
            "I3": [ 8904 ],
            "I1": [ 7885 ],
            "I0": [ 8904 ],
            "COUT": [ 7969 ],
            "CIN": [ 8936 ]
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.13-62.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7967 ],
            "I3": [ 8904 ],
            "I1": [ 7898 ],
            "I0": [ 8905 ],
            "COUT": [ 7965 ],
            "CIN": [ 7969 ]
          }
        },
        "cpu0.step_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:61.1-70.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7952 ],
            "Q": [ 7898 ],
            "D": [ 7967 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.step_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.13-62.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7963 ],
            "I3": [ 8904 ],
            "I1": [ 7897 ],
            "I0": [ 8905 ],
            "COUT": [ 7961 ],
            "CIN": [ 7965 ]
          }
        },
        "cpu0.step_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:61.1-70.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7952 ],
            "Q": [ 7897 ],
            "D": [ 7963 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.step_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.13-62.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7959 ],
            "I3": [ 8904 ],
            "I1": [ 7895 ],
            "I0": [ 8905 ],
            "COUT": [ 7956 ],
            "CIN": [ 7961 ]
          }
        },
        "cpu0.step_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:61.1-70.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7952 ],
            "Q": [ 7895 ],
            "D": [ 7959 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.step_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.13-62.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7954 ],
            "I3": [ 8904 ],
            "I1": [ 7884 ],
            "I0": [ 8905 ],
            "COUT": [ 7957 ],
            "CIN": [ 7956 ]
          }
        },
        "cpu0.step_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:61.1-70.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7952 ],
            "Q": [ 7884 ],
            "D": [ 7954 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.step_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:61.1-70.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7952 ],
            "Q": [ 7883 ],
            "D": [ 7951 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7875 ],
            "I1": [ 7592 ],
            "I0": [ 7595 ],
            "F": [ 7948 ]
          }
        },
        "cpu0.ram_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7737 ],
            "Q": [ 7725 ],
            "D": [ 7948 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.ram_in_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7598 ],
            "I0": [ 7601 ],
            "F": [ 7945 ]
          }
        },
        "cpu0.ram_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7945 ],
            "Q": [ 7914 ],
            "D": [ 7592 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.ram.0.1_DO_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7942 ],
            "I2": [ 7725 ],
            "I1": [ 7704 ],
            "I0": [ 7931 ],
            "F": [ 7527 ]
          }
        },
        "cpu0.ram.0.1_DO_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001101011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7617 ],
            "I2": [ 7475 ],
            "I1": [ 7619 ],
            "I0": [ 7604 ],
            "F": [ 7942 ]
          }
        },
        "cpu0.ram.0.1_DO_3_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7939 ],
            "I2": [ 7725 ],
            "I1": [ 7704 ],
            "I0": [ 7928 ],
            "F": [ 7548 ]
          }
        },
        "cpu0.ram.0.1_DO_3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7617 ],
            "I2": [ 7475 ],
            "I1": [ 7610 ],
            "I0": [ 7635 ],
            "F": [ 7939 ]
          }
        },
        "cpu0.ram.0.1_DO_2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7936 ],
            "I2": [ 7725 ],
            "I1": [ 7704 ],
            "I0": [ 7929 ],
            "F": [ 7541 ]
          }
        },
        "cpu0.ram.0.1_DO_2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7617 ],
            "I2": [ 7475 ],
            "I1": [ 7608 ],
            "I0": [ 7629 ],
            "F": [ 7936 ]
          }
        },
        "cpu0.ram.0.1_DO_1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7933 ],
            "I2": [ 7725 ],
            "I1": [ 7704 ],
            "I0": [ 7930 ],
            "F": [ 7534 ]
          }
        },
        "cpu0.ram.0.1_DO_1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7617 ],
            "I2": [ 7475 ],
            "I1": [ 7606 ],
            "I0": [ 7622 ],
            "F": [ 7933 ]
          }
        },
        "cpu0.ram.0.1": {
          "hide_name": 0,
          "type": "RAM16SDP4",
          "parameters": {
            "INIT_3": "0000000000000000",
            "INIT_2": "0000000000011000",
            "INIT_1": "0000000000000110",
            "INIT_0": "0000000000001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/RAM16SDP4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/lutrams_map.v:53.3-60.2",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "CE": "input",
            "WRE": "input",
            "WAD": "input",
            "RAD": "input",
            "DO": "output",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "CE": [ 8904 ],
            "WRE": [ 7914 ],
            "WAD": [ 7734, 7732, 7730, 7728 ],
            "RAD": [ 7839, 7849, 7845, 7842 ],
            "DO": [ 7928, 7929, 7930, 7931 ],
            "DI": [ 7544, 7537, 7530, 7523 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7716 ],
            "I2": [ 7617 ],
            "I1": [ 7475 ],
            "I0": [ 7641 ],
            "F": [ 7553 ]
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7725 ],
            "I2": [ 7704 ],
            "I1": [ 7691 ],
            "I0": [ 7913 ],
            "F": [ 7552 ]
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7716 ],
            "I2": [ 7660 ],
            "I1": [ 7617 ],
            "I0": [ 7475 ],
            "F": [ 7483 ]
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011110011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7725 ],
            "I2": [ 7700 ],
            "I1": [ 7704 ],
            "I0": [ 7910 ],
            "F": [ 7482 ]
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7716 ],
            "I2": [ 7617 ],
            "I1": [ 7475 ],
            "I0": [ 7654 ],
            "F": [ 7503 ]
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7725 ],
            "I2": [ 7704 ],
            "I1": [ 7697 ],
            "I0": [ 7911 ],
            "F": [ 7502 ]
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7716 ],
            "I2": [ 7617 ],
            "I1": [ 7475 ],
            "I0": [ 7648 ],
            "F": [ 7520 ]
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7725 ],
            "I2": [ 7704 ],
            "I1": [ 7694 ],
            "I0": [ 7912 ],
            "F": [ 7519 ]
          }
        },
        "cpu0.ram.0.0": {
          "hide_name": 0,
          "type": "RAM16SDP4",
          "parameters": {
            "INIT_3": "0000000000000000",
            "INIT_2": "0000000000001101",
            "INIT_1": "0000000000000000",
            "INIT_0": "0000000000111101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/RAM16SDP4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/lutrams_map.v:53.3-60.2",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "CE": "input",
            "WRE": "input",
            "WAD": "input",
            "RAD": "input",
            "DO": "output",
            "DI": "input",
            "CLK": "input"
          },
          "connections": {
            "CE": [ 8904 ],
            "WRE": [ 7914 ],
            "WAD": [ 7734, 7732, 7730, 7728 ],
            "RAD": [ 7839, 7849, 7845, 7842 ],
            "DO": [ 7910, 7911, 7912, 7913 ],
            "DI": [ 7465, 7486, 7506, 7448 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7885 ],
            "I2": [ 7898 ],
            "I1": [ 7884 ],
            "I0": [ 7883 ],
            "F": [ 7902 ]
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT3_F_I2_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7892 ],
            "I2": [ 7898 ],
            "I1": [ 7897 ],
            "I0": [ 7895 ],
            "F": [ 7592 ]
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT3_F_I2_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7686 ],
            "I0": [ 7684 ],
            "F": [ 7590 ]
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7902 ],
            "I1": [ 7897 ],
            "I0": [ 7895 ],
            "F": [ 7578 ]
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7902 ],
            "I1": [ 7897 ],
            "I0": [ 7895 ],
            "F": [ 7737 ]
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7875 ],
            "I0": [ 7737 ],
            "F": [ 7574 ]
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT2_F_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7885 ],
            "I1": [ 7884 ],
            "I0": [ 7883 ],
            "F": [ 7892 ]
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7898 ],
            "I1": [ 7897 ],
            "I0": [ 7895 ],
            "F": [ 7886 ]
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7892 ],
            "I0": [ 7886 ],
            "F": [ 7875 ]
          }
        },
        "cpu0.pc_out_DFFN_Q": {
          "hide_name": 0,
          "type": "DFFN",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:7.7-7.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7454 ],
            "D": [ 7737 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.pc_in_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7815 ],
            "I0": [ 7818 ],
            "F": [ 7798 ]
          }
        },
        "cpu0.pc_in_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7683 ],
            "I0": [ 7818 ],
            "F": [ 7813 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7574 ],
            "I0": [ 7739 ],
            "F": [ 7743 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7886 ],
            "I2": [ 7885 ],
            "I1": [ 7884 ],
            "I0": [ 7883 ],
            "F": [ 7714 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7581 ],
            "I1": [ 7686 ],
            "I0": [ 7684 ],
            "F": [ 7713 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q_D_LUT3_F_I1_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7574 ],
            "I0": [ 7595 ],
            "F": [ 7598 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q_D_LUT3_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7713 ],
            "I0": [ 7585 ],
            "F": [ 7601 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7714 ],
            "I1": [ 7713 ],
            "I0": [ 7585 ],
            "F": [ 7877 ]
          }
        },
        "cpu0.pc_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7743 ],
            "Q": [ 7818 ],
            "D": [ 7877 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.pc_add_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7737 ],
            "Q": [ 7683 ],
            "D": [ 7875 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7873 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 7489 ],
            "COUT": [ 7870 ],
            "CIN": [ 8938 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7871 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 7509 ],
            "COUT": [ 7867 ],
            "CIN": [ 7870 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7868 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 7452 ],
            "COUT": [ 7864 ],
            "CIN": [ 7867 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7865 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 7547 ],
            "COUT": [ 7861 ],
            "CIN": [ 7864 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7862 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 7540 ],
            "COUT": [ 7858 ],
            "CIN": [ 7861 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7859 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 7533 ],
            "COUT": [ 7855 ],
            "CIN": [ 7858 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7856 ],
            "I3": [ 8905 ],
            "I1": [ 8904 ],
            "I0": [ 7526 ],
            "COUT": [ 8939 ],
            "CIN": [ 7855 ]
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7853 ],
            "I0": [ 7468 ],
            "F": [ 7815 ]
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D_Q_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7448 ],
            "I1": [ 7727 ],
            "I0": [ 7728 ],
            "F": [ 7841 ]
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D_Q_DFF_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7492 ],
            "I1": [ 7727 ],
            "I0": [ 7732 ],
            "F": [ 7848 ]
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D_Q_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7849 ],
            "D": [ 7848 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D_Q_DFF_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7512 ],
            "I1": [ 7727 ],
            "I0": [ 7730 ],
            "F": [ 7844 ]
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D_Q_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7845 ],
            "D": [ 7844 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D_Q_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7842 ],
            "D": [ 7841 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7839 ],
            "D": [ 7837 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7472 ],
            "I1": [ 7727 ],
            "I0": [ 7734 ],
            "F": [ 7837 ]
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7472 ],
            "I1": [ 7468 ],
            "I0": [ 7818 ],
            "F": [ 7834 ]
          }
        },
        "cpu0.pc_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.1-98.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 7815 ],
            "Q": [ 7468 ],
            "D": [ 7834 ],
            "CLK": [ 7422 ],
            "CE": [ 7813 ]
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7797 ],
            "I3": [ 8904 ],
            "I1": [ 7526 ],
            "I0": [ 8905 ],
            "COUT": [ 7832 ],
            "CIN": [ 7803 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7492 ],
            "I1": [ 7496 ],
            "I0": [ 7818 ],
            "F": [ 7829 ]
          }
        },
        "cpu0.pc_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.1-98.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7815 ],
            "Q": [ 7489 ],
            "D": [ 7829 ],
            "CLK": [ 7422 ],
            "CE": [ 7813 ]
          }
        },
        "cpu0.pc_DFFRE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7512 ],
            "I1": [ 7515 ],
            "I0": [ 7818 ],
            "F": [ 7826 ]
          }
        },
        "cpu0.pc_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.1-98.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7815 ],
            "Q": [ 7509 ],
            "D": [ 7826 ],
            "CLK": [ 7422 ],
            "CE": [ 7813 ]
          }
        },
        "cpu0.pc_DFFRE_Q_4_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7823 ],
            "I3": [ 8904 ],
            "I1": [ 7452 ],
            "I0": [ 8905 ],
            "COUT": [ 7811 ],
            "CIN": [ 7514 ]
          }
        },
        "cpu0.pc_DFFRE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7448 ],
            "I1": [ 7823 ],
            "I0": [ 7818 ],
            "F": [ 7814 ]
          }
        },
        "cpu0.pc_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.1-98.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7815 ],
            "Q": [ 7452 ],
            "D": [ 7814 ],
            "CLK": [ 7422 ],
            "CE": [ 7813 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7809 ],
            "I3": [ 8904 ],
            "I1": [ 7547 ],
            "I0": [ 8905 ],
            "COUT": [ 7807 ],
            "CIN": [ 7811 ]
          }
        },
        "cpu0.pc_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.1-98.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7798 ],
            "Q": [ 7547 ],
            "D": [ 7809 ],
            "CLK": [ 7422 ],
            "CE": [ 7683 ]
          }
        },
        "cpu0.pc_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7805 ],
            "I3": [ 8904 ],
            "I1": [ 7540 ],
            "I0": [ 8905 ],
            "COUT": [ 7802 ],
            "CIN": [ 7807 ]
          }
        },
        "cpu0.pc_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.1-98.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7798 ],
            "Q": [ 7540 ],
            "D": [ 7805 ],
            "CLK": [ 7422 ],
            "CE": [ 7683 ]
          }
        },
        "cpu0.pc_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7800 ],
            "I3": [ 8904 ],
            "I1": [ 7533 ],
            "I0": [ 8905 ],
            "COUT": [ 7803 ],
            "CIN": [ 7802 ]
          }
        },
        "cpu0.pc_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.1-98.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7798 ],
            "Q": [ 7533 ],
            "D": [ 7800 ],
            "CLK": [ 7422 ],
            "CE": [ 7683 ]
          }
        },
        "cpu0.pc_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:87.1-98.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7798 ],
            "Q": [ 7526 ],
            "D": [ 7797 ],
            "CLK": [ 7422 ],
            "CE": [ 7683 ]
          }
        },
        "cpu0.output_register_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7795 ],
            "D": [ 7465 ],
            "CLK": [ 7422 ],
            "CE": [ 7742 ]
          }
        },
        "cpu0.output_register_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7790 ],
            "D": [ 7486 ],
            "CLK": [ 7422 ],
            "CE": [ 7742 ]
          }
        },
        "cpu0.output_register_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7782 ],
            "D": [ 7506 ],
            "CLK": [ 7422 ],
            "CE": [ 7742 ]
          }
        },
        "cpu0.output_register_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7775 ],
            "D": [ 7448 ],
            "CLK": [ 7422 ],
            "CE": [ 7742 ]
          }
        },
        "cpu0.output_register_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7767 ],
            "D": [ 7544 ],
            "CLK": [ 7422 ],
            "CE": [ 7742 ]
          }
        },
        "cpu0.output_register_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7758 ],
            "D": [ 7537 ],
            "CLK": [ 7422 ],
            "CE": [ 7742 ]
          }
        },
        "cpu0.output_register_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7752 ],
            "D": [ 7530 ],
            "CLK": [ 7422 ],
            "CE": [ 7742 ]
          }
        },
        "cpu0.output_register_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:129.1-133.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7748 ],
            "D": [ 7523 ],
            "CLK": [ 7422 ],
            "CE": [ 7742 ]
          }
        },
        "cpu0.output_in_DFFNR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7714 ],
            "I2": [ 7590 ],
            "I1": [ 7585 ],
            "I0": [ 7581 ],
            "F": [ 7602 ]
          }
        },
        "cpu0.output_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7743 ],
            "Q": [ 7742 ],
            "D": [ 7602 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.mar_in_DFFNS_Q_D_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7601 ],
            "I0": [ 7595 ],
            "F": [ 7739 ]
          }
        },
        "cpu0.mar_in_DFFNS_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7739 ],
            "I0": [ 7714 ],
            "F": [ 7736 ]
          }
        },
        "cpu0.mar_in_DFFNS_Q": {
          "hide_name": 0,
          "type": "DFFNS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:61.8-61.58",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 7737 ],
            "Q": [ 7727 ],
            "D": [ 7736 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.mar_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:103.1-107.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7734 ],
            "D": [ 7465 ],
            "CLK": [ 7422 ],
            "CE": [ 7727 ]
          }
        },
        "cpu0.mar_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:103.1-107.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7732 ],
            "D": [ 7486 ],
            "CLK": [ 7422 ],
            "CE": [ 7727 ]
          }
        },
        "cpu0.mar_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:103.1-107.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7730 ],
            "D": [ 7506 ],
            "CLK": [ 7422 ],
            "CE": [ 7727 ]
          }
        },
        "cpu0.mar_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:103.1-107.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7728 ],
            "D": [ 7448 ],
            "CLK": [ 7422 ],
            "CE": [ 7727 ]
          }
        },
        "cpu0.ir_out_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7725 ],
            "I0": [ 7704 ],
            "F": [ 7716 ]
          }
        },
        "cpu0.ir_out_DFFNR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7714 ],
            "I1": [ 7595 ],
            "I0": [ 7713 ],
            "F": [ 7702 ]
          }
        },
        "cpu0.ir_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7574 ],
            "Q": [ 7704 ],
            "D": [ 7702 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.ir_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:121.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7700 ],
            "D": [ 7465 ],
            "CLK": [ 7422 ],
            "CE": [ 7683 ]
          }
        },
        "cpu0.ir_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:121.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7697 ],
            "D": [ 7486 ],
            "CLK": [ 7422 ],
            "CE": [ 7683 ]
          }
        },
        "cpu0.ir_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:121.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7694 ],
            "D": [ 7506 ],
            "CLK": [ 7422 ],
            "CE": [ 7683 ]
          }
        },
        "cpu0.ir_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:121.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7691 ],
            "D": [ 7448 ],
            "CLK": [ 7422 ],
            "CE": [ 7683 ]
          }
        },
        "cpu0.ir_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:121.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7585 ],
            "D": [ 7544 ],
            "CLK": [ 7422 ],
            "CE": [ 7683 ]
          }
        },
        "cpu0.ir_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:121.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7581 ],
            "D": [ 7537 ],
            "CLK": [ 7422 ],
            "CE": [ 7683 ]
          }
        },
        "cpu0.ir_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:121.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7686 ],
            "D": [ 7530 ],
            "CLK": [ 7422 ],
            "CE": [ 7683 ]
          }
        },
        "cpu0.ir_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:121.1-125.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7684 ],
            "D": [ 7523 ],
            "CLK": [ 7422 ],
            "CE": [ 7683 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-151.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7662 ],
            "D": [ 7465 ],
            "CLK": [ 7422 ],
            "CE": [ 7669 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-151.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7657 ],
            "D": [ 7486 ],
            "CLK": [ 7422 ],
            "CE": [ 7669 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-151.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7651 ],
            "D": [ 7506 ],
            "CLK": [ 7422 ],
            "CE": [ 7669 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-151.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7644 ],
            "D": [ 7448 ],
            "CLK": [ 7422 ],
            "CE": [ 7669 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-151.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7638 ],
            "D": [ 7544 ],
            "CLK": [ 7422 ],
            "CE": [ 7669 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-151.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7632 ],
            "D": [ 7537 ],
            "CLK": [ 7422 ],
            "CE": [ 7669 ]
          }
        },
        "cpu0.b_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-151.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7626 ],
            "D": [ 7530 ],
            "CLK": [ 7422 ],
            "CE": [ 7669 ]
          }
        },
        "cpu0.b_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:146.1-151.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7665 ],
            "D": [ 7523 ],
            "CLK": [ 7422 ],
            "CE": [ 7669 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 8904 ]
          }
        },
        "cpu0.b_in_DFFNR_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7671 ],
            "I1": [ 7585 ],
            "I0": [ 7581 ],
            "F": [ 7667 ]
          }
        },
        "cpu0.b_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7669 ],
            "D": [ 7592 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.alu_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7667 ],
            "Q": [ 7617 ],
            "D": [ 7578 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.alu_DFFE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7618 ],
            "I3": [ 8904 ],
            "I1": [ 7665 ],
            "I0": [ 7604 ],
            "COUT": [ 7664 ],
            "CIN": [ 7625 ]
          }
        },
        "cpu0.alu_DFFE_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7659 ],
            "I3": [ 8904 ],
            "I1": [ 7662 ],
            "I0": [ 7481 ],
            "COUT": [ 7656 ],
            "CIN": [ 8941 ]
          }
        },
        "cpu0.alu_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:155.1-160.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7660 ],
            "D": [ 7659 ],
            "CLK": [ 7422 ],
            "CE": [ 7617 ]
          }
        },
        "cpu0.alu_DFFE_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7653 ],
            "I3": [ 8904 ],
            "I1": [ 7657 ],
            "I0": [ 7501 ],
            "COUT": [ 7650 ],
            "CIN": [ 7656 ]
          }
        },
        "cpu0.alu_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:155.1-160.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7654 ],
            "D": [ 7653 ],
            "CLK": [ 7422 ],
            "CE": [ 7617 ]
          }
        },
        "cpu0.alu_DFFE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7646 ],
            "I3": [ 8904 ],
            "I1": [ 7651 ],
            "I0": [ 7518 ],
            "COUT": [ 7643 ],
            "CIN": [ 7650 ]
          }
        },
        "cpu0.alu_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:155.1-160.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7648 ],
            "D": [ 7646 ],
            "CLK": [ 7422 ],
            "CE": [ 7617 ]
          }
        },
        "cpu0.alu_DFFE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7640 ],
            "I3": [ 8904 ],
            "I1": [ 7644 ],
            "I0": [ 7551 ],
            "COUT": [ 7637 ],
            "CIN": [ 7643 ]
          }
        },
        "cpu0.alu_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:155.1-160.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7641 ],
            "D": [ 7640 ],
            "CLK": [ 7422 ],
            "CE": [ 7617 ]
          }
        },
        "cpu0.alu_DFFE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7634 ],
            "I3": [ 8904 ],
            "I1": [ 7638 ],
            "I0": [ 7610 ],
            "COUT": [ 7631 ],
            "CIN": [ 7637 ]
          }
        },
        "cpu0.alu_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:155.1-160.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7635 ],
            "D": [ 7634 ],
            "CLK": [ 7422 ],
            "CE": [ 7617 ]
          }
        },
        "cpu0.alu_DFFE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7628 ],
            "I3": [ 8904 ],
            "I1": [ 7632 ],
            "I0": [ 7608 ],
            "COUT": [ 7624 ],
            "CIN": [ 7631 ]
          }
        },
        "cpu0.alu_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:155.1-160.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7629 ],
            "D": [ 7628 ],
            "CLK": [ 7422 ],
            "CE": [ 7617 ]
          }
        },
        "cpu0.alu_DFFE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7621 ],
            "I3": [ 8904 ],
            "I1": [ 7626 ],
            "I0": [ 7606 ],
            "COUT": [ 7625 ],
            "CIN": [ 7624 ]
          }
        },
        "cpu0.alu_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:155.1-160.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7622 ],
            "D": [ 7621 ],
            "CLK": [ 7422 ],
            "CE": [ 7617 ]
          }
        },
        "cpu0.alu_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:155.1-160.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7619 ],
            "D": [ 7618 ],
            "CLK": [ 7422 ],
            "CE": [ 7617 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:138.1-143.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7481 ],
            "D": [ 7465 ],
            "CLK": [ 7422 ],
            "CE": [ 7572 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:138.1-143.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7501 ],
            "D": [ 7486 ],
            "CLK": [ 7422 ],
            "CE": [ 7572 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:138.1-143.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7518 ],
            "D": [ 7506 ],
            "CLK": [ 7422 ],
            "CE": [ 7572 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:138.1-143.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7551 ],
            "D": [ 7448 ],
            "CLK": [ 7422 ],
            "CE": [ 7572 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:138.1-143.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7610 ],
            "D": [ 7544 ],
            "CLK": [ 7422 ],
            "CE": [ 7572 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:138.1-143.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7608 ],
            "D": [ 7537 ],
            "CLK": [ 7422 ],
            "CE": [ 7572 ]
          }
        },
        "cpu0.a_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:138.1-143.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7606 ],
            "D": [ 7530 ],
            "CLK": [ 7422 ],
            "CE": [ 7572 ]
          }
        },
        "cpu0.a_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:138.1-143.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7604 ],
            "D": [ 7523 ],
            "CLK": [ 7422 ],
            "CE": [ 7572 ]
          }
        },
        "cpu0.a_out_DFFNR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7602 ],
            "I1": [ 7601 ],
            "I0": [ 7592 ],
            "F": [ 7597 ]
          }
        },
        "cpu0.a_out_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7598 ],
            "Q": [ 7475 ],
            "D": [ 7597 ],
            "CLK": [ 7422 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7590 ],
            "I1": [ 7585 ],
            "I0": [ 7581 ],
            "F": [ 7595 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7592 ],
            "I2": [ 7590 ],
            "I1": [ 7585 ],
            "I0": [ 7581 ],
            "F": [ 7577 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7592 ],
            "I2": [ 7590 ],
            "I1": [ 7585 ],
            "I0": [ 7581 ],
            "F": [ 7576 ]
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/MUX0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7578 ],
            "O": [ 7571 ],
            "I1": [ 7577 ],
            "I0": [ 7576 ]
          }
        },
        "cpu0.a_in_DFFNR_Q": {
          "hide_name": 0,
          "type": "DFFNR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:164.1-252.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:37.8-37.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7574 ],
            "Q": [ 7572 ],
            "D": [ 7571 ],
            "CLK": [ 7422 ]
          }
        },
        "bus_viewer_out_OBUF_O_7": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X22Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8905 ],
            "BOTTOM_IO_PORT_A": [ 8905 ],
            "O": [ 7569 ],
            "I": [ 7465 ]
          }
        },
        "bus_viewer_out_OBUF_O_6": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7567 ],
            "I": [ 7486 ]
          }
        },
        "bus_viewer_out_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X12Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8905 ],
            "BOTTOM_IO_PORT_A": [ 8905 ],
            "O": [ 7565 ],
            "I": [ 7506 ]
          }
        },
        "bus_viewer_out_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X10Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8905 ],
            "BOTTOM_IO_PORT_A": [ 8905 ],
            "O": [ 7563 ],
            "I": [ 7448 ]
          }
        },
        "bus_viewer_out_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7561 ],
            "I": [ 7544 ]
          }
        },
        "bus_viewer_out_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X7Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8905 ],
            "BOTTOM_IO_PORT_A": [ 8905 ],
            "O": [ 7559 ],
            "I": [ 7537 ]
          }
        },
        "bus_viewer_out_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X32Y28/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8905 ],
            "BOTTOM_IO_PORT_A": [ 8905 ],
            "O": [ 7557 ],
            "I": [ 7530 ]
          }
        },
        "bus_viewer_out_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X28Y28/IOBB",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7555 ],
            "I": [ 7523 ]
          }
        },
        "bus_viewer_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT2",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7553 ],
            "I2": [ 7552 ],
            "I1": [ 7475 ],
            "I0": [ 7551 ],
            "F": [ 7462 ]
          }
        },
        "bus_viewer_LUT3_F_7": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7548 ],
            "I1": [ 7454 ],
            "I0": [ 7547 ],
            "F": [ 7544 ]
          }
        },
        "bus_viewer_LUT3_F_6": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7541 ],
            "I1": [ 7454 ],
            "I0": [ 7540 ],
            "F": [ 7537 ]
          }
        },
        "bus_viewer_LUT3_F_5": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT5",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7534 ],
            "I1": [ 7454 ],
            "I0": [ 7533 ],
            "F": [ 7530 ]
          }
        },
        "bus_viewer_LUT3_F_4": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7527 ],
            "I1": [ 7454 ],
            "I0": [ 7526 ],
            "F": [ 7523 ]
          }
        },
        "bus_viewer_LUT3_F_3_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7520 ],
            "I2": [ 7519 ],
            "I1": [ 7475 ],
            "I0": [ 7518 ],
            "F": [ 7510 ]
          }
        },
        "bus_viewer_LUT3_F_3_I2_LUT3_I2_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7515 ],
            "I3": [ 8904 ],
            "I1": [ 7509 ],
            "I0": [ 8905 ],
            "COUT": [ 7514 ],
            "CIN": [ 7495 ]
          }
        },
        "bus_viewer_LUT3_F_3_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7510 ],
            "I1": [ 7454 ],
            "I0": [ 7509 ],
            "F": [ 7512 ]
          }
        },
        "bus_viewer_LUT3_F_3": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7510 ],
            "I1": [ 7454 ],
            "I0": [ 7509 ],
            "F": [ 7506 ]
          }
        },
        "bus_viewer_LUT3_F_2_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7503 ],
            "I2": [ 7502 ],
            "I1": [ 7475 ],
            "I0": [ 7501 ],
            "F": [ 7490 ]
          }
        },
        "bus_viewer_LUT3_F_2_I2_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7498 ],
            "I3": [ 8904 ],
            "I1": [ 7468 ],
            "I0": [ 8904 ],
            "COUT": [ 7494 ],
            "CIN": [ 8943 ]
          }
        },
        "bus_viewer_LUT3_F_2_I2_LUT3_I2_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7496 ],
            "I3": [ 8904 ],
            "I1": [ 7489 ],
            "I0": [ 8905 ],
            "COUT": [ 7495 ],
            "CIN": [ 7494 ]
          }
        },
        "bus_viewer_LUT3_F_2_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT0",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7490 ],
            "I1": [ 7454 ],
            "I0": [ 7489 ],
            "F": [ 7492 ]
          }
        },
        "bus_viewer_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7490 ],
            "I1": [ 7454 ],
            "I0": [ 7489 ],
            "F": [ 7486 ]
          }
        },
        "bus_viewer_LUT3_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7483 ],
            "I2": [ 7482 ],
            "I1": [ 7481 ],
            "I0": [ 7475 ],
            "F": [ 7470 ]
          }
        },
        "bus_viewer_LUT3_F_1_I2_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7470 ],
            "I1": [ 7454 ],
            "I0": [ 7468 ],
            "F": [ 7472 ]
          }
        },
        "bus_viewer_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT4",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7470 ],
            "I1": [ 7454 ],
            "I0": [ 7468 ],
            "F": [ 7465 ]
          }
        },
        "bus_viewer_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7462 ],
            "I1": [ 7454 ],
            "I0": [ 7452 ],
            "F": [ 7448 ]
          }
        },
        "btn.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.18-1.21",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7331 ],
            "I": [ 7319 ]
          }
        },
        "btn.PB_sync_1_LUT2_I1_F_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7351 ],
            "I2": [ 7341 ],
            "I1": [ 7415 ],
            "I0": [ 7410 ],
            "F": [ 7429 ]
          }
        },
        "btn.PB_sync_1_LUT2_I1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7370 ],
            "I2": [ 7366 ],
            "I1": [ 7361 ],
            "I0": [ 7356 ],
            "F": [ 7434 ]
          }
        },
        "btn.PB_sync_1_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7385 ],
            "I2": [ 7380 ],
            "I1": [ 7338 ],
            "I0": [ 7334 ],
            "F": [ 7433 ]
          }
        },
        "btn.PB_sync_1_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7405 ],
            "I2": [ 7400 ],
            "I1": [ 7395 ],
            "I0": [ 7390 ],
            "F": [ 7432 ]
          }
        },
        "btn.PB_sync_1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7439 ],
            "I0": [ 7422 ],
            "F": [ 7335 ]
          }
        },
        "btn.PB_sync_1_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:13.17-13.62|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7439 ],
            "D": [ 7437 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_sync_0_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:12.17-12.56|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7437 ],
            "D": [ 7327 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_state_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7422 ],
            "F": [ 7421 ]
          }
        },
        "btn.PB_state_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/LUT7",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7434 ],
            "I2": [ 7433 ],
            "I1": [ 7432 ],
            "I0": [ 7335 ],
            "F": [ 7428 ]
          }
        },
        "btn.PB_state_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7427 ]
          }
        },
        "btn.PB_state_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/MUX6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7429 ],
            "O": [ 7420 ],
            "I1": [ 7428 ],
            "I0": [ 7427 ]
          }
        },
        "btn.PB_state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7422 ],
            "D": [ 7421 ],
            "CLK": [ 7331 ],
            "CE": [ 7420 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7333 ],
            "I3": [ 8904 ],
            "I1": [ 7334 ],
            "I0": [ 8905 ],
            "COUT": [ 7418 ],
            "CIN": [ 7377 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7414 ],
            "I3": [ 8904 ],
            "I1": [ 7415 ],
            "I0": [ 8905 ],
            "COUT": [ 7412 ],
            "CIN": [ 7344 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7415 ],
            "D": [ 7414 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7409 ],
            "I3": [ 8904 ],
            "I1": [ 7410 ],
            "I0": [ 8905 ],
            "COUT": [ 7407 ],
            "CIN": [ 7412 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7410 ],
            "D": [ 7409 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7404 ],
            "I3": [ 8904 ],
            "I1": [ 7405 ],
            "I0": [ 8905 ],
            "COUT": [ 7402 ],
            "CIN": [ 7407 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7405 ],
            "D": [ 7404 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7399 ],
            "I3": [ 8904 ],
            "I1": [ 7400 ],
            "I0": [ 8905 ],
            "COUT": [ 7397 ],
            "CIN": [ 7402 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7400 ],
            "D": [ 7399 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7394 ],
            "I3": [ 8904 ],
            "I1": [ 7395 ],
            "I0": [ 8905 ],
            "COUT": [ 7392 ],
            "CIN": [ 7397 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7395 ],
            "D": [ 7394 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7389 ],
            "I3": [ 8904 ],
            "I1": [ 7390 ],
            "I0": [ 8905 ],
            "COUT": [ 7387 ],
            "CIN": [ 7392 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7390 ],
            "D": [ 7389 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7384 ],
            "I3": [ 8904 ],
            "I1": [ 7385 ],
            "I0": [ 8905 ],
            "COUT": [ 7382 ],
            "CIN": [ 7387 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/DFF1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7385 ],
            "D": [ 7384 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7379 ],
            "I3": [ 8904 ],
            "I1": [ 7380 ],
            "I0": [ 8905 ],
            "COUT": [ 7376 ],
            "CIN": [ 7382 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7380 ],
            "D": [ 7379 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7337 ],
            "I3": [ 8904 ],
            "I1": [ 7338 ],
            "I0": [ 8905 ],
            "COUT": [ 7377 ],
            "CIN": [ 7376 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_15_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT3",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7370 ],
            "F": [ 7373 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7370 ],
            "D": [ 7373 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/ALU1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7371 ],
            "I3": [ 8904 ],
            "I1": [ 7370 ],
            "I0": [ 8904 ],
            "COUT": [ 7368 ],
            "CIN": [ 8945 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/ALU2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7365 ],
            "I3": [ 8904 ],
            "I1": [ 7366 ],
            "I0": [ 8905 ],
            "COUT": [ 7363 ],
            "CIN": [ 7368 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/DFF2",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7366 ],
            "D": [ 7365 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/ALU3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7360 ],
            "I3": [ 8904 ],
            "I1": [ 7361 ],
            "I0": [ 8905 ],
            "COUT": [ 7358 ],
            "CIN": [ 7363 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7361 ],
            "D": [ 7360 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/ALU4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7355 ],
            "I3": [ 8904 ],
            "I1": [ 7356 ],
            "I0": [ 8905 ],
            "COUT": [ 7353 ],
            "CIN": [ 7358 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7356 ],
            "D": [ 7355 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/ALU5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7350 ],
            "I3": [ 8904 ],
            "I1": [ 7351 ],
            "I0": [ 8905 ],
            "COUT": [ 7343 ],
            "CIN": [ 7353 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/DFF5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7351 ],
            "D": [ 7350 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/ALU0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8904 ],
            "SUM": [ 7340 ],
            "I3": [ 8904 ],
            "I1": [ 7341 ],
            "I0": [ 8905 ],
            "COUT": [ 7344 ],
            "CIN": [ 7343 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/DFF0",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7341 ],
            "D": [ 7340 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/DFF3",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7338 ],
            "D": [ 7337 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_cnt_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/DFF4",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:24.1-31.4|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 7335 ],
            "Q": [ 7334 ],
            "D": [ 7333 ],
            "CLK": [ 7331 ]
          }
        },
        "btn.PB_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT6",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7324 ],
            "F": [ 7327 ]
          }
        },
        "btn.PB_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y4/IOBA",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.23-1.32",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7324 ],
            "I": [ 7318 ]
          }
        }
      },
      "netnames": {
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8945 ] ,
          "attributes": {
            "ROUTING": "X2Y1/COUT0;;1"
          }
        },
        "bus_viewer_LUT3_F_2_I2_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8943 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT0;;1"
          }
        },
        "cpu0.alu_DFFE_Q_7_D_ALU_SUM_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8941 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT0;;1"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8939 ] ,
          "attributes": {
            "ROUTING": "X3Y16/COUT1;;1"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8938 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT0;;1"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8936 ] ,
          "attributes": {
            "ROUTING": "X5Y15/COUT0;;1"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8935 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT0;;1"
          }
        },
        "cpu0.step_limit_ALU_I0_2_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8934 ] ,
          "attributes": {
            "ROUTING": "X5Y16/COUT0;;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8933 ] ,
          "attributes": {
            "ROUTING": "X13Y7/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8931 ] ,
          "attributes": {
            "ROUTING": "X13Y12/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8930 ] ,
          "attributes": {
            "ROUTING": "X17Y13/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8929 ] ,
          "attributes": {
            "ROUTING": "X12Y13/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8927 ] ,
          "attributes": {
            "ROUTING": "X10Y15/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8926 ] ,
          "attributes": {
            "ROUTING": "X9Y16/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8924 ] ,
          "attributes": {
            "ROUTING": "X7Y15/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8923 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8922 ] ,
          "attributes": {
            "ROUTING": "X5Y13/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8921 ] ,
          "attributes": {
            "ROUTING": "X6Y11/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8919 ] ,
          "attributes": {
            "ROUTING": "X8Y11/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8917 ] ,
          "attributes": {
            "ROUTING": "X8Y14/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8916 ] ,
          "attributes": {
            "ROUTING": "X10Y12/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8915 ] ,
          "attributes": {
            "ROUTING": "X5Y12/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8913 ] ,
          "attributes": {
            "ROUTING": "X5Y14/COUT0;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8912 ] ,
          "attributes": {
            "ROUTING": "X20Y12/COUT2;;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8911 ] ,
          "attributes": {
            "ROUTING": "X15Y12/COUT0;;1"
          }
        },
        "display[0]": {
          "hide_name": 0,
          "bits": [ 8888 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[1]": {
          "hide_name": 0,
          "bits": [ 8886 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[2]": {
          "hide_name": 0,
          "bits": [ 8884 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[3]": {
          "hide_name": 0,
          "bits": [ 8882 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[4]": {
          "hide_name": 0,
          "bits": [ 8880 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[5]": {
          "hide_name": 0,
          "bits": [ 8878 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "display[6]": {
          "hide_name": 0,
          "bits": [ 8876 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.47-1.54"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 8868 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F6;;1;X14Y7/E260;X14Y7/E260/F6;1;X15Y7/SEL6;X15Y7/SEL6/E261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8867 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8866 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 8864 ] ,
          "attributes": {
            "ROUTING": "X15Y7/OF6;;1;X15Y7/E130;X15Y7/E130/OF6;1;X16Y7/N270;X16Y7/N270/E131;1;X16Y7/D7;X16Y7/D7/N270;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 8860 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F7;;1;X16Y7/W130;X16Y7/W130/F7;1;X15Y7/W270;X15Y7/W270/W131;1;X13Y7/X08;X13Y7/X08/W272;1;X13Y7/C6;X13Y7/C6/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8859 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F7;;1;X14Y7/EW10;X14Y7/EW10/F7;1;X13Y7/B6;X13Y7/B6/W111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_CE_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8858 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F7;;1;X13Y7/A6;X13Y7/A6/F7;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8855 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F6;;1;X17Y7/C0;X17Y7/C0/F6;1;X17Y7/XD0;X17Y7/XD0/C0;1"
          }
        },
        "disp.led_counter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8853 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F5;;1;X17Y7/X08;X17Y7/X08/F5;1;X17Y7/LSR0;X17Y7/LSR0/X08;1"
          }
        },
        "disp.led_counter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8852 ] ,
          "attributes": {
            "ROUTING": "X17Y7/F7;;1;X17Y7/A1;X17Y7/A1/F7;1;X17Y7/XD1;X17Y7/XD1/A1;1"
          }
        },
        "disp.display[0]": {
          "hide_name": 0,
          "bits": [ 8847 ] ,
          "attributes": {
            "ROUTING": "X41Y8/Q4;;1;X41Y8/SN20;X41Y8/SN20/Q4;1;X41Y7/N820;X41Y7/N820/N121;1;X41Y0/N270;X41Y0/N270/S828;1;X41Y0/A0;X41Y0/A0/S271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8846 ] ,
          "attributes": {
            "ROUTING": "X41Y8/F7;;1;X41Y8/A4;X41Y8/A4/F7;1;X41Y8/XD4;X41Y8/XD4/A4;1"
          }
        },
        "disp.display[1]": {
          "hide_name": 0,
          "bits": [ 8843 ] ,
          "attributes": {
            "ROUTING": "X14Y15/Q1;;1;X14Y15/S130;X14Y15/S130/Q1;1;X14Y16/S830;X14Y16/S830/S131;1;X14Y24/S260;X14Y24/S260/S838;1;X14Y26/S270;X14Y26/S270/S262;1;X14Y28/A0;X14Y28/A0/S272;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8842 ] ,
          "attributes": {
            "ROUTING": "X14Y15/F6;;1;X14Y15/C1;X14Y15/C1/F6;1;X14Y15/XD1;X14Y15/XD1/C1;1"
          }
        },
        "disp.display[2]": {
          "hide_name": 0,
          "bits": [ 8839 ] ,
          "attributes": {
            "ROUTING": "X41Y13/Q0;;1;X41Y13/E200;X41Y13/E200/Q0;1;X43Y13/E210;X43Y13/E210/E202;1;X45Y13/E240;X45Y13/E240/E212;1;X46Y13/X03;X46Y13/X03/E241;1;X46Y13/A0;X46Y13/A0/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8838 ] ,
          "attributes": {
            "ROUTING": "X41Y13/F1;;1;X41Y13/B0;X41Y13/B0/F1;1;X41Y13/XD0;X41Y13/XD0/B0;1"
          }
        },
        "disp.display[3]": {
          "hide_name": 0,
          "bits": [ 8835 ] ,
          "attributes": {
            "ROUTING": "X41Y12/Q0;;1;X41Y12/E200;X41Y12/E200/Q0;1;X43Y12/E200;X43Y12/E200/E202;1;X45Y12/E200;X45Y12/E200/E202;1;X46Y12/X01;X46Y12/X01/E201;1;X46Y12/A0;X46Y12/A0/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8834 ] ,
          "attributes": {
            "ROUTING": "X41Y12/F7;;1;X41Y12/A0;X41Y12/A0/F7;1;X41Y12/XD0;X41Y12/XD0/A0;1"
          }
        },
        "disp.display[4]": {
          "hide_name": 0,
          "bits": [ 8831 ] ,
          "attributes": {
            "ROUTING": "X41Y8/Q1;;1;X41Y8/SN10;X41Y8/SN10/Q1;1;X41Y7/N210;X41Y7/N210/N111;1;X41Y5/N240;X41Y5/N240/N212;1;X41Y3/N240;X41Y3/N240/N242;1;X41Y1/N240;X41Y1/N240/N242;1;X41Y0/X03;X41Y0/X03/N241;1;X41Y0/D1;X41Y0/D1/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8830 ] ,
          "attributes": {
            "ROUTING": "X41Y8/F3;;1;X41Y8/B1;X41Y8/B1/F3;1;X41Y8/XD1;X41Y8/XD1/B1;1"
          }
        },
        "disp.display[5]": {
          "hide_name": 0,
          "bits": [ 8827 ] ,
          "attributes": {
            "ROUTING": "X14Y15/Q3;;1;X14Y15/SN10;X14Y15/SN10/Q3;1;X14Y16/S810;X14Y16/S810/S111;1;X14Y24/S220;X14Y24/S220/S818;1;X14Y26/S230;X14Y26/S230/S222;1;X14Y28/X08;X14Y28/X08/S232;1;X14Y28/D1;X14Y28/D1/X08;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8826 ] ,
          "attributes": {
            "ROUTING": "X14Y15/F2;;1;X14Y15/D3;X14Y15/D3/F2;1;X14Y15/XD3;X14Y15/XD3/D3;1"
          }
        },
        "disp.display[6]": {
          "hide_name": 0,
          "bits": [ 8824 ] ,
          "attributes": {
            "ROUTING": "X41Y15/Q1;;1;X41Y15/E100;X41Y15/E100/Q1;1;X42Y15/S200;X42Y15/S200/E101;1;X42Y17/S200;X42Y17/S200/S202;1;X42Y19/E200;X42Y19/E200/S202;1;X44Y19/E200;X44Y19/E200/E202;1;X46Y19/S200;X46Y19/S200/E202;1;X46Y21/S200;X46Y21/S200/S202;1;X46Y23/X01;X46Y23/X01/S202;1;X46Y23/A0;X46Y23/A0/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.61-2.68",
            "hdlname": "disp display"
          }
        },
        "disp.display_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8823 ] ,
          "attributes": {
            "ROUTING": "X41Y15/F7;;1;X41Y15/A1;X41Y15/A1/F7;1;X41Y15/XD1;X41Y15/XD1/A1;1"
          }
        },
        "disp.display_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8822 ] ,
          "attributes": {
            "ROUTING": "X41Y13/CE0;X41Y13/CE0/N211;1;X41Y14/S210;X41Y14/S210/E814;1;X41Y15/CE0;X41Y15/CE0/S211;1;X14Y15/CE0;X14Y15/CE0/E211;1;X41Y8/CE2;X41Y8/CE2/N212;1;X41Y12/N210;X41Y12/N210/N212;1;X41Y10/N210;X41Y10/N210/N212;1;X41Y8/CE0;X41Y8/CE0/N212;1;X21Y14/E810;X21Y14/E810/E111;1;X29Y14/E810;X29Y14/E810/E818;1;X37Y14/E810;X37Y14/E810/E818;1;X41Y14/N210;X41Y14/N210/E814;1;X41Y12/CE0;X41Y12/CE0/N212;1;X20Y14/F2;;1;X20Y14/EW10;X20Y14/EW10/F2;1;X19Y14/W210;X19Y14/W210/W111;1;X17Y14/W810;X17Y14/W810/W212;1;X13Y14/S210;X13Y14/S210/W814;1;X13Y15/E210;X13Y15/E210/S211;1;X14Y15/CE1;X14Y15/CE1/E211;1"
          }
        },
        "disp.digit_select_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8819 ] ,
          "attributes": {
            "ROUTING": "X40Y7/F2;;1;X40Y7/N130;X40Y7/N130/F2;1;X40Y6/N830;X40Y6/N830/N131;1;X40Y1/S250;X40Y1/S250/S838;1;X40Y2/A0;X40Y2/A0/S251;1;X40Y2/XD0;X40Y2/XD0/A0;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8812 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8811 ] ,
          "attributes": {
            "ROUTING": "X10Y14/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8808 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8806 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8805 ] ,
          "attributes": {
            "ROUTING": "X18Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8803 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8802 ] ,
          "attributes": {
            "ROUTING": "X18Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8800 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8799 ] ,
          "attributes": {
            "ROUTING": "X18Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8797 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8796 ] ,
          "attributes": {
            "ROUTING": "X18Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8794 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8793 ] ,
          "attributes": {
            "ROUTING": "X17Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8791 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8790 ] ,
          "attributes": {
            "ROUTING": "X17Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8788 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8787 ] ,
          "attributes": {
            "ROUTING": "X17Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8785 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8784 ] ,
          "attributes": {
            "ROUTING": "X17Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8782 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8781 ] ,
          "attributes": {
            "ROUTING": "X17Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8779 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8778 ] ,
          "attributes": {
            "ROUTING": "X17Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8776 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8775 ] ,
          "attributes": {
            "ROUTING": "X16Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8773 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8772 ] ,
          "attributes": {
            "ROUTING": "X16Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8770 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8769 ] ,
          "attributes": {
            "ROUTING": "X16Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8767 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8766 ] ,
          "attributes": {
            "ROUTING": "X16Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8764 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8763 ] ,
          "attributes": {
            "ROUTING": "X16Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8761 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I1": {
          "hide_name": 0,
          "bits": [ 8760 ] ,
          "attributes": {
            "ROUTING": "X14Y12/F6;;1;X14Y12/EW10;X14Y12/EW10/F6;1;X15Y12/E250;X15Y12/E250/E111;1;X15Y12/B5;X15Y12/B5/E250;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8759 ] ,
          "attributes": {
            "ROUTING": "X16Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8757 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8756 ] ,
          "attributes": {
            "ROUTING": "X15Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8754 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8753 ] ,
          "attributes": {
            "ROUTING": "X15Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8751 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8750 ] ,
          "attributes": {
            "ROUTING": "X15Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8748 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8747 ] ,
          "attributes": {
            "ROUTING": "X15Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8742 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8740 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8739 ] ,
          "attributes": {
            "ROUTING": "X5Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8737 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8736 ] ,
          "attributes": {
            "ROUTING": "X5Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8734 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8733 ] ,
          "attributes": {
            "ROUTING": "X5Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8731 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8730 ] ,
          "attributes": {
            "ROUTING": "X5Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8728 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8727 ] ,
          "attributes": {
            "ROUTING": "X6Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8725 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8724 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8722 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8721 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8719 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8718 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8716 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8715 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8713 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8712 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8710 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8709 ] ,
          "attributes": {
            "ROUTING": "X7Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8706 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8704 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8703 ] ,
          "attributes": {
            "ROUTING": "X15Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8701 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8700 ] ,
          "attributes": {
            "ROUTING": "X15Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8698 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8697 ] ,
          "attributes": {
            "ROUTING": "X15Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8695 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8694 ] ,
          "attributes": {
            "ROUTING": "X15Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8692 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8691 ] ,
          "attributes": {
            "ROUTING": "X15Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8689 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8688 ] ,
          "attributes": {
            "ROUTING": "X16Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8686 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8685 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8683 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8682 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8680 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8679 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8677 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8676 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8674 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8673 ] ,
          "attributes": {
            "ROUTING": "X16Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8671 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8670 ] ,
          "attributes": {
            "ROUTING": "X17Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8668 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8667 ] ,
          "attributes": {
            "ROUTING": "X17Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8665 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I3_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8664 ] ,
          "attributes": {
            "ROUTING": "X17Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[3]": {
          "hide_name": 0,
          "bits": [ 8662 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F7;;1;X7Y12/E820;X7Y12/E820/F7;1;X11Y12/S270;X11Y12/S270/E824;1;X11Y13/W270;X11Y13/W270/S271;1;X10Y13/S270;X10Y13/S270/W271;1;X10Y14/E270;X10Y14/E270/S271;1;X10Y14/D1;X10Y14/D1/E270;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.led_counter[0]": {
          "hide_name": 0,
          "bits": [ 8659 ] ,
          "attributes": {
            "ROUTING": "X40Y7/N230;X40Y7/N230/E231;1;X40Y6/B1;X40Y6/B1/N231;1;X40Y6/XD1;X40Y6/XD1/B1;1;X17Y7/A6;X17Y7/A6/X01;1;X17Y7/X05;X17Y7/X05/Q0;1;X17Y7/B7;X17Y7/B7/X05;1;X17Y7/E200;X17Y7/E200/Q0;1;X19Y7/E200;X19Y7/E200/E202;1;X21Y7/E800;X21Y7/E800/E202;1;X29Y7/E800;X29Y7/E800/E808;1;X37Y7/E230;X37Y7/E230/E808;1;X39Y7/E230;X39Y7/E230/E232;1;X40Y7/B2;X40Y7/B2/E231;1;X17Y7/X01;X17Y7/X01/Q0;1;X17Y7/B5;X17Y7/B5/X01;1;X10Y11/X08;X10Y11/X08/S211;1;X10Y11/B6;X10Y11/B6/X08;1;X17Y7/Q0;;1;X17Y7/S200;X17Y7/S200/Q0;1;X17Y9/S210;X17Y9/S210/S202;1;X17Y11/W210;X17Y11/W210/S212;1;X15Y11/W810;X15Y11/W810/W212;1;X11Y11/N210;X11Y11/N210/W814;1;X11Y10/W210;X11Y10/W210/N211;1;X10Y10/S210;X10Y10/S210/W211;1;X10Y11/B2;X10Y11/B2/S211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:6.11-6.22",
            "hdlname": "disp led_counter"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8657 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[4]": {
          "hide_name": 0,
          "bits": [ 8656 ] ,
          "attributes": {
            "ROUTING": "X10Y12/F3;;1;X10Y12/S130;X10Y12/S130/F3;1;X10Y13/S230;X10Y13/S230/S131;1;X10Y14/X08;X10Y14/X08/S231;1;X10Y14/SEL0;X10Y14/SEL0/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8654 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8653 ] ,
          "attributes": {
            "ROUTING": "X10Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8651 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8650 ] ,
          "attributes": {
            "ROUTING": "X10Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8648 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8647 ] ,
          "attributes": {
            "ROUTING": "X10Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8645 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8644 ] ,
          "attributes": {
            "ROUTING": "X9Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8642 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8641 ] ,
          "attributes": {
            "ROUTING": "X9Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8639 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8638 ] ,
          "attributes": {
            "ROUTING": "X9Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8636 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8635 ] ,
          "attributes": {
            "ROUTING": "X9Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8633 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8632 ] ,
          "attributes": {
            "ROUTING": "X9Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8630 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8629 ] ,
          "attributes": {
            "ROUTING": "X9Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8627 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8626 ] ,
          "attributes": {
            "ROUTING": "X8Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8624 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8623 ] ,
          "attributes": {
            "ROUTING": "X8Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8621 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8620 ] ,
          "attributes": {
            "ROUTING": "X8Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8618 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8617 ] ,
          "attributes": {
            "ROUTING": "X8Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8615 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8614 ] ,
          "attributes": {
            "ROUTING": "X8Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8612 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8611 ] ,
          "attributes": {
            "ROUTING": "X8Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8609 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8608 ] ,
          "attributes": {
            "ROUTING": "X7Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8606 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8605 ] ,
          "attributes": {
            "ROUTING": "X7Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8603 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8602 ] ,
          "attributes": {
            "ROUTING": "X7Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8600 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8599 ] ,
          "attributes": {
            "ROUTING": "X7Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8597 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8596 ] ,
          "attributes": {
            "ROUTING": "X7Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8594 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8593 ] ,
          "attributes": {
            "ROUTING": "X7Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8591 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8590 ] ,
          "attributes": {
            "ROUTING": "X6Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8588 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8587 ] ,
          "attributes": {
            "ROUTING": "X6Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8583 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8581 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8580 ] ,
          "attributes": {
            "ROUTING": "X5Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8578 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8577 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F6;;1;X5Y12/S130;X5Y12/S130/F6;1;X5Y12/B3;X5Y12/B3/S130;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8576 ] ,
          "attributes": {
            "ROUTING": "X5Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8574 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[1]": {
          "hide_name": 0,
          "bits": [ 8573 ] ,
          "attributes": {
            "ROUTING": "X6Y12/E210;X6Y12/E210/S111;1;X8Y12/E210;X8Y12/E210/E212;1;X10Y12/S210;X10Y12/S210/E212;1;X10Y14/B1;X10Y14/B1/S212;1;X6Y11/F7;;1;X6Y11/SN10;X6Y11/SN10/F7;1;X6Y12/W210;X6Y12/W210/S111;1;X5Y12/B4;X5Y12/B4/W211;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8572 ] ,
          "attributes": {
            "ROUTING": "X5Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8570 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8569 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F6;;1;X6Y11/W130;X6Y11/W130/F6;1;X5Y11/S270;X5Y11/S270/W131;1;X5Y12/B5;X5Y12/B5/S271;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8568 ] ,
          "attributes": {
            "ROUTING": "X5Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8566 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8565 ] ,
          "attributes": {
            "ROUTING": "X6Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8563 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8562 ] ,
          "attributes": {
            "ROUTING": "X6Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8560 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8559 ] ,
          "attributes": {
            "ROUTING": "X6Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 8558 ] ,
          "attributes": {
            "ROUTING": "X6Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 8556 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F6;;1;X6Y12/S130;X6Y12/S130/F6;1;X6Y12/B2;X6Y12/B2/S130;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8554 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8552 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8551 ] ,
          "attributes": {
            "ROUTING": "X8Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8549 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8548 ] ,
          "attributes": {
            "ROUTING": "X8Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8546 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8545 ] ,
          "attributes": {
            "ROUTING": "X8Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8543 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8542 ] ,
          "attributes": {
            "ROUTING": "X8Y14/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8540 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8539 ] ,
          "attributes": {
            "ROUTING": "X9Y14/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8537 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8536 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8534 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8533 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8531 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8530 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8528 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8527 ] ,
          "attributes": {
            "ROUTING": "X9Y14/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8525 ] ,
          "attributes": {
            "ROUTING": "X7Y14/W240;X7Y14/W240/W242;1;X6Y14/N240;X6Y14/N240/W241;1;X6Y12/X01;X6Y12/X01/N242;1;X6Y12/A6;X6Y12/A6/X01;1;X9Y14/F4;;1;X9Y14/W240;X9Y14/W240/F4;1;X7Y14/N240;X7Y14/N240/W242;1;X7Y12/N240;X7Y12/N240/N242;1;X7Y11/X05;X7Y11/X05/N241;1;X7Y11/A5;X7Y11/A5/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8521 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8519 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8518 ] ,
          "attributes": {
            "ROUTING": "X9Y11/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8515 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8513 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8512 ] ,
          "attributes": {
            "ROUTING": "X8Y13/F0;;1;X8Y13/E130;X8Y13/E130/F0;1;X9Y13/N230;X9Y13/N230/E131;1;X9Y11/X02;X9Y11/X02/N232;1;X9Y11/A1;X9Y11/A1/X02;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8511 ] ,
          "attributes": {
            "ROUTING": "X9Y11/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8509 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8508 ] ,
          "attributes": {
            "ROUTING": "X9Y11/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8507 ] ,
          "attributes": {
            "ROUTING": "X9Y11/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 8505 ] ,
          "attributes": {
            "ROUTING": "X7Y12/W260;X7Y12/W260/S121;1;X6Y12/X07;X6Y12/X07/W261;1;X6Y12/B0;X6Y12/B0/X07;1;X7Y11/F4;;1;X7Y11/SN20;X7Y11/SN20/F4;1;X7Y12/E220;X7Y12/E220/S121;1;X7Y12/C7;X7Y12/C7/E220;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 8503 ] ,
          "attributes": {
            "ROUTING": "X7Y12/W200;X7Y12/W200/N101;1;X6Y12/X05;X6Y12/X05/W201;1;X6Y12/B1;X6Y12/B1/X05;1;X7Y13/F4;;1;X7Y13/N100;X7Y13/N100/F4;1;X7Y12/B7;X7Y12/B7/N101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8500 ] ,
          "attributes": {
            "ROUTING": "X8Y11/B6;X8Y11/B6/N251;1;X8Y13/F7;;1;X8Y13/SN10;X8Y13/SN10/F7;1;X8Y12/N250;X8Y12/N250/N111;1;X8Y11/E250;X8Y11/E250/N251;1;X9Y11/A0;X9Y11/A0/E251;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8497 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8495 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8494 ] ,
          "attributes": {
            "ROUTING": "X8Y11/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8492 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8491 ] ,
          "attributes": {
            "ROUTING": "X8Y11/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8489 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8488 ] ,
          "attributes": {
            "ROUTING": "X8Y11/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8486 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8485 ] ,
          "attributes": {
            "ROUTING": "X9Y11/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8484 ] ,
          "attributes": {
            "ROUTING": "X8Y11/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8482 ] ,
          "attributes": {
            "ROUTING": "X7Y13/EW20;X7Y13/EW20/F5;1;X8Y13/N220;X8Y13/N220/E121;1;X8Y11/X07;X8Y11/X07/N222;1;X8Y11/A5;X8Y11/A5/X07;1;X7Y13/F5;;1;X7Y13/SN10;X7Y13/SN10/F5;1;X7Y12/N250;X7Y12/N250/N111;1;X7Y11/B7;X7Y11/B7/N251;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8479 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8477 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8476 ] ,
          "attributes": {
            "ROUTING": "X6Y11/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8474 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8473 ] ,
          "attributes": {
            "ROUTING": "X6Y11/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8471 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F4;;1;X6Y11/E240;X6Y11/E240/F4;1;X6Y11/B7;X6Y11/B7/E240;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8470 ] ,
          "attributes": {
            "ROUTING": "X7Y11/W130;X7Y11/W130/F6;1;X6Y11/A7;X6Y11/A7/W131;1;X7Y11/F6;;1;X7Y11/W260;X7Y11/W260/F6;1;X6Y11/X07;X6Y11/X07/W261;1;X6Y11/A4;X6Y11/A4/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8469 ] ,
          "attributes": {
            "ROUTING": "X6Y11/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8467 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F5;;1;X6Y11/N250;X6Y11/N250/F5;1;X6Y11/B6;X6Y11/B6/N250;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8466 ] ,
          "attributes": {
            "ROUTING": "X6Y11/S210;X6Y11/S210/W111;1;X6Y11/A6;X6Y11/A6/S210;1;X7Y11/F7;;1;X7Y11/EW10;X7Y11/EW10/F7;1;X6Y11/W210;X6Y11/W210/W111;1;X6Y11/A5;X6Y11/A5/W210;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8465 ] ,
          "attributes": {
            "ROUTING": "X6Y11/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8463 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F0;;1;X7Y11/W100;X7Y11/W100/F0;1;X7Y11/B4;X7Y11/B4/W100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8462 ] ,
          "attributes": {
            "ROUTING": "X7Y11/A4;X7Y11/A4/W131;1;X8Y11/F6;;1;X8Y11/W130;X8Y11/W130/F6;1;X7Y11/A0;X7Y11/A0/W131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8461 ] ,
          "attributes": {
            "ROUTING": "X7Y11/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8459 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_I0[0]": {
          "hide_name": 0,
          "bits": [ 8458 ] ,
          "attributes": {
            "ROUTING": "X7Y13/X06;X7Y13/X06/F3;1;X7Y13/A4;X7Y13/A4/X06;1;X7Y13/F3;;1;X7Y13/N230;X7Y13/N230/F3;1;X7Y11/X02;X7Y11/X02/N232;1;X7Y11/A1;X7Y11/A1/X02;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8457 ] ,
          "attributes": {
            "ROUTING": "X7Y11/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8455 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8454 ] ,
          "attributes": {
            "ROUTING": "X7Y11/A2;X7Y11/A2/F5;1;X7Y11/F5;;1;X7Y11/E250;X7Y11/E250/F5;1;X9Y11/A2;X9Y11/A2/E252;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8453 ] ,
          "attributes": {
            "ROUTING": "X7Y11/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8450 ] ,
          "attributes": {
            "ROUTING": "X13Y12/E210;X13Y12/E210/E212;1;X14Y12/S210;X14Y12/S210/E211;1;X14Y12/A6;X14Y12/A6/S210;1;X9Y12/E200;X9Y12/E200/E202;1;X11Y12/E210;X11Y12/E210/E202;1;X13Y12/S210;X13Y12/S210/E212;1;X13Y12/A7;X13Y12/A7/S210;1;X8Y12/S200;X8Y12/S200/E201;1;X8Y13/C4;X8Y13/C4/S201;1;X7Y14/F0;;1;X7Y14/N200;X7Y14/N200/F0;1;X7Y12/E200;X7Y12/E200/N202;1;X7Y13/B0;X7Y13/B0/X07;1;X7Y13/X01;X7Y13/X01/N201;1;X7Y13/X07;X7Y13/X07/N201;1;X7Y13/B2;X7Y13/B2/X01;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8448 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8446 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8445 ] ,
          "attributes": {
            "ROUTING": "X5Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8443 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8442 ] ,
          "attributes": {
            "ROUTING": "X5Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8440 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8439 ] ,
          "attributes": {
            "ROUTING": "X5Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8437 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8436 ] ,
          "attributes": {
            "ROUTING": "X5Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8434 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8433 ] ,
          "attributes": {
            "ROUTING": "X7Y13/W130;X7Y13/W130/F2;1;X6Y13/A0;X6Y13/A0/W131;1;X7Y13/F2;;1;X7Y13/E130;X7Y13/E130/F2;1;X8Y13/B7;X8Y13/B7/E131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8432 ] ,
          "attributes": {
            "ROUTING": "X6Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8430 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_I0_LUT1_F_I0_LUT2_I0_F_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT[2]": {
          "hide_name": 0,
          "bits": [ 8429 ] ,
          "attributes": {
            "ROUTING": "X10Y13/W260;X10Y13/W260/S261;1;X8Y13/W270;X8Y13/W270/W262;1;X7Y13/X04;X7Y13/X04/W271;1;X7Y13/B3;X7Y13/B3/X04;1;X5Y12/A4;X5Y12/A4/S231;1;X5Y11/S230;X5Y11/S230/W232;1;X5Y12/A6;X5Y12/A6/S231;1;X9Y11/S210;X9Y11/S210/W111;1;X9Y13/W210;X9Y13/W210/S212;1;X7Y13/W210;X7Y13/W210/W212;1;X5Y13/B5;X5Y13/B5/W212;1;X10Y11/EW10;X10Y11/EW10/F6;1;X9Y11/B0;X9Y11/B0/W111;1;X8Y12/W220;X8Y12/W220/W222;1;X6Y12/W230;X6Y12/W230/W222;1;X5Y12/X02;X5Y12/X02/W231;1;X5Y12/A2;X5Y12/A2/X02;1;X10Y14/W260;X10Y14/W260/S262;1;X9Y14/X07;X9Y14/X07/W261;1;X9Y14/B1;X9Y14/B1/X07;1;X7Y11/W230;X7Y11/W230/W222;1;X6Y11/B5;X6Y11/B5/W231;1;X7Y11/S260;X7Y11/S260/W262;1;X7Y13/W260;X7Y13/W260/S262;1;X6Y13/S260;X6Y13/S260/W261;1;X6Y14/X05;X6Y14/X05/S261;1;X6Y14/B0;X6Y14/B0/X05;1;X9Y11/W220;X9Y11/W220/W121;1;X8Y11/X01;X8Y11/X01/W221;1;X8Y11/B4;X8Y11/B4/X01;1;X10Y11/EW20;X10Y11/EW20/F6;1;X9Y11/W260;X9Y11/W260/W121;1;X7Y11/W270;X7Y11/W270/W262;1;X6Y11/X04;X6Y11/X04/W271;1;X6Y11/B3;X6Y11/B3/X04;1;X9Y12/S220;X9Y12/S220/W221;1;X9Y14/X03;X9Y14/X03/S222;1;X9Y14/B3;X9Y14/B3/X03;1;X10Y12/S260;X10Y12/S260/S121;1;X10Y14/C1;X10Y14/C1/S262;1;X8Y13/W220;X8Y13/W220/S221;1;X6Y13/X05;X6Y13/X05/W222;1;X6Y13/B1;X6Y13/B1/X05;1;X10Y11/F6;;1;X10Y11/SN20;X10Y11/SN20/F6;1;X10Y12/W220;X10Y12/W220/S121;1;X8Y12/S220;X8Y12/S220/W222;1;X8Y14/W220;X8Y14/W220/S222;1;X6Y14/X01;X6Y14/X01/W222;1;X6Y14/B2;X6Y14/B2/X01;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0[1]": {
          "hide_name": 0,
          "bits": [ 8428 ] ,
          "attributes": {
            "ROUTING": "X8Y13/S240;X8Y13/S240/F4;1;X8Y13/B0;X8Y13/B0/S240;1;X8Y13/F4;;1;X8Y13/W240;X8Y13/W240/F4;1;X6Y13/X03;X6Y13/X03/W242;1;X6Y13/A1;X6Y13/A1/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8427 ] ,
          "attributes": {
            "ROUTING": "X6Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8425 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_I0": {
          "hide_name": 0,
          "bits": [ 8424 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F0;;1;X7Y13/S130;X7Y13/S130/F0;1;X7Y13/W250;X7Y13/W250/S130;1;X6Y13/A2;X6Y13/A2/W251;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8423 ] ,
          "attributes": {
            "ROUTING": "X6Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8421 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8420 ] ,
          "attributes": {
            "ROUTING": "X6Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8418 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 8417 ] ,
          "attributes": {
            "ROUTING": "X6Y12/X03;X6Y12/X03/S241;1;X6Y12/A1;X6Y12/A1/X03;1;X6Y14/B4;X6Y14/B4/E211;1;X6Y11/S240;X6Y11/S240/W241;1;X6Y13/S240;X6Y13/S240/S242;1;X6Y13/B0;X6Y13/B0/S240;1;X9Y11/B2;X9Y11/B2/W240;1;X7Y11/S240;X7Y11/S240/W242;1;X7Y11/B1;X7Y11/B1/S240;1;X9Y11/B3;X9Y11/B3/W240;1;X5Y12/A3;X5Y12/A3/E200;1;X6Y13/B4;X6Y13/B4/X01;1;X9Y11/S200;X9Y11/S200/W101;1;X9Y13/S210;X9Y13/S210/S202;1;X9Y14/B2;X9Y14/B2/S211;1;X8Y11/N240;X8Y11/N240/W241;1;X8Y11/B5;X8Y11/B5/N240;1;X6Y11/N240;X6Y11/N240/W241;1;X6Y11/B4;X6Y11/B4/N240;1;X6Y14/B1;X6Y14/B1/E211;1;X5Y13/S210;X5Y13/S210/S202;1;X5Y14/E210;X5Y14/E210/S211;1;X6Y14/B5;X6Y14/B5/E211;1;X9Y11/W240;X9Y11/W240/W101;1;X7Y11/W240;X7Y11/W240/W242;1;X7Y11/B2;X7Y11/B2/W240;1;X5Y13/E200;X5Y13/E200/S202;1;X6Y13/X01;X6Y13/X01/E201;1;X6Y13/B3;X6Y13/B3/X01;1;X10Y11/F2;;1;X10Y11/W100;X10Y11/W100/F2;1;X9Y11/W800;X9Y11/W800/W101;1;X5Y11/S200;X5Y11/S200/W804;1;X5Y12/E200;X5Y12/E200/S201;1;X6Y12/N200;X6Y12/N200/E201;1;X6Y12/A0;X6Y12/A0/N200;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8416 ] ,
          "attributes": {
            "ROUTING": "X6Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 8414 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_1_CIN": {
          "hide_name": 0,
          "bits": [ 8413 ] ,
          "attributes": {
            "ROUTING": "X6Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8411 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8410 ] ,
          "attributes": {
            "ROUTING": "X7Y11/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8408 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8407 ] ,
          "attributes": {
            "ROUTING": "X18Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8405 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8404 ] ,
          "attributes": {
            "ROUTING": "X18Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8402 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8401 ] ,
          "attributes": {
            "ROUTING": "X19Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8399 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8398 ] ,
          "attributes": {
            "ROUTING": "X19Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8396 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8395 ] ,
          "attributes": {
            "ROUTING": "X19Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8393 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8392 ] ,
          "attributes": {
            "ROUTING": "X19Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8390 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8389 ] ,
          "attributes": {
            "ROUTING": "X19Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8387 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8386 ] ,
          "attributes": {
            "ROUTING": "X19Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8384 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8383 ] ,
          "attributes": {
            "ROUTING": "X20Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8381 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8380 ] ,
          "attributes": {
            "ROUTING": "X20Y12/COUT0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8378 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8377 ] ,
          "attributes": {
            "ROUTING": "X20Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 8374 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F5;;1;X12Y14/E130;X12Y14/E130/F5;1;X12Y14/C2;X12Y14/C2/E130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8367 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_I0": {
          "hide_name": 0,
          "bits": [ 8365 ] ,
          "attributes": {
            "ROUTING": "X8Y15/F7;;1;X8Y15/A2;X8Y15/A2/F7;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8364 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8363 ] ,
          "attributes": {
            "ROUTING": "X8Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_LUT3_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 8361 ] ,
          "attributes": {
            "ROUTING": "X8Y15/N100;X8Y15/N100/F6;1;X8Y15/A1;X8Y15/A1/N100;1;X8Y15/F6;;1;X8Y15/W100;X8Y15/W100/F6;1;X8Y15/B4;X8Y15/B4/W100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8359 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8357 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8356 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8354 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8353 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8351 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8350 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8348 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8347 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8345 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8344 ] ,
          "attributes": {
            "ROUTING": "X8Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8342 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8341 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8339 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8338 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8336 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8335 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8333 ] ,
          "attributes": {
            "ROUTING": "X8Y15/N250;X8Y15/N250/N111;1;X8Y15/B7;X8Y15/B7/N250;1;X8Y15/E250;X8Y15/E250/N111;1;X8Y15/B5;X8Y15/B5/E250;1;X8Y16/F3;;1;X8Y16/SN10;X8Y16/SN10/F3;1;X8Y15/C6;X8Y15/C6/N111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8331 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8329 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8328 ] ,
          "attributes": {
            "ROUTING": "X7Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8326 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8325 ] ,
          "attributes": {
            "ROUTING": "X7Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8323 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8322 ] ,
          "attributes": {
            "ROUTING": "X7Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8320 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8319 ] ,
          "attributes": {
            "ROUTING": "X7Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8317 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8316 ] ,
          "attributes": {
            "ROUTING": "X8Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8315 ] ,
          "attributes": {
            "ROUTING": "X8Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8312 ] ,
          "attributes": {
            "ROUTING": "X8Y15/EW10;X8Y15/EW10/F2;1;X9Y15/S250;X9Y15/S250/E111;1;X9Y15/B3;X9Y15/B3/S250;1;X8Y15/S220;X8Y15/S220/F2;1;X8Y15/C4;X8Y15/C4/S220;1;X8Y15/F2;;1;X8Y15/EW20;X8Y15/EW20/F2;1;X9Y15/C2;X9Y15/C2/E121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8310 ] ,
          "attributes": {
            "ROUTING": "X8Y15/A0;X8Y15/A0/F5;1;X8Y15/F5;;1;X8Y15/E130;X8Y15/E130/F5;1;X9Y15/B2;X9Y15/B2/E131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 8308 ] ,
          "attributes": {
            "ROUTING": "X8Y15/F4;;1;X8Y15/S240;X8Y15/S240/F4;1;X8Y16/E240;X8Y16/E240/S241;1;X10Y16/X03;X10Y16/X03/E242;1;X10Y16/A1;X10Y16/A1/X03;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8307 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8305 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8303 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8302 ] ,
          "attributes": {
            "ROUTING": "X9Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8300 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8299 ] ,
          "attributes": {
            "ROUTING": "X9Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8297 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8296 ] ,
          "attributes": {
            "ROUTING": "X9Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8294 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_LUT3_F_I2_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 8293 ] ,
          "attributes": {
            "ROUTING": "X9Y15/B6;X9Y15/B6/F3;1;X9Y15/F3;;1;X9Y15/S100;X9Y15/S100/F3;1;X9Y16/A5;X9Y16/A5/S101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8292 ] ,
          "attributes": {
            "ROUTING": "X9Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8290 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8289 ] ,
          "attributes": {
            "ROUTING": "X10Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8288 ] ,
          "attributes": {
            "ROUTING": "X10Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8286 ] ,
          "attributes": {
            "ROUTING": "X10Y16/SN10;X10Y16/SN10/F1;1;X10Y15/C7;X10Y15/C7/N111;1;X10Y15/W240;X10Y15/W240/N101;1;X9Y15/C6;X9Y15/C6/W241;1;X10Y16/F1;;1;X10Y16/N100;X10Y16/N100/F1;1;X10Y15/B6;X10Y15/B6/N101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8284 ] ,
          "attributes": {
            "ROUTING": "X10Y15/S230;X10Y15/S230/E131;1;X10Y16/X02;X10Y16/X02/S231;1;X10Y16/A0;X10Y16/A0/X02;1;X9Y15/F2;;1;X9Y15/E130;X9Y15/E130/F2;1;X10Y15/B7;X10Y15/B7/E131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8282 ] ,
          "attributes": {
            "ROUTING": "X10Y15/F7;;1;X10Y15/EW10;X10Y15/EW10/F7;1;X11Y15/A0;X11Y15/A0/E111;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8281 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8279 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8278 ] ,
          "attributes": {
            "ROUTING": "X11Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8276 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8274 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8273 ] ,
          "attributes": {
            "ROUTING": "X10Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8271 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8270 ] ,
          "attributes": {
            "ROUTING": "X10Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8268 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8267 ] ,
          "attributes": {
            "ROUTING": "X10Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_CIN": {
          "hide_name": 0,
          "bits": [ 8266 ] ,
          "attributes": {
            "ROUTING": "X10Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8264 ] ,
          "attributes": {
            "ROUTING": "X10Y15/E100;X10Y15/E100/F6;1;X10Y15/A4;X10Y15/A4/E100;1;X10Y15/F6;;1;X10Y15/E130;X10Y15/E130/F6;1;X11Y15/B2;X11Y15/B2/E131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8262 ] ,
          "attributes": {
            "ROUTING": "X10Y15/A5;X10Y15/A5/E111;1;X9Y15/F6;;1;X9Y15/EW10;X9Y15/EW10/F6;1;X10Y15/E210;X10Y15/E210/E111;1;X11Y15/N210;X11Y15/N210/E211;1;X11Y14/B0;X11Y14/B0/N211;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8260 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8259 ] ,
          "attributes": {
            "ROUTING": "X15Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8257 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8256 ] ,
          "attributes": {
            "ROUTING": "X14Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8254 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8253 ] ,
          "attributes": {
            "ROUTING": "X14Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8251 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8250 ] ,
          "attributes": {
            "ROUTING": "X14Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8248 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8247 ] ,
          "attributes": {
            "ROUTING": "X14Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8245 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8244 ] ,
          "attributes": {
            "ROUTING": "X14Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8242 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8241 ] ,
          "attributes": {
            "ROUTING": "X14Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8239 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8238 ] ,
          "attributes": {
            "ROUTING": "X13Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8236 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8235 ] ,
          "attributes": {
            "ROUTING": "X13Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8233 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8232 ] ,
          "attributes": {
            "ROUTING": "X13Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8230 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8229 ] ,
          "attributes": {
            "ROUTING": "X13Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8227 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8226 ] ,
          "attributes": {
            "ROUTING": "X13Y13/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8224 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_I1": {
          "hide_name": 0,
          "bits": [ 8223 ] ,
          "attributes": {
            "ROUTING": "X11Y14/F0;;1;X11Y14/SN10;X11Y14/SN10/F0;1;X11Y13/E210;X11Y13/E210/N111;1;X12Y13/B5;X12Y13/B5/E211;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8222 ] ,
          "attributes": {
            "ROUTING": "X13Y13/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8220 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8219 ] ,
          "attributes": {
            "ROUTING": "X12Y13/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8217 ] ,
          "attributes": {
            "ROUTING": "X12Y14/C3;X12Y14/C3/X01;1;X12Y13/S220;X12Y13/S220/E221;1;X12Y14/X01;X12Y14/X01/S221;1;X12Y14/B5;X12Y14/B5/X01;1;X11Y15/F2;;1;X11Y15/N220;X11Y15/N220/F2;1;X11Y13/E220;X11Y13/E220/N222;1;X12Y13/X01;X12Y13/X01/E221;1;X12Y13/B4;X12Y13/B4/X01;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 8216 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F3;;1;X12Y14/B6;X12Y14/B6/F3;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 8214 ] ,
          "attributes": {
            "ROUTING": "X11Y15/N100;X11Y15/N100/F0;1;X11Y14/B4;X11Y14/B4/N101;1;X11Y15/SN20;X11Y15/SN20/F0;1;X11Y14/C0;X11Y14/C0/N121;1;X11Y15/F0;;1;X11Y15/E130;X11Y15/E130/F0;1;X11Y15/C2;X11Y15/C2/E130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8211 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8209 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2_ALU_I1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8208 ] ,
          "attributes": {
            "ROUTING": "X12Y13/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 8206 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 8205 ] ,
          "attributes": {
            "ROUTING": "X12Y13/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 8204 ] ,
          "attributes": {
            "ROUTING": "X12Y13/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 8201 ] ,
          "attributes": {
            "ROUTING": "X12Y14/X03;X12Y14/X03/W262;1;X12Y14/D3;X12Y14/D3/X03;1;X12Y14/C5;X12Y14/C5/W262;1;X14Y14/W260;X14Y14/W260/W232;1;X17Y13/F3;;1;X17Y13/W130;X17Y13/W130/F3;1;X16Y13/S230;X16Y13/S230/W131;1;X16Y14/W230;X16Y14/W230/S231;1;X14Y14/W230;X14Y14/W230/W232;1;X12Y14/X02;X12Y14/X02/W232;1;X12Y14/D4;X12Y14/D4/X02;1",
            "abc9_carry": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:39.28-39.39|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8199 ] ,
          "attributes": {
            "ROUTING": "X12Y14/E230;X12Y14/E230/E131;1;X12Y14/C4;X12Y14/C4/E230;1;X11Y14/F4;;1;X11Y14/E130;X11Y14/E130/F4;1;X12Y14/N230;X12Y14/N230/E131;1;X12Y13/B3;X12Y13/B3/N231;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8196 ] ,
          "attributes": {
            "ROUTING": "X12Y12/A1;X12Y12/A1/X01;1;X9Y11/E100;X9Y11/E100/F4;1;X10Y11/S200;X10Y11/S200/E101;1;X10Y12/E200;X10Y12/E200/S201;1;X12Y12/X01;X12Y12/X01/E202;1;X12Y12/A7;X12Y12/A7/X01;1;X7Y11/X07;X7Y11/X07/W241;1;X7Y11/B6;X7Y11/B6/X07;1;X8Y11/W240;X8Y11/W240/W101;1;X7Y11/C7;X7Y11/C7/W241;1;X9Y11/F4;;1;X9Y11/W100;X9Y11/W100/F4;1;X8Y11/C6;X8Y11/C6/W101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 8193 ] ,
          "attributes": {
            "ROUTING": "X12Y12/S100;X12Y12/S100/F6;1;X12Y13/S200;X12Y13/S200/S101;1;X12Y14/C6;X12Y14/C6/S201;1;X12Y12/F6;;1;X12Y12/EW20;X12Y12/EW20/F6;1;X13Y12/E260;X13Y12/E260/E121;1;X15Y12/X03;X15Y12/X03/E262;1;X15Y12/B4;X15Y12/B4/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8191 ] ,
          "attributes": {
            "ROUTING": "X12Y12/B7;X12Y12/B7/X07;1;X14Y12/W130;X14Y12/W130/F0;1;X14Y12/B6;X14Y12/B6/W130;1;X14Y12/F0;;1;X14Y12/EW20;X14Y12/EW20/F0;1;X13Y12/W260;X13Y12/W260/W121;1;X12Y12/X07;X12Y12/X07/W261;1;X12Y12/B6;X12Y12/B6/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8190 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8188 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8187 ] ,
          "attributes": {
            "ROUTING": "X13Y12/F7;;1;X13Y12/A5;X13Y12/A5/F7;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8186 ] ,
          "attributes": {
            "ROUTING": "X14Y12/CIN0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8184 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8183 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F5;;1;X12Y12/E250;X12Y12/E250/F5;1;X13Y12/A4;X13Y12/A4/E251;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8182 ] ,
          "attributes": {
            "ROUTING": "X13Y12/COUT4;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8180 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8179 ] ,
          "attributes": {
            "ROUTING": "X12Y12/F1;;1;X12Y12/EW10;X12Y12/EW10/F1;1;X13Y12/A3;X13Y12/A3/E111;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8178 ] ,
          "attributes": {
            "ROUTING": "X13Y12/COUT3;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8176 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_I0": {
          "hide_name": 0,
          "bits": [ 8175 ] ,
          "attributes": {
            "ROUTING": "X13Y12/X07;X13Y12/X07/F6;1;X13Y12/A2;X13Y12/A2/X07;1;X13Y12/F6;;1;X13Y12/E100;X13Y12/E100/F6;1;X14Y12/E200;X14Y12/E200/E101;1;X15Y12/X01;X15Y12/X01/E201;1;X15Y12/B2;X15Y12/B2/X01;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8174 ] ,
          "attributes": {
            "ROUTING": "X13Y12/COUT2;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 8172 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 8171 ] ,
          "attributes": {
            "ROUTING": "X13Y12/COUT1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:428.4-432.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:331.28-331.64|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:368.4-373.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/techmap.v:400.4-404.3|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8169 ] ,
          "attributes": {
            "ROUTING": "X14Y12/W210;X14Y12/W210/N211;1;X13Y12/X02;X13Y12/X02/W211;1;X13Y12/A1;X13Y12/A1/X02;1;X10Y14/E100;X10Y14/E100/OF0;1;X11Y14/E200;X11Y14/E200/E101;1;X13Y14/E200;X13Y14/E200/E202;1;X14Y14/X01;X14Y14/X01/E201;1;X14Y14/C0;X14Y14/C0/X01;1;X10Y14/OF0;;1;X10Y14/SN10;X10Y14/SN10/OF0;1;X10Y13/E810;X10Y13/E810/N111;1;X14Y13/N210;X14Y13/N210/E814;1;X14Y12/E210;X14Y12/E210/N211;1;X15Y12/B1;X15Y12/B1/E211;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted[0]": {
          "hide_name": 0,
          "bits": [ 8167 ] ,
          "attributes": {
            "ROUTING": "X14Y13/E810;X14Y13/E810/N111;1;X22Y13/E810;X22Y13/E810/E818;1;X30Y13/E820;X30Y13/E820/E818;1;X38Y13/E130;X38Y13/E130/E828;1;X39Y13/E230;X39Y13/E230/E131;1;X41Y13/X06;X41Y13/X06/E232;1;X41Y13/D1;X41Y13/D1/X06;1;X14Y14/SN20;X14Y14/SN20/Q4;1;X14Y15/D2;X14Y15/D2/S121;1;X41Y8/X06;X41Y8/X06/N272;1;X41Y8/D3;X41Y8/D3/X06;1;X41Y12/N270;X41Y12/N270/E271;1;X41Y10/N270;X41Y10/N270/N272;1;X41Y8/X02;X41Y8/X02/N272;1;X41Y8/D7;X41Y8/D7/X02;1;X40Y14/E240;X40Y14/E240/E828;1;X41Y14/S240;X41Y14/S240/E241;1;X41Y15/D7;X41Y15/D7/S241;1;X14Y14/SN10;X14Y14/SN10/Q4;1;X14Y15/D6;X14Y15/D6/S111;1;X14Y14/Q4;;1;X14Y14/E820;X14Y14/E820/Q4;1;X22Y14/E820;X22Y14/E820/E828;1;X30Y14/E240;X30Y14/E240/E828;1;X32Y14/E820;X32Y14/E820/E242;1;X40Y14/N270;X40Y14/N270/E828;1;X40Y12/E270;X40Y12/E270/N272;1;X41Y12/X04;X41Y12/X04/E271;1;X41Y12/D7;X41Y12/D7/X04;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8166 ] ,
          "attributes": {
            "ROUTING": "X14Y14/F0;;1;X14Y14/D4;X14Y14/D4/F0;1;X14Y14/XD4;X14Y14/XD4/D4;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 8163 ] ,
          "attributes": {
            "ROUTING": "X9Y13/E260;X9Y13/E260/E262;1;X11Y13/E260;X11Y13/E260/E262;1;X12Y13/N260;X12Y13/N260/E261;1;X12Y12/X05;X12Y12/X05/N261;1;X12Y12/A5;X12Y12/A5/X05;1;X8Y13/X04;X8Y13/X04/E252;1;X8Y13/C0;X8Y13/C0/X04;1;X7Y13/E260;X7Y13/E260/E121;1;X8Y13/C7;X8Y13/C7/E261;1;X11Y13/S270;X11Y13/S270/E824;1;X11Y14/E270;X11Y14/E270/S271;1;X12Y14/A1;X12Y14/A1/E271;1;X6Y13/E250;X6Y13/E250/F5;1;X7Y13/X08;X7Y13/X08/E251;1;X7Y13/B5;X7Y13/B5/X08;1;X6Y13/F5;;1;X6Y13/EW20;X6Y13/EW20/F5;1;X7Y13/E820;X7Y13/E820/E121;1;X11Y13/N270;X11Y13/N270/E824;1;X11Y12/E270;X11Y12/E270/N271;1;X12Y12/A6;X12Y12/A6/E271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT4_F_I2_LUT3_I1_F_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 8160 ] ,
          "attributes": {
            "ROUTING": "X12Y14/D1;X12Y14/D1/F2;1;X12Y14/F2;;1;X12Y14/E100;X12Y14/E100/F2;1;X12Y14/C0;X12Y14/C0/E100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 8156 ] ,
          "attributes": {
            "ROUTING": "X12Y14/B4;X12Y14/B4/N271;1;X44Y11/S270;X44Y11/S270/S262;1;X44Y13/A0;X44Y13/A0/S272;1;X44Y13/XD0;X44Y13/XD0/A0;1;X44Y9/S260;X44Y9/S260/S262;1;X13Y15/W270;X13Y15/W270/S824;1;X12Y15/N270;X12Y15/N270/W271;1;X12Y14/X04;X12Y14/X04/N271;1;X12Y14/B1;X12Y14/B1/X04;1;X12Y13/S240;X12Y13/S240/S242;1;X12Y14/W240;X12Y14/W240/S241;1;X12Y14/B3;X12Y14/B3/W240;1;X17Y7/E100;X17Y7/E100/Q1;1;X18Y7/E240;X18Y7/E240/E101;1;X20Y7/E820;X20Y7/E820/E242;1;X28Y7/E830;X28Y7/E830/E828;1;X36Y7/E260;X36Y7/E260/E838;1;X38Y7/E260;X38Y7/E260/E262;1;X40Y7/X07;X40Y7/X07/E262;1;X40Y7/A2;X40Y7/A2/X07;1;X17Y7/A5;X17Y7/A5/X06;1;X13Y11/W240;X13Y11/W240/S242;1;X11Y11/W250;X11Y11/W250/W242;1;X10Y11/A2;X10Y11/A2/W251;1;X17Y7/X06;X17Y7/X06/Q1;1;X17Y7/A7;X17Y7/A7/X06;1;X12Y11/S240;X12Y11/S240/W241;1;X10Y11/A6;X10Y11/A6/W251;1;X12Y14/B2;X12Y14/B2/W240;1;X14Y7/S210;X14Y7/S210/W211;1;X14Y9/S210;X14Y9/S210/S212;1;X14Y11/S210;X14Y11/S210/S212;1;X14Y13/S210;X14Y13/S210/S212;1;X14Y14/B0;X14Y14/B0/S211;1;X17Y7/Q1;;1;X17Y7/W210;X17Y7/W210/Q1;1;X15Y7/W210;X15Y7/W210/W212;1;X13Y7/S210;X13Y7/S210/W212;1;X13Y9/S240;X13Y9/S240/S212;1;X13Y11/S820;X13Y11/S820/S242;1;X12Y14/A0;X12Y14/A0/N271;1;X44Y7/S260;X44Y7/S260/E262;1;X40Y7/E260;X40Y7/E260/E262;1;X42Y7/E260;X42Y7/E260/E262;1",
            "hdlname": "disp led_counter",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:6.11-6.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8153 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8152 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "disp.digit_extracted[1]": {
          "hide_name": 0,
          "bits": [ 8150 ] ,
          "attributes": {
            "ROUTING": "X23Y13/E200;X23Y13/E200/N201;1;X25Y13/E210;X25Y13/E210/E202;1;X27Y13/E810;X27Y13/E810/E212;1;X35Y13/E210;X35Y13/E210/E818;1;X37Y13/E240;X37Y13/E240/E212;1;X39Y13/E240;X39Y13/E240/E242;1;X41Y13/C1;X41Y13/C1/E242;1;X41Y8/X05;X41Y8/X05/N262;1;X41Y8/C7;X41Y8/C7/X05;1;X14Y15/X08;X14Y15/X08/S231;1;X14Y15/C6;X14Y15/C6/X08;1;X41Y12/N230;X41Y12/N230/E808;1;X41Y10/N260;X41Y10/N260/N232;1;X41Y8/C3;X41Y8/C3/N262;1;X14Y15/E230;X14Y15/E230/S231;1;X16Y15/E260;X16Y15/E260/E232;1;X18Y15/E830;X18Y15/E830/E262;1;X26Y15/E250;X26Y15/E250/E838;1;X28Y15/E200;X28Y15/E200/E252;1;X30Y15/E800;X30Y15/E800/E202;1;X38Y15/E200;X38Y15/E200/E808;1;X40Y15/E210;X40Y15/E210/E202;1;X41Y15/X06;X41Y15/X06/E211;1;X41Y15/C7;X41Y15/C7/X06;1;X22Y14/E100;X22Y14/E100/E808;1;X23Y14/N200;X23Y14/N200/E101;1;X23Y12/E200;X23Y12/E200/N202;1;X25Y12/E800;X25Y12/E800/E202;1;X33Y12/E800;X33Y12/E800/E808;1;X41Y12/S230;X41Y12/S230/E808;1;X41Y12/C7;X41Y12/C7/S230;1;X14Y14/S230;X14Y14/S230/Q3;1;X14Y15/X02;X14Y15/X02/S231;1;X14Y15/C2;X14Y15/C2/X02;1;X14Y14/Q3;;1;X14Y14/E800;X14Y14/E800/Q3;1;X22Y14/W200;X22Y14/W200/E808;1;X20Y14/X01;X20Y14/X01/W202;1;X20Y14/C2;X20Y14/C2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8149 ] ,
          "attributes": {
            "ROUTING": "X12Y14/OF0;;1;X12Y14/E200;X12Y14/E200/OF0;1;X14Y14/D3;X14Y14/D3/E202;1;X14Y14/XD3;X14Y14/XD3/D3;1"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F[3]": {
          "hide_name": 0,
          "bits": [ 8146 ] ,
          "attributes": {
            "ROUTING": "X12Y13/E130;X12Y13/E130/W838;1;X13Y13/S230;X13Y13/S230/E131;1;X13Y14/X08;X13Y14/X08/S231;1;X13Y14/D2;X13Y14/D2/X08;1;X12Y14/X05;X12Y14/X05/S261;1;X12Y14/SEL0;X12Y14/SEL0/X05;1;X20Y12/F3;;1;X20Y12/S130;X20Y12/S130/F3;1;X20Y13/W830;X20Y13/W830/S131;1;X12Y13/S260;X12Y13/S260/W838;1;X12Y14/D6;X12Y14/D6/S261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F[2]": {
          "hide_name": 0,
          "bits": [ 8144 ] ,
          "attributes": {
            "ROUTING": "X12Y12/E100;X12Y12/E100/F7;1;X13Y12/S240;X13Y12/S240/E101;1;X13Y14/C2;X13Y14/C2/S242;1;X12Y12/F7;;1;X12Y12/E270;X12Y12/E270/F7;1;X14Y12/E270;X14Y12/E270/E272;1;X15Y12/X04;X15Y12/X04/E271;1;X15Y12/B3;X15Y12/B3/X04;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F[1]": {
          "hide_name": 0,
          "bits": [ 8143 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F4;;1;X12Y14/EW10;X12Y14/EW10/F4;1;X13Y14/S250;X13Y14/S250/E111;1;X13Y14/B2;X13Y14/B2/S250;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted_DFF_Q_3_D_LUT3_F_I2_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM_LUT2_I1_1_F[0]": {
          "hide_name": 0,
          "bits": [ 8136 ] ,
          "attributes": {
            "ROUTING": "X12Y14/X06;X12Y14/X06/E231;1;X12Y14/A6;X12Y14/A6/X06;1;X13Y14/X05;X13Y14/X05/E222;1;X13Y14/A2;X13Y14/A2/X05;1;X6Y12/B6;X6Y12/B6/W231;1;X9Y12/E230;X9Y12/E230/E232;1;X11Y12/E230;X11Y12/E230/E232;1;X13Y12/X06;X13Y12/X06/E232;1;X13Y12/A6;X13Y12/A6/X06;1;X11Y14/E230;X11Y14/E230/E222;1;X12Y14/B0;X12Y14/B0/E231;1;X7Y11/N100;X7Y11/N100/F3;1;X7Y11/C4;X7Y11/C4/N100;1;X7Y14/E270;X7Y14/E270/S272;1;X9Y14/E220;X9Y14/E220/E272;1;X11Y14/E220;X11Y14/E220/E222;1;X12Y14/N220;X12Y14/N220/E221;1;X12Y14/C1;X12Y14/C1/N220;1;X7Y12/W230;X7Y12/W230/S131;1;X5Y12/S230;X5Y12/S230/W232;1;X7Y11/S130;X7Y11/S130/F3;1;X7Y12/S270;X7Y12/S270/S131;1;X7Y13/B4;X7Y13/B4/S271;1;X7Y11/W200;X7Y11/W200/N100;1;X6Y11/X05;X6Y11/X05/W201;1;X6Y11/C6;X6Y11/C6/X05;1;X7Y11/F3;;1;X7Y12/E230;X7Y12/E230/S131;1;X6Y11/C7;X6Y11/C7/X05;1;X5Y12/C6;X5Y12/C6/S230;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "disp.digit_extracted[2]": {
          "hide_name": 0,
          "bits": [ 8133 ] ,
          "attributes": {
            "ROUTING": "X14Y15/X04;X14Y15/X04/S271;1;X14Y15/B2;X14Y15/B2/X04;1;X24Y13/E260;X24Y13/E260/N261;1;X26Y13/E270;X26Y13/E270/E262;1;X28Y13/E270;X28Y13/E270/E272;1;X30Y13/E220;X30Y13/E220/E272;1;X32Y13/E810;X32Y13/E810/E222;1;X40Y13/E210;X40Y13/E210/E818;1;X41Y13/B1;X41Y13/B1/E211;1;X24Y14/E830;X24Y14/E830/E262;1;X32Y14/E800;X32Y14/E800/E838;1;X40Y14/S230;X40Y14/S230/E808;1;X40Y15/E230;X40Y15/E230/S231;1;X41Y15/B7;X41Y15/B7/E231;1;X14Y14/S270;X14Y14/S270/E131;1;X14Y15/B6;X14Y15/B6/S271;1;X41Y12/N250;X41Y12/N250/W251;1;X41Y10/N250;X41Y10/N250/N252;1;X41Y8/B7;X41Y8/B7/N252;1;X22Y14/E260;X22Y14/E260/E838;1;X24Y14/N260;X24Y14/N260/E262;1;X24Y12/E260;X24Y12/E260/N262;1;X26Y12/E830;X26Y12/E830/E262;1;X34Y12/E830;X34Y12/E830/E838;1;X42Y12/W250;X42Y12/W250/E838;1;X41Y12/X08;X41Y12/X08/W251;1;X41Y12/B7;X41Y12/B7/X08;1;X14Y14/E830;X14Y14/E830/E131;1;X22Y14/W260;X22Y14/W260/E838;1;X20Y14/X03;X20Y14/X03/W262;1;X20Y14/B2;X20Y14/B2/X03;1;X13Y14/Q1;;1;X13Y14/E130;X13Y14/E130/Q1;1;X14Y14/N830;X14Y14/N830/E131;1;X14Y10/E830;X14Y10/E830/N834;1;X22Y10/N250;X22Y10/N250/E838;1;X22Y8/E250;X22Y8/E250/N252;1;X24Y8/E200;X24Y8/E200/E252;1;X26Y8/E210;X26Y8/E210/E202;1;X28Y8/E240;X28Y8/E240/E212;1;X30Y8/E820;X30Y8/E820/E242;1;X38Y8/E270;X38Y8/E270/E828;1;X40Y8/E270;X40Y8/E270/E272;1;X41Y8/X04;X41Y8/X04/E271;1;X41Y8/B3;X41Y8/B3/X04;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8132 ] ,
          "attributes": {
            "ROUTING": "X13Y14/F2;;1;X13Y14/D1;X13Y14/D1/F2;1;X13Y14/XD1;X13Y14/XD1/D1;1"
          }
        },
        "disp.digit_extracted[3]": {
          "hide_name": 0,
          "bits": [ 8130 ] ,
          "attributes": {
            "ROUTING": "X41Y12/N240;X41Y12/N240/E828;1;X41Y10/N240;X41Y10/N240/N242;1;X41Y8/X07;X41Y8/X07/N242;1;X41Y8/A3;X41Y8/A3/X07;1;X38Y12/E230;X38Y12/E230/N232;1;X40Y12/N230;X40Y12/N230/E232;1;X40Y10/N260;X40Y10/N260/N232;1;X40Y8/E260;X40Y8/E260/N262;1;X41Y8/X03;X41Y8/X03/E261;1;X41Y8/A7;X41Y8/A7/X03;1;X23Y14/E130;X23Y14/E130/E838;1;X24Y14/E230;X24Y14/E230/E131;1;X26Y14/E230;X26Y14/E230/E232;1;X28Y14/E800;X28Y14/E800/E232;1;X36Y14/E230;X36Y14/E230/E808;1;X38Y14/N230;X38Y14/N230/E232;1;X38Y13/E230;X38Y13/E230/N231;1;X40Y13/E230;X40Y13/E230/E232;1;X41Y13/X02;X41Y13/X02/E231;1;X41Y13/A1;X41Y13/A1/X02;1;X16Y15/E200;X16Y15/E200/E202;1;X18Y15/E200;X18Y15/E200/E202;1;X20Y15/E200;X20Y15/E200/E202;1;X22Y15/E210;X22Y15/E210/E202;1;X24Y15/E240;X24Y15/E240/E212;1;X26Y15/E820;X26Y15/E820/E242;1;X34Y15/E830;X34Y15/E830/E828;1;X42Y15/W250;X42Y15/W250/E838;1;X41Y15/A7;X41Y15/A7/W251;1;X14Y15/E200;X14Y15/E200/S101;1;X14Y15/A2;X14Y15/A2/E200;1;X15Y14/E830;X15Y14/E830/E131;1;X23Y14/W100;X23Y14/W100/E838;1;X22Y14/W240;X22Y14/W240/W101;1;X20Y14/X07;X20Y14/X07/W242;1;X20Y14/A2;X20Y14/A2/X07;1;X14Y14/E130;X14Y14/E130/Q1;1;X15Y14/N230;X15Y14/N230/E131;1;X15Y12/E230;X15Y12/E230/N232;1;X17Y12/E260;X17Y12/E260/E232;1;X19Y12/E260;X19Y12/E260/E262;1;X21Y12/E260;X21Y12/E260/E262;1;X23Y12/E260;X23Y12/E260/E262;1;X25Y12/E260;X25Y12/E260/E262;1;X27Y12/E260;X27Y12/E260/E262;1;X29Y12/E270;X29Y12/E270/E262;1;X31Y12/E270;X31Y12/E270/E272;1;X33Y12/E820;X33Y12/E820/E272;1;X41Y12/E130;X41Y12/E130/E828;1;X41Y12/A7;X41Y12/A7/E130;1;X14Y14/Q1;;1;X14Y14/S100;X14Y14/S100/Q1;1;X14Y15/A6;X14Y15/A6/S101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:7.11-7.26",
            "hdlname": "disp digit_extracted"
          }
        },
        "disp.digit_extracted_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8129 ] ,
          "attributes": {
            "ROUTING": "X12Y14/F6;;1;X12Y14/E260;X12Y14/E260/F6;1;X14Y14/C1;X14Y14/C1/E262;1;X14Y14/XD1;X14Y14/XD1/C1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8127 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[9]": {
          "hide_name": 0,
          "bits": [ 8124 ] ,
          "attributes": {
            "ROUTING": "X14Y7/N240;X14Y7/N240/Q4;1;X14Y7/B4;X14Y7/B4/N240;1;X14Y7/Q4;;1;X14Y7/N130;X14Y7/N130/Q4;1;X14Y7/C6;X14Y7/C6/N130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8123 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F4;;1;X14Y7/XD4;X14Y7/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8121 ] ,
          "attributes": {
            "ROUTING": "X14Y7/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[10]": {
          "hide_name": 0,
          "bits": [ 8119 ] ,
          "attributes": {
            "ROUTING": "X14Y7/B5;X14Y7/B5/X08;1;X14Y7/Q5;;1;X14Y7/X08;X14Y7/X08/Q5;1;X14Y7/B6;X14Y7/B6/X08;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8118 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F5;;1;X14Y7/XD5;X14Y7/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8116 ] ,
          "attributes": {
            "ROUTING": "X15Y7/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[11]": {
          "hide_name": 0,
          "bits": [ 8114 ] ,
          "attributes": {
            "ROUTING": "X15Y7/W130;X15Y7/W130/Q0;1;X14Y7/A6;X14Y7/A6/W131;1;X15Y7/Q0;;1;X15Y7/S100;X15Y7/S100/Q0;1;X15Y7/B0;X15Y7/B0/S100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8113 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F0;;1;X15Y7/XD0;X15Y7/XD0/F0;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8111 ] ,
          "attributes": {
            "ROUTING": "X15Y7/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[12]": {
          "hide_name": 0,
          "bits": [ 8109 ] ,
          "attributes": {
            "ROUTING": "X15Y7/X02;X15Y7/X02/Q1;1;X15Y7/D7;X15Y7/D7/X02;1;X15Y7/Q1;;1;X15Y7/B1;X15Y7/B1/Q1;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8107 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F1;;1;X15Y7/XD1;X15Y7/XD1/F1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8105 ] ,
          "attributes": {
            "ROUTING": "X15Y7/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[13]": {
          "hide_name": 0,
          "bits": [ 8103 ] ,
          "attributes": {
            "ROUTING": "X15Y7/E220;X15Y7/E220/Q2;1;X15Y7/C7;X15Y7/C7/E220;1;X15Y7/Q2;;1;X15Y7/S130;X15Y7/S130/Q2;1;X15Y7/B2;X15Y7/B2/S130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8101 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F2;;1;X15Y7/XD2;X15Y7/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8099 ] ,
          "attributes": {
            "ROUTING": "X15Y7/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[14]": {
          "hide_name": 0,
          "bits": [ 8097 ] ,
          "attributes": {
            "ROUTING": "X15Y7/N130;X15Y7/N130/Q3;1;X15Y7/E240;X15Y7/E240/N130;1;X15Y7/B7;X15Y7/B7/E240;1;X15Y7/Q3;;1;X15Y7/B3;X15Y7/B3/Q3;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8095 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F3;;1;X15Y7/XD3;X15Y7/XD3/F3;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8093 ] ,
          "attributes": {
            "ROUTING": "X15Y7/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[15]": {
          "hide_name": 0,
          "bits": [ 8091 ] ,
          "attributes": {
            "ROUTING": "X15Y7/X03;X15Y7/X03/Q4;1;X15Y7/A7;X15Y7/A7/X03;1;X15Y7/Q4;;1;X15Y7/N240;X15Y7/N240/Q4;1;X15Y7/B4;X15Y7/B4/N240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8089 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F4;;1;X15Y7/XD4;X15Y7/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8087 ] ,
          "attributes": {
            "ROUTING": "X15Y7/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[16]": {
          "hide_name": 0,
          "bits": [ 8085 ] ,
          "attributes": {
            "ROUTING": "X15Y7/EW20;X15Y7/EW20/Q5;1;X16Y7/C7;X16Y7/C7/E121;1;X15Y7/Q5;;1;X15Y7/W100;X15Y7/W100/Q5;1;X15Y7/B5;X15Y7/B5/W100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8083 ] ,
          "attributes": {
            "ROUTING": "X15Y7/F5;;1;X15Y7/XD5;X15Y7/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8081 ] ,
          "attributes": {
            "ROUTING": "X16Y7/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8080 ] ,
          "attributes": {
            "ROUTING": "X16Y7/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_18_D": {
          "hide_name": 0,
          "bits": [ 8077 ] ,
          "attributes": {
            "ROUTING": "X13Y8/F7;;1;X13Y8/A3;X13Y8/A3/F7;1;X13Y8/XD3;X13Y8/XD3/A3;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8075 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "disp.digit_change_counter[0]": {
          "hide_name": 0,
          "bits": [ 8074 ] ,
          "attributes": {
            "ROUTING": "X13Y8/E130;X13Y8/E130/Q3;1;X13Y8/A7;X13Y8/A7/E130;1;X13Y7/D7;X13Y7/D7/N131;1;X13Y8/Q3;;1;X13Y8/N130;X13Y8/N130/Q3;1;X13Y7/B1;X13Y7/B1/N131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8072 ] ,
          "attributes": {
            "ROUTING": "X13Y7/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[1]": {
          "hide_name": 0,
          "bits": [ 8070 ] ,
          "attributes": {
            "ROUTING": "X13Y7/S130;X13Y7/S130/Q2;1;X13Y7/B2;X13Y7/B2/S130;1;X13Y7/Q2;;1;X13Y7/N130;X13Y7/N130/Q2;1;X13Y7/C7;X13Y7/C7/N130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D": {
          "hide_name": 0,
          "bits": [ 8069 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F2;;1;X13Y7/XD2;X13Y7/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_17_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8067 ] ,
          "attributes": {
            "ROUTING": "X13Y7/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[2]": {
          "hide_name": 0,
          "bits": [ 8065 ] ,
          "attributes": {
            "ROUTING": "X13Y7/W130;X13Y7/W130/Q3;1;X13Y7/B7;X13Y7/B7/W130;1;X13Y7/Q3;;1;X13Y7/B3;X13Y7/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D": {
          "hide_name": 0,
          "bits": [ 8064 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F3;;1;X13Y7/XD3;X13Y7/XD3/F3;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_16_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8062 ] ,
          "attributes": {
            "ROUTING": "X13Y7/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[3]": {
          "hide_name": 0,
          "bits": [ 8060 ] ,
          "attributes": {
            "ROUTING": "X13Y7/B4;X13Y7/B4/X03;1;X13Y7/Q4;;1;X13Y7/X03;X13Y7/X03/Q4;1;X13Y7/A7;X13Y7/A7/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 8059 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F4;;1;X13Y7/XD4;X13Y7/XD4/F4;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_15_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8057 ] ,
          "attributes": {
            "ROUTING": "X13Y7/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[4]": {
          "hide_name": 0,
          "bits": [ 8055 ] ,
          "attributes": {
            "ROUTING": "X13Y7/W100;X13Y7/W100/Q5;1;X13Y7/B5;X13Y7/B5/W100;1;X13Y7/Q5;;1;X13Y7/E130;X13Y7/E130/Q5;1;X14Y7/N270;X14Y7/N270/E131;1;X14Y7/D7;X14Y7/D7/N270;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 8054 ] ,
          "attributes": {
            "ROUTING": "X13Y7/F5;;1;X13Y7/XD5;X13Y7/XD5/F5;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8052 ] ,
          "attributes": {
            "ROUTING": "X14Y7/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[5]": {
          "hide_name": 0,
          "bits": [ 8050 ] ,
          "attributes": {
            "ROUTING": "X14Y7/X05;X14Y7/X05/Q0;1;X14Y7/C7;X14Y7/C7/X05;1;X14Y7/Q0;;1;X14Y7/S100;X14Y7/S100/Q0;1;X14Y7/B0;X14Y7/B0/S100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 8049 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F0;;1;X14Y7/XD0;X14Y7/XD0/F0;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8047 ] ,
          "attributes": {
            "ROUTING": "X14Y7/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[6]": {
          "hide_name": 0,
          "bits": [ 8045 ] ,
          "attributes": {
            "ROUTING": "X14Y7/B1;X14Y7/B1/Q1;1;X14Y7/Q1;;1;X14Y7/W130;X14Y7/W130/Q1;1;X14Y7/B7;X14Y7/B7/W130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8044 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F1;;1;X14Y7/XD1;X14Y7/XD1/F1;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8042 ] ,
          "attributes": {
            "ROUTING": "X14Y7/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[7]": {
          "hide_name": 0,
          "bits": [ 8040 ] ,
          "attributes": {
            "ROUTING": "X14Y7/A7;X14Y7/A7/X01;1;X14Y7/Q2;;1;X14Y7/X01;X14Y7/X01/Q2;1;X14Y7/B2;X14Y7/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8039 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F2;;1;X14Y7/XD2;X14Y7/XD2/F2;1"
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8037 ] ,
          "attributes": {
            "ROUTING": "X14Y7/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8036 ] ,
          "attributes": {
            "ROUTING": "X14Y7/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:11.29-11.53|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "disp.digit_change_counter[8]": {
          "hide_name": 0,
          "bits": [ 8034 ] ,
          "attributes": {
            "ROUTING": "X14Y7/B3;X14Y7/B3/Q3;1;X14Y7/Q3;;1;X14Y7/S130;X14Y7/S130/Q3;1;X14Y7/D6;X14Y7/D6/S130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:5.12-5.32",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8033 ] ,
          "attributes": {
            "ROUTING": "X14Y7/F3;;1;X14Y7/XD3;X14Y7/XD3/F3;1"
          }
        },
        "disp.digit_change_counter[17]": {
          "hide_name": 0,
          "bits": [ 8031 ] ,
          "attributes": {
            "ROUTING": "X16Y7/X08;X16Y7/X08/Q5;1;X16Y7/B7;X16Y7/B7/X08;1;X16Y7/Q5;;1;X16Y7/N130;X16Y7/N130/Q5;1;X16Y7/S240;X16Y7/S240/N130;1;X16Y7/B0;X16Y7/B0/S240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8029 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F0;;1;X16Y7/D5;X16Y7/D5/F0;1;X16Y7/XD5;X16Y7/XD5/D5;1"
          }
        },
        "disp.led_counter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8027 ] ,
          "attributes": {
            "ROUTING": "X13Y7/LSR2;X13Y7/LSR2/X07;1;X15Y7/LSR0;X15Y7/LSR0/X07;1;X15Y7/LSR1;X15Y7/LSR1/X07;1;X16Y7/LSR1;X16Y7/LSR1/X07;1;X13Y7/X07;X13Y7/X07/F6;1;X13Y7/LSR1;X13Y7/LSR1/X07;1;X13Y7/S260;X13Y7/S260/F6;1;X13Y8/X05;X13Y8/X05/S261;1;X13Y8/LSR1;X13Y8/LSR1/X05;1;X15Y7/X07;X15Y7/X07/E262;1;X15Y7/LSR2;X15Y7/LSR2/X07;1;X16Y7/X07;X16Y7/X07/E261;1;X16Y7/LSR2;X16Y7/LSR2/X07;1;X14Y7/LSR1;X14Y7/LSR1/X07;1;X15Y7/E260;X15Y7/E260/E262;1;X17Y7/X07;X17Y7/X07/E262;1;X17Y7/CE0;X17Y7/CE0/X07;1;X14Y7/LSR2;X14Y7/LSR2/X07;1;X13Y7/F6;;1;X13Y7/E260;X13Y7/E260/F6;1;X14Y7/X07;X14Y7/X07/E261;1;X14Y7/LSR0;X14Y7/LSR0/X07;1"
          }
        },
        "disp.digit_change_counter[18]": {
          "hide_name": 0,
          "bits": [ 8026 ] ,
          "attributes": {
            "ROUTING": "X16Y7/X01;X16Y7/X01/Q2;1;X16Y7/A7;X16Y7/A7/X01;1;X16Y7/Q2;;1;X16Y7/S100;X16Y7/S100/Q2;1;X16Y7/B1;X16Y7/B1/S100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "disp digit_change_counter"
          }
        },
        "disp.digit_change_counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 8024 ] ,
          "attributes": {
            "ROUTING": "X16Y7/F1;;1;X16Y7/B2;X16Y7/B2/F1;1;X16Y7/XD2;X16Y7/XD2/B2;1"
          }
        },
        "digit_select[0]": {
          "hide_name": 0,
          "bits": [ 8022 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81"
          }
        },
        "disp.digit_select[0]": {
          "hide_name": 0,
          "bits": [ 8021 ] ,
          "attributes": {
            "ROUTING": "X40Y2/Q0;;1;X40Y2/SN20;X40Y2/SN20/Q0;1;X40Y1/N220;X40Y1/N220/N121;1;X40Y0/D1;X40Y0/D1/N221;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[1]": {
          "hide_name": 0,
          "bits": [ 8019 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81"
          }
        },
        "disp.digit_select[1]": {
          "hide_name": 0,
          "bits": [ 8018 ] ,
          "attributes": {
            "ROUTING": "X40Y6/Q1;;1;X40Y6/N810;X40Y6/N810/Q1;1;X40Y1/N100;X40Y1/N100/S818;1;X40Y0/N200;X40Y0/N200/N101;1;X40Y0/A0;X40Y0/A0/N200;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[2]": {
          "hide_name": 0,
          "bits": [ 8016 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81"
          }
        },
        "disp.digit_select[2]": {
          "hide_name": 0,
          "bits": [ 8015 ] ,
          "attributes": {
            "ROUTING": "X44Y13/Q0;;1;X44Y13/E200;X44Y13/E200/Q0;1;X46Y13/D1;X46Y13/D1/E202;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.83-2.95",
            "hdlname": "disp digit_select"
          }
        },
        "digit_select[3]": {
          "hide_name": 0,
          "bits": [ 8013 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.69-1.81"
          }
        },
        "cpu0.step_limit_DFFNSE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8008 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F7;;1;X4Y15/A1;X4Y15/A1/F7;1;X4Y15/XD1;X4Y15/XD1/A1;1"
          }
        },
        "cpu0.step_limit_DFFNSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 8006 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F0;;1;X4Y15/W800;X4Y15/W800/F0;1;X3Y15/E230;X3Y15/E230/E808;1;X4Y15/X06;X4Y15/X06/E231;1;X4Y15/LSR1;X4Y15/LSR1/X06;1"
          }
        },
        "cpu0.step_limit_DFFNSE_Q_D": {
          "hide_name": 0,
          "bits": [ 8005 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F2;;1;X4Y15/XD2;X4Y15/XD2/F2;1"
          }
        },
        "cpu0.step_limit_DFFNRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 8001 ] ,
          "attributes": {
            "ROUTING": "X4Y15/LSR0;X4Y15/LSR0/E271;1;X4Y15/F4;;1;X4Y15/W820;X4Y15/W820/F4;1;X3Y15/E270;X3Y15/E270/E828;1;X4Y15/LSR2;X4Y15/LSR2/E271;1"
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7999 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 7997 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit_ALU_I0_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 7996 ] ,
          "attributes": {
            "ROUTING": "X5Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:64.9-64.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_limit_ALU_I0_2_SUM": {
          "hide_name": 0,
          "bits": [ 7993 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit[0]": {
          "hide_name": 0,
          "bits": [ 7992 ] ,
          "attributes": {
            "ROUTING": "X4Y15/Q5;;1;X4Y15/S130;X4Y15/S130/Q5;1;X4Y16/E270;X4Y16/E270/S131;1;X5Y16/A1;X5Y16/A1/E271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:27.10-27.20",
            "hdlname": "cpu0 step_limit"
          }
        },
        "cpu0.step_limit_ALU_I0_1_SUM": {
          "hide_name": 0,
          "bits": [ 7990 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit[1]": {
          "hide_name": 0,
          "bits": [ 7989 ] ,
          "attributes": {
            "ROUTING": "X4Y15/Q1;;1;X4Y15/SN20;X4Y15/SN20/Q1;1;X4Y16/E260;X4Y16/E260/S121;1;X5Y16/X07;X5Y16/X07/E261;1;X5Y16/A2;X5Y16/A2/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:27.10-27.20",
            "hdlname": "cpu0 step_limit"
          }
        },
        "cpu0.step_limit_ALU_I0_2_COUT": {
          "hide_name": 0,
          "bits": [ 7988 ] ,
          "attributes": {
            "ROUTING": "X5Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:64.9-64.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_limit_ALU_I0_SUM": {
          "hide_name": 0,
          "bits": [ 7986 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_limit[2]": {
          "hide_name": 0,
          "bits": [ 7985 ] ,
          "attributes": {
            "ROUTING": "X4Y15/Q2;;1;X4Y15/E130;X4Y15/E130/Q2;1;X5Y15/S270;X5Y15/S270/E131;1;X5Y16/A3;X5Y16/A3/S271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:27.10-27.20",
            "hdlname": "cpu0 step_limit"
          }
        },
        "cpu0.step_limit_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 7984 ] ,
          "attributes": {
            "ROUTING": "X5Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:64.9-64.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_limit_ALU_I0_1_COUT": {
          "hide_name": 0,
          "bits": [ 7983 ] ,
          "attributes": {
            "ROUTING": "X5Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:64.9-64.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7981 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7980 ] ,
          "attributes": {
            "ROUTING": "X6Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:64.9-64.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_RESET_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 7978 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F1;;1;X6Y16/N130;X6Y16/N130/F1;1;X6Y16/A3;X6Y16/A3/N130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:64.9-64.26|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7976 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.13-62.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7973 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F1;;1;X6Y17/B2;X6Y17/B2/F1;1;X6Y17/XD2;X6Y17/XD2/B2;1"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7971 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7969 ] ,
          "attributes": {
            "ROUTING": "X5Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.13-62.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7967 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F2;;1;X5Y15/XD2;X5Y15/XD2/F2;1"
          }
        },
        "cpu0.step_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7965 ] ,
          "attributes": {
            "ROUTING": "X5Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.13-62.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7963 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F3;;1;X5Y15/XD3;X5Y15/XD3/F3;1"
          }
        },
        "cpu0.step_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7961 ] ,
          "attributes": {
            "ROUTING": "X5Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.13-62.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7959 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F4;;1;X5Y15/XD4;X5Y15/XD4/F4;1"
          }
        },
        "cpu0.step_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7957 ] ,
          "attributes": {
            "ROUTING": "X6Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.13-62.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7956 ] ,
          "attributes": {
            "ROUTING": "X5Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:62.13-62.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.step_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7954 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F5;;1;X5Y15/XD5;X5Y15/XD5/F5;1"
          }
        },
        "cpu0.step_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7952 ] ,
          "attributes": {
            "ROUTING": "X5Y16/N270;X5Y16/N270/W131;1;X5Y15/LSR1;X5Y15/LSR1/N271;1;X6Y16/W130;X6Y16/W130/F3;1;X6Y16/S270;X6Y16/S270/W130;1;X6Y17/LSR1;X6Y17/LSR1/S271;1;X6Y15/W230;X6Y15/W230/N231;1;X5Y15/X06;X5Y15/X06/W231;1;X5Y15/LSR2;X5Y15/LSR2/X06;1;X6Y16/F3;;1;X6Y16/N230;X6Y16/N230/F3;1;X6Y15/X08;X6Y15/X08/N231;1;X6Y15/LSR0;X6Y15/LSR0/X08;1"
          }
        },
        "cpu0.step_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 7951 ] ,
          "attributes": {
            "ROUTING": "X6Y15/F0;;1;X6Y15/XD0;X6Y15/XD0/F0;1"
          }
        },
        "cpu0.ram_out_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7948 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F2;;1;X4Y16/XD2;X4Y16/XD2/F2;1"
          }
        },
        "cpu0.ram_in_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7945 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F7;;1;X4Y16/X08;X4Y16/X08/F7;1;X4Y16/LSR2;X4Y16/LSR2/X08;1"
          }
        },
        "cpu0.ram.0.1_DO[3]": {
          "hide_name": 0,
          "bits": [ 7942 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F2;;1;X4Y19/N130;X4Y19/N130/F2;1;X4Y18/N230;X4Y18/N230/N131;1;X4Y16/X02;X4Y16/X02/N232;1;X4Y16/D6;X4Y16/D6/X02;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_3[3]": {
          "hide_name": 0,
          "bits": [ 7939 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F4;;1;X1Y17/EW20;X1Y17/EW20/F4;1;X2Y17/N260;X2Y17/N260/E121;1;X2Y16/D7;X2Y16/D7/N261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_2[3]": {
          "hide_name": 0,
          "bits": [ 7936 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F7;;1;X4Y19/N100;X4Y19/N100/F7;1;X4Y18/N200;X4Y18/N200/N101;1;X4Y16/D3;X4Y16/D3/N202;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_1[3]": {
          "hide_name": 0,
          "bits": [ 7933 ] ,
          "attributes": {
            "ROUTING": "X3Y19/F6;;1;X3Y19/N100;X3Y19/N100/F6;1;X3Y18/N240;X3Y18/N240/N101;1;X3Y16/D6;X3Y16/D6/N242;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO[0]": {
          "hide_name": 0,
          "bits": [ 7931 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F3;;1;X4Y14/S230;X4Y14/S230/F3;1;X4Y16/A6;X4Y16/A6/S232;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_1[0]": {
          "hide_name": 0,
          "bits": [ 7930 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F2;;1;X4Y14/SN10;X4Y14/SN10/F2;1;X4Y15/W810;X4Y15/W810/S111;1;X3Y15/S210;X3Y15/S210/E818;1;X3Y16/A6;X3Y16/A6/S211;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_2[0]": {
          "hide_name": 0,
          "bits": [ 7929 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F1;;1;X4Y14/W130;X4Y14/W130/F1;1;X4Y14/S270;X4Y14/S270/W130;1;X4Y16/A3;X4Y16/A3/S272;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.1_DO_3[0]": {
          "hide_name": 0,
          "bits": [ 7928 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F0;;1;X4Y14/S130;X4Y14/S130/F0;1;X4Y15/W270;X4Y15/W270/S131;1;X2Y15/S270;X2Y15/S270/W272;1;X2Y16/X06;X2Y16/X06/S271;1;X2Y16/A7;X2Y16/A7/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram_in": {
          "hide_name": 0,
          "bits": [ 7914 ] ,
          "attributes": {
            "ROUTING": "X4Y16/SN10;X4Y16/SN10/Q4;1;X4Y15/N210;X4Y15/N210/N111;1;X4Y14/W210;X4Y14/W210/N211;1;X3Y14/LSR2;X3Y14/LSR2/W211;1;X4Y16/Q4;;1;X4Y16/N130;X4Y16/N130/Q4;1;X4Y15/N270;X4Y15/N270/N131;1;X4Y14/LSR2;X4Y14/LSR2/N271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:16.5-16.11",
            "hdlname": "cpu0 ram_in"
          }
        },
        "cpu0.ram.0.0_DO[0]": {
          "hide_name": 0,
          "bits": [ 7913 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F3;;1;X3Y14/S100;X3Y14/S100/F3;1;X3Y15/S240;X3Y15/S240/S101;1;X3Y17/X03;X3Y17/X03/S242;1;X3Y17/A7;X3Y17/A7/X03;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_1[0]": {
          "hide_name": 0,
          "bits": [ 7912 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F2;;1;X3Y14/S220;X3Y14/S220/F2;1;X3Y16/S230;X3Y16/S230/S222;1;X3Y17/A6;X3Y17/A6/S231;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_2[0]": {
          "hide_name": 0,
          "bits": [ 7911 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F1;;1;X3Y14/S210;X3Y14/S210/F1;1;X3Y16/S240;X3Y16/S240/S212;1;X3Y17/X05;X3Y17/X05/S241;1;X3Y17/A5;X3Y17/A5/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_3[0]": {
          "hide_name": 0,
          "bits": [ 7910 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F0;;1;X3Y14/S200;X3Y14/S200/F0;1;X3Y16/S200;X3Y16/S200/S202;1;X3Y17/X07;X3Y17/X07/S201;1;X3Y17/A4;X3Y17/A4/X07;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7902 ] ,
          "attributes": {
            "ROUTING": "X6Y15/S130;X6Y15/S130/F2;1;X6Y16/C5;X6Y16/C5/S131;1;X6Y15/F2;;1;X6Y15/E220;X6Y15/E220/F2;1;X6Y15/C6;X6Y15/C6/E220;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.step[1]": {
          "hide_name": 0,
          "bits": [ 7898 ] ,
          "attributes": {
            "ROUTING": "X5Y15/EW20;X5Y15/EW20/Q2;1;X6Y15/C2;X6Y15/C2/E121;1;X5Y15/E100;X5Y15/E100/Q2;1;X6Y15/S200;X6Y15/S200/E101;1;X6Y16/C6;X6Y16/C6/S201;1;X5Y15/N130;X5Y15/N130/Q2;1;X5Y15/W240;X5Y15/W240/N130;1;X5Y15/B2;X5Y15/B2/W240;1;X5Y16/X01;X5Y16/X01/S221;1;X5Y16/B2;X5Y16/B2/X01;1;X5Y15/Q2;;1;X5Y15/S220;X5Y15/S220/Q2;1;X5Y16/C6;X5Y16/C6/S221;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.10-60.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 7897 ] ,
          "attributes": {
            "ROUTING": "X6Y16/B5;X6Y16/B5/E211;1;X5Y16/B6;X5Y16/B6/E231;1;X6Y16/B6;X6Y16/B6/E211;1;X5Y15/SN10;X5Y15/SN10/Q3;1;X5Y16/B3;X5Y16/B3/S111;1;X5Y15/B3;X5Y15/B3/Q3;1;X5Y15/E130;X5Y15/E130/Q3;1;X6Y15/B6;X6Y15/B6/E131;1;X5Y15/Q3;;1;X5Y16/E210;X5Y16/E210/S111;1;X5Y15/W130;X5Y15/W130/Q3;1;X4Y15/S230;X4Y15/S230/W131;1;X4Y16/E230;X4Y16/E230/S231;1",
            "hdlname": "cpu0 step",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.10-60.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7895 ] ,
          "attributes": {
            "ROUTING": "X5Y15/S100;X5Y15/S100/Q4;1;X5Y16/A6;X5Y16/A6/S101;1;X5Y15/SN20;X5Y15/SN20/Q4;1;X5Y16/B4;X5Y16/B4/S121;1;X6Y15/S210;X6Y15/S210/E111;1;X6Y16/A6;X6Y16/A6/S211;1;X5Y15/EW10;X5Y15/EW10/Q4;1;X6Y15/A6;X6Y15/A6/E111;1;X5Y15/S130;X5Y15/S130/Q4;1;X5Y16/E270;X5Y16/E270/S131;1;X6Y16/A5;X6Y16/A5/E271;1;X5Y15/Q4;;1;X5Y15/W100;X5Y15/W100/Q4;1;X5Y15/B4;X5Y15/B4/W100;1",
            "hdlname": "cpu0 step",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.10-60.14",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 7892 ] ,
          "attributes": {
            "ROUTING": "X6Y16/S130;X6Y16/S130/F2;1;X6Y16/E250;X6Y16/E250/S130;1;X6Y16/B4;X6Y16/B4/E250;1;X6Y16/F2;;1;X6Y16/EW20;X6Y16/EW20/F2;1;X5Y16/D6;X5Y16/D6/W121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 7886 ] ,
          "attributes": {
            "ROUTING": "X6Y16/W260;X6Y16/W260/F6;1;X6Y16/D7;X6Y16/D7/W260;1;X6Y16/F6;;1;X6Y16/E100;X6Y16/E100/F6;1;X6Y16/A4;X6Y16/A4/E100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.step[0]": {
          "hide_name": 0,
          "bits": [ 7885 ] ,
          "attributes": {
            "ROUTING": "X6Y15/W200;X6Y15/W200/N201;1;X5Y15/X05;X5Y15/X05/W201;1;X5Y15/B1;X5Y15/B1/X05;1;X5Y16/B1;X5Y16/B1/X05;1;X6Y16/E220;X6Y16/E220/N121;1;X6Y16/C7;X6Y16/C7/E220;1;X6Y16/N200;X6Y16/N200/N101;1;X6Y15/D2;X6Y15/D2/N201;1;X6Y16/W220;X6Y16/W220/N121;1;X5Y16/X05;X5Y16/X05/W221;1;X6Y17/N100;X6Y17/N100/Q2;1;X6Y17/A1;X6Y17/A1/N100;1;X6Y17/Q2;;1;X6Y17/SN20;X6Y17/SN20/Q2;1;X6Y16/C2;X6Y16/C2/N121;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.10-60.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.step[4]": {
          "hide_name": 0,
          "bits": [ 7884 ] ,
          "attributes": {
            "ROUTING": "X5Y15/S250;X5Y15/S250/Q5;1;X5Y16/B5;X5Y16/B5/S251;1;X6Y16/B2;X6Y16/B2/X04;1;X6Y15/X04;X6Y15/X04/E251;1;X6Y15/B2;X6Y15/B2/X04;1;X6Y16/B7;X6Y16/B7/S251;1;X5Y15/E250;X5Y15/E250/Q5;1;X5Y15/B5;X5Y15/B5/E250;1;X5Y15/Q5;;1;X6Y15/S250;X6Y15/S250/E251;1;X6Y16/X04;X6Y16/X04/S251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.10-60.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.step[5]": {
          "hide_name": 0,
          "bits": [ 7883 ] ,
          "attributes": {
            "ROUTING": "X6Y15/E200;X6Y15/E200/Q0;1;X6Y15/A2;X6Y15/A2/E200;1;X6Y15/SN10;X6Y15/SN10/Q0;1;X6Y16/B0;X6Y16/B0/S111;1;X6Y16/A7;X6Y16/A7/S101;1;X6Y15/B0;X6Y15/B0/S100;1;X6Y15/Q0;;1;X6Y15/S100;X6Y15/S100/Q0;1;X6Y16/E200;X6Y16/E200/S101;1;X6Y16/A2;X6Y16/A2/E200;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:60.10-60.14",
            "hdlname": "cpu0 step"
          }
        },
        "cpu0.pc_in_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7877 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F0;;1;X4Y16/XD0;X4Y16/XD0/F0;1"
          }
        },
        "cpu0.pc_out_DFFN_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 7875 ] ,
          "attributes": {
            "ROUTING": "X6Y16/XD4;X6Y16/XD4/F4;1;X5Y16/W250;X5Y16/W250/W111;1;X4Y16/X04;X4Y16/X04/W251;1;X4Y16/C2;X4Y16/C2/X04;1;X6Y16/F4;;1;X6Y16/EW10;X6Y16/EW10/F4;1;X5Y16/B7;X5Y16/B7/W111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7873 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7871 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7870 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7868 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7867 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7865 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7864 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7862 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7861 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7859 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7858 ] ,
          "attributes": {
            "ROUTING": "X3Y16/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7856 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7855 ] ,
          "attributes": {
            "ROUTING": "X3Y16/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 7853 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F2;;1;X3Y16/EW10;X3Y16/EW10/F2;1;X2Y16/W210;X2Y16/W210/W111;1;X1Y16/B5;X1Y16/B5/W211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:94.9-94.17|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D_Q[1]": {
          "hide_name": 0,
          "bits": [ 7849 ] ,
          "attributes": {
            "ROUTING": "X4Y14/B0;X4Y14/B0/W250;1;X4Y14/B3;X4Y14/B3/S250;1;X4Y14/W250;X4Y14/W250/E838;1;X4Y14/B1;X4Y14/B1/W250;1;X3Y14/B0;X3Y14/B0/E131;1;X3Y14/B3;X3Y14/B3/E131;1;X3Y14/W830;X3Y14/W830/E131;1;X4Y14/S250;X4Y14/S250/E838;1;X4Y14/B2;X4Y14/B2/S250;1;X3Y14/B2;X3Y14/B2/E131;1;X2Y14/Q0;;1;X2Y14/E130;X2Y14/E130/Q0;1;X3Y14/B1;X3Y14/B1/E131;1"
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D_Q_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7848 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F7;;1;X2Y14/A0;X2Y14/A0/F7;1;X2Y14/XD0;X2Y14/XD0/A0;1"
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D_Q[2]": {
          "hide_name": 0,
          "bits": [ 7845 ] ,
          "attributes": {
            "ROUTING": "X3Y14/C1;X3Y14/C1/W230;1;X3Y14/C2;X3Y14/C2/X04;1;X4Y14/C0;X4Y14/C0/S241;1;X3Y13/S250;X3Y13/S250/S130;1;X3Y14/X04;X3Y14/X04/S251;1;X3Y14/C3;X3Y14/C3/X04;1;X3Y13/S130;X3Y13/S130/Q1;1;X3Y14/W230;X3Y14/W230/S131;1;X3Y14/C0;X3Y14/C0/W230;1;X4Y14/C1;X4Y14/C1/S241;1;X4Y14/C3;X4Y14/C3/S241;1;X3Y13/Q1;;1;X3Y13/E100;X3Y13/E100/Q1;1;X4Y13/S240;X4Y13/S240/E101;1;X4Y14/C2;X4Y14/C2/S241;1"
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D_Q_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7844 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F6;;1;X3Y14/SN10;X3Y14/SN10/F6;1;X3Y13/A1;X3Y13/A1/N111;1;X3Y13/XD1;X3Y13/XD1/A1;1"
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D_Q[3]": {
          "hide_name": 0,
          "bits": [ 7842 ] ,
          "attributes": {
            "ROUTING": "X3Y14/D1;X3Y14/D1/S121;1;X3Y14/D2;X3Y14/D2/S121;1;X4Y14/D0;X4Y14/D0/E201;1;X4Y14/D3;X4Y14/D3/E201;1;X3Y14/D0;X3Y14/D0/S121;1;X3Y13/SN20;X3Y13/SN20/Q5;1;X3Y14/D3;X3Y14/D3/S121;1;X4Y14/D1;X4Y14/D1/E201;1;X3Y13/Q5;;1;X3Y13/S100;X3Y13/S100/Q5;1;X3Y14/E200;X3Y14/E200/S101;1;X4Y14/D2;X4Y14/D2/E201;1"
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D_Q_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7841 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F7;;1;X3Y14/SN20;X3Y14/SN20/F7;1;X3Y13/A5;X3Y13/A5/N121;1;X3Y13/XD5;X3Y13/XD5/A5;1"
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F_DFF_D_Q[0]": {
          "hide_name": 0,
          "bits": [ 7839 ] ,
          "attributes": {
            "ROUTING": "X4Y14/A1;X4Y14/A1/W131;1;X5Y14/W130;X5Y14/W130/E818;1;X4Y14/A2;X4Y14/A2/W131;1;X3Y14/A1;X3Y14/A1/N200;1;X3Y14/A2;X3Y14/A2/N210;1;X2Y14/E100;X2Y14/E100/Q1;1;X3Y14/N200;X3Y14/N200/E101;1;X3Y14/A0;X3Y14/A0/N200;1;X2Y14/E210;X2Y14/E210/Q1;1;X3Y14/N210;X3Y14/N210/E211;1;X3Y14/A3;X3Y14/A3/N210;1;X4Y14/A3;X4Y14/A3/X02;1;X2Y14/Q1;;1;X2Y14/W810;X2Y14/W810/Q1;1;X5Y14/W210;X5Y14/W210/E818;1;X4Y14/X02;X4Y14/X02/W211;1;X4Y14/A0;X4Y14/A0/X02;1"
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 7837 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F1;;1;X2Y14/XD1;X2Y14/XD1/F1;1"
          }
        },
        "cpu0.pc_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 7834 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F4;;1;X1Y14/C5;X1Y14/C5/F4;1;X1Y14/XD5;X1Y14/XD5/C5;1"
          }
        },
        "cpu0.pc_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7832 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7829 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F6;;1;X1Y14/C3;X1Y14/C3/F6;1;X1Y14/XD3;X1Y14/XD3/C3;1"
          }
        },
        "cpu0.pc_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7826 ] ,
          "attributes": {
            "ROUTING": "X1Y16/F4;;1;X1Y16/XD4;X1Y16/XD4/F4;1"
          }
        },
        "cpu0.pc_DFFRE_Q_4_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7823 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F4;;1;X1Y15/N130;X1Y15/N130/F4;1;X1Y14/B2;X1Y14/B2/N131;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_2_I2_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 7818 ] ,
          "attributes": {
            "ROUTING": "X1Y16/X03;X1Y16/X03/W242;1;X1Y16/A6;X1Y16/A6/X03;1;X1Y14/A4;X1Y14/A4/X05;1;X1Y14/X05;X1Y14/X05/N242;1;X1Y14/A2;X1Y14/A2/X05;1;X3Y16/W200;X3Y16/W200/W101;1;X1Y16/S200;X1Y16/S200/W202;1;X1Y16/A4;X1Y16/A4/S200;1;X1Y14/X03;X1Y14/X03/N242;1;X1Y14/A6;X1Y14/A6/X03;1;X4Y16/Q0;;1;X4Y16/W100;X4Y16/W100/Q0;1;X3Y16/W240;X3Y16/W240/W101;1;X1Y16/N240;X1Y16/N240/W242;1;X1Y15/X03;X1Y15/X03/N241;1;X1Y15/A7;X1Y15/A7/X03;1",
            "hdlname": "cpu0 pc_in",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:12.5-12.10",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFSE_Q_SET[1]": {
          "hide_name": 0,
          "bits": [ 7815 ] ,
          "attributes": {
            "ROUTING": "X1Y16/W130;X1Y16/W130/F5;1;X0Y16/W270;X0Y16/W270/W131;1;X1Y16/LSR2;X1Y16/LSR2/E272;1;X1Y14/X06;X1Y14/X06/N252;1;X1Y14/LSR1;X1Y14/LSR1/X06;1;X1Y16/N100;X1Y16/N100/F5;1;X1Y15/B7;X1Y15/B7/N101;1;X1Y16/F5;;1;X1Y14/LSR2;X1Y14/LSR2/X06;1;X1Y16/N250;X1Y16/N250/F5;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7814 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F2;;1;X1Y14/XD2;X1Y14/XD2/F2;1"
          }
        },
        "cpu0.pc_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7813 ] ,
          "attributes": {
            "ROUTING": "X1Y16/X07;X1Y16/X07/F6;1;X1Y16/CE2;X1Y16/CE2/X07;1;X1Y14/CE2;X1Y14/CE2/X07;1;X1Y16/F6;;1;X1Y16/N260;X1Y16/N260/F6;1;X1Y14/X07;X1Y14/X07/N262;1;X1Y14/CE1;X1Y14/CE1/X07;1"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7811 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7809 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F5;;1;X1Y15/XD5;X1Y15/XD5/F5;1"
          }
        },
        "cpu0.pc_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7807 ] ,
          "attributes": {
            "ROUTING": "X2Y15/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7805 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F0;;1;X2Y15/XD0;X2Y15/XD0/F0;1"
          }
        },
        "cpu0.pc_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7803 ] ,
          "attributes": {
            "ROUTING": "X2Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7802 ] ,
          "attributes": {
            "ROUTING": "X2Y15/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7800 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F1;;1;X2Y15/XD1;X2Y15/XD1/F1;1"
          }
        },
        "cpu0.pc_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7798 ] ,
          "attributes": {
            "ROUTING": "X1Y15/X08;X1Y15/X08/F7;1;X1Y15/LSR2;X1Y15/LSR2/X08;1;X2Y15/LSR2;X2Y15/LSR2/E271;1;X1Y15/F7;;1;X1Y15/E270;X1Y15/E270/F7;1;X2Y15/LSR0;X2Y15/LSR0/E271;1"
          }
        },
        "cpu0.pc_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 7797 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F2;;1;X2Y15/D5;X2Y15/D5/F2;1;X2Y15/XD5;X2Y15/XD5/D5;1"
          }
        },
        "signal[0]": {
          "hide_name": 0,
          "bits": [ 7795 ] ,
          "attributes": {
            "ROUTING": "X9Y16/E260;X9Y16/E260/E232;1;X10Y16/N260;X10Y16/N260/E261;1;X10Y15/X03;X10Y15/X03/N261;1;X10Y15/A1;X10Y15/A1/X03;1;X5Y13/S240;X5Y13/S240/W242;1;X5Y14/X03;X5Y14/X03/S241;1;X5Y14/A1;X5Y14/A1/X03;1;X7Y16/W210;X7Y16/W210/N111;1;X5Y16/N210;X5Y16/N210/W212;1;X5Y14/N210;X5Y14/N210/N212;1;X5Y13/E210;X5Y13/E210/N211;1;X5Y13/A1;X5Y13/A1/E210;1;X7Y16/E230;X7Y16/E230/N131;1;X9Y16/X02;X9Y16/X02/E232;1;X9Y16/A1;X9Y16/A1/X02;1;X8Y13/S270;X8Y13/S270/E271;1;X8Y14/A1;X8Y14/A1/S271;1;X7Y17/SN10;X7Y17/SN10/Q4;1;X7Y16/A1;X7Y16/A1/N111;1;X7Y13/E270;X7Y13/E270/N824;1;X9Y13/E820;X9Y13/E820/E272;1;X13Y13/S240;X13Y13/S240/E824;1;X13Y14/E240;X13Y14/E240/S241;1;X14Y14/X03;X14Y14/X03/E241;1;X14Y14/A0;X14Y14/A0/X03;1;X11Y13/E230;X11Y13/E230/N231;1;X12Y13/B1;X12Y13/B1/E231;1;X8Y14/N230;X8Y14/N230/E231;1;X8Y12/N260;X8Y12/N260/N232;1;X8Y11/X03;X8Y11/X03/N261;1;X8Y11/A1;X8Y11/A1/X03;1;X7Y14/E230;X7Y14/E230/N232;1;X9Y14/E230;X9Y14/E230/E232;1;X6Y13/N240;X6Y13/N240/W241;1;X6Y11/X03;X6Y11/X03/N242;1;X6Y11/A1;X6Y11/A1/X03;1;X11Y14/N230;X11Y14/N230/E232;1;X7Y17/N130;X7Y17/N130/Q4;1;X7Y16/N230;X7Y16/N230/N131;1;X7Y15/X02;X7Y15/X02/N231;1;X7Y15/A1;X7Y15/A1/X02;1;X7Y17/Q4;;1;X7Y17/N820;X7Y17/N820/Q4;1;X7Y13/W240;X7Y13/W240/N824;1;X5Y13/N240;X5Y13/N240/W242;1;X5Y12/X05;X5Y12/X05/N241;1;X5Y12/B1;X5Y12/B1/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[1]": {
          "hide_name": 0,
          "bits": [ 7790 ] ,
          "attributes": {
            "ROUTING": "X7Y15/X05;X7Y15/X05/S241;1;X7Y15/A2;X7Y15/A2/X05;1;X7Y14/E240;X7Y14/E240/Q4;1;X8Y14/X07;X8Y14/X07/E241;1;X8Y14/A2;X8Y14/A2/X07;1;X12Y14/N260;X12Y14/N260/E262;1;X12Y13/X03;X12Y13/X03/N261;1;X12Y13/B2;X12Y13/B2/X03;1;X12Y14/A3;X12Y14/A3/X07;1;X12Y14/A4;X12Y14/A4/X07;1;X8Y14/N260;X8Y14/N260/E121;1;X8Y12/N270;X8Y12/N270/N262;1;X8Y11/A2;X8Y11/A2/N271;1;X7Y15/E240;X7Y15/E240/S241;1;X9Y15/E250;X9Y15/E250/E242;1;X10Y15/A2;X10Y15/A2/E251;1;X12Y14/A2;X12Y14/A2/X07;1;X7Y14/N130;X7Y14/N130/Q4;1;X7Y13/W270;X7Y13/W270/N131;1;X5Y13/A2;X5Y13/A2/W272;1;X10Y14/X03;X10Y14/X03/E262;1;X10Y14/A1;X10Y14/A1/X03;1;X6Y14/W220;X6Y14/W220/W121;1;X5Y14/X05;X5Y14/X05/W221;1;X5Y14/A2;X5Y14/A2/X05;1;X10Y14/E260;X10Y14/E260/E262;1;X12Y14/X07;X12Y14/X07/E262;1;X12Y14/A5;X12Y14/A5/X07;1;X7Y14/S240;X7Y14/S240/Q4;1;X7Y16/X07;X7Y16/X07/S242;1;X7Y16/A2;X7Y16/A2/X07;1;X6Y12/W260;X6Y12/W260/N262;1;X5Y12/X03;X5Y12/X03/W261;1;X5Y12/B2;X5Y12/B2/X03;1;X8Y14/E260;X8Y14/E260/E121;1;X9Y14/S260;X9Y14/S260/E261;1;X9Y16/X05;X9Y16/X05/S262;1;X9Y16/A2;X9Y16/A2/X05;1;X7Y14/Q4;;1;X7Y14/EW20;X7Y14/EW20/Q4;1;X6Y14/N260;X6Y14/N260/W121;1;X6Y12/N270;X6Y12/N270/N262;1;X6Y11/A2;X6Y11/A2/N271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[2]": {
          "hide_name": 0,
          "bits": [ 7782 ] ,
          "attributes": {
            "ROUTING": "X7Y13/N260;X7Y13/N260/N121;1;X7Y12/X03;X7Y12/X03/N261;1;X7Y12/A7;X7Y12/A7/X03;1;X8Y16/E210;X8Y16/E210/S212;1;X9Y16/N210;X9Y16/N210/E211;1;X9Y16/A3;X9Y16/A3/N210;1;X8Y14/A3;X8Y14/A3/E251;1;X7Y10/E250;X7Y10/E250/N834;1;X8Y10/S250;X8Y10/S250/E251;1;X8Y11/A3;X8Y11/A3/S251;1;X8Y14/S210;X8Y14/S210/E111;1;X8Y15/E210;X8Y15/E210/S211;1;X10Y15/E240;X10Y15/E240/E212;1;X11Y15/X07;X11Y15/X07/E241;1;X11Y15/A2;X11Y15/A2/X07;1;X7Y14/S130;X7Y14/S130/Q5;1;X7Y15/A3;X7Y15/A3/S131;1;X10Y14/S250;X10Y14/S250/E251;1;X10Y15/A3;X10Y15/A3/S251;1;X5Y13/N220;X5Y13/N220/W222;1;X5Y12/X07;X5Y12/X07/N221;1;X5Y12/B6;X5Y12/B6/X07;1;X7Y14/EW10;X7Y14/EW10/Q5;1;X6Y14/W250;X6Y14/W250/W111;1;X5Y14/A3;X5Y14/A3/W251;1;X11Y14/A0;X11Y14/A0/E252;1;X7Y14/E250;X7Y14/E250/Q5;1;X9Y14/E250;X9Y14/E250/E252;1;X11Y14/A4;X11Y14/A4/E252;1;X7Y15/S260;X7Y15/S260/S121;1;X7Y16/X05;X7Y16/X05/S261;1;X7Y16/A3;X7Y16/A3/X05;1;X7Y14/SN20;X7Y14/SN20/Q5;1;X7Y13/W220;X7Y13/W220/N121;1;X5Y13/X05;X5Y13/X05/W222;1;X5Y13/A3;X5Y13/A3/X05;1;X7Y14/Q5;;1;X7Y14/N830;X7Y14/N830/Q5;1;X7Y10/W250;X7Y10/W250/N834;1;X6Y10/S250;X6Y10/S250/W251;1;X6Y11/A3;X6Y11/A3/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[3]": {
          "hide_name": 0,
          "bits": [ 7775 ] ,
          "attributes": {
            "ROUTING": "X8Y15/N210;X8Y15/N210/N202;1;X8Y14/A4;X8Y14/A4/N211;1;X7Y11/A6;X7Y11/A6/N212;1;X8Y16/W200;X8Y16/W200/N201;1;X7Y16/S200;X7Y16/S200/W201;1;X7Y16/A4;X7Y16/A4/S200;1;X10Y17/N200;X10Y17/N200/E202;1;X10Y15/W200;X10Y15/W200/N202;1;X10Y15/A6;X10Y15/A6/W200;1;X8Y11/W200;X8Y11/W200/N202;1;X8Y11/A6;X8Y11/A6/W200;1;X7Y15/X07;X7Y15/X07/N202;1;X7Y15/A4;X7Y15/A4/X07;1;X8Y17/E200;X8Y17/E200/E202;1;X9Y17/N200;X9Y17/N200/E201;1;X9Y16/X07;X9Y16/X07/N201;1;X9Y16/A4;X9Y16/A4/X07;1;X5Y14/X07;X5Y14/X07/N221;1;X5Y14/A4;X5Y14/A4/X07;1;X7Y17/N200;X7Y17/N200/E201;1;X7Y15/N200;X7Y15/N200/N202;1;X7Y13/N210;X7Y13/N210/N202;1;X7Y11/A7;X7Y11/A7/N212;1;X9Y15/X01;X9Y15/X01/E201;1;X9Y15/A6;X9Y15/A6/X01;1;X8Y15/E200;X8Y15/E200/N202;1;X10Y15/X01;X10Y15/X01/E202;1;X10Y15/A7;X10Y15/A7/X01;1;X6Y17/W130;X6Y17/W130/Q0;1;X5Y17/N270;X5Y17/N270/W131;1;X5Y15/N220;X5Y15/N220/N272;1;X5Y13/X07;X5Y13/X07/N222;1;X5Y13/A4;X5Y13/A4/X07;1;X6Y17/Q0;;1;X6Y17/E200;X6Y17/E200/Q0;1;X8Y17/N200;X8Y17/N200/E202;1;X8Y15/N200;X8Y15/N200/N202;1;X8Y13/N200;X8Y13/N200/N202;1;X8Y11/X05;X8Y11/X05/N202;1;X8Y11/A4;X8Y11/A4/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[4]": {
          "hide_name": 0,
          "bits": [ 7767 ] ,
          "attributes": {
            "ROUTING": "X6Y15/EW10;X6Y15/EW10/Q3;1;X7Y15/A5;X7Y15/A5/E111;1;X7Y15/S230;X7Y15/S230/E131;1;X7Y16/A5;X7Y16/A5/S231;1;X5Y14/N230;X5Y14/N230/W231;1;X5Y13/A5;X5Y13/A5/N231;1;X6Y15/N130;X6Y15/N130/Q3;1;X6Y14/W230;X6Y14/W230/N131;1;X5Y14/X06;X5Y14/X06/W231;1;X5Y14/A5;X5Y14/A5/X06;1;X8Y15/X06;X8Y15/X06/E231;1;X8Y15/A4;X8Y15/A4/X06;1;X8Y15/N230;X8Y15/N230/E231;1;X8Y14/A5;X8Y14/A5/N231;1;X9Y15/A3;X9Y15/A3/X02;1;X7Y15/E230;X7Y15/E230/E131;1;X9Y15/X02;X9Y15/X02/E232;1;X9Y15/A2;X9Y15/A2/X02;1;X8Y13/X06;X8Y13/X06/E231;1;X8Y13/A7;X8Y13/A7/X06;1;X7Y13/E230;X7Y13/E230/N232;1;X8Y13/X02;X8Y13/X02/E231;1;X8Y13/A0;X8Y13/A0/X02;1;X6Y15/Q3;;1;X6Y15/E130;X6Y15/E130/Q3;1;X7Y15/N230;X7Y15/N230/E131;1;X7Y13/A5;X7Y13/A5/N232;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[5]": {
          "hide_name": 0,
          "bits": [ 7758 ] ,
          "attributes": {
            "ROUTING": "X7Y14/E100;X7Y14/E100/Q2;1;X8Y14/S200;X8Y14/S200/E101;1;X8Y15/W200;X8Y15/W200/S201;1;X8Y15/A6;X8Y15/A6/W200;1;X8Y15/X07;X8Y15/X07/S221;1;X8Y15/A5;X8Y15/A5/X07;1;X9Y14/X01;X9Y14/X01/E222;1;X9Y14/A0;X9Y14/A0/X01;1;X8Y13/S200;X8Y13/S200/E201;1;X8Y13/A4;X8Y13/A4/S200;1;X7Y14/N100;X7Y14/N100/Q2;1;X7Y13/E200;X7Y13/E200/N101;1;X7Y13/A2;X7Y13/A2/E200;1;X7Y14/W100;X7Y14/W100/Q2;1;X6Y14/N200;X6Y14/N200/W101;1;X6Y14/A0;X6Y14/A0/N200;1;X7Y14/Q2;;1;X7Y14/E220;X7Y14/E220/Q2;1;X8Y14/S220;X8Y14/S220/E221;1;X8Y16/X01;X8Y16/X01/S222;1;X8Y16/A0;X8Y16/A0/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[6]": {
          "hide_name": 0,
          "bits": [ 7752 ] ,
          "attributes": {
            "ROUTING": "X8Y14/S230;X8Y14/S230/E131;1;X8Y16/X02;X8Y16/X02/S232;1;X8Y16/A1;X8Y16/A1/X02;1;X7Y14/E130;X7Y14/E130/Q3;1;X8Y14/E270;X8Y14/E270/E131;1;X9Y14/A1;X9Y14/A1/E271;1;X7Y13/E210;X7Y13/E210/N111;1;X8Y13/B4;X8Y13/B4/E211;1;X7Y15/E210;X7Y15/E210/S111;1;X8Y15/B6;X8Y15/B6/E211;1;X7Y14/SN10;X7Y14/SN10/Q3;1;X7Y13/A3;X7Y13/A3/N111;1;X7Y14/Q3;;1;X7Y14/W130;X7Y14/W130/Q3;1;X6Y14/A1;X6Y14/A1/W131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "signal[7]": {
          "hide_name": 0,
          "bits": [ 7748 ] ,
          "attributes": {
            "ROUTING": "X9Y15/N200;X9Y15/N200/E202;1;X9Y14/E200;X9Y14/E200/N201;1;X9Y14/A2;X9Y14/A2/E200;1;X8Y15/S200;X8Y15/S200/E201;1;X8Y16/E200;X8Y16/E200/S201;1;X8Y16/A2;X8Y16/A2/E200;1;X7Y15/N240;X7Y15/N240/E101;1;X7Y13/X03;X7Y13/X03/N242;1;X7Y13/A0;X7Y13/A0/X03;1;X6Y15/E100;X6Y15/E100/Q5;1;X7Y15/E200;X7Y15/E200/E101;1;X8Y15/X01;X8Y15/X01/E201;1;X8Y15/A7;X8Y15/A7/X01;1;X6Y15/Q5;;1;X6Y15/N250;X6Y15/N250/Q5;1;X6Y14/A2;X6Y14/A2/N251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:2.16-2.22",
            "hdlname": "disp number"
          }
        },
        "cpu0.pc_in_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7743 ] ,
          "attributes": {
            "ROUTING": "X4Y16/W830;X4Y16/W830/F5;1;X3Y16/E260;X3Y16/E260/E838;1;X4Y16/X07;X4Y16/X07/E261;1;X4Y16/LSR0;X4Y16/LSR0/X07;1;X4Y16/F5;;1;X4Y16/S250;X4Y16/S250/F5;1;X4Y17/X06;X4Y17/X06/S251;1;X4Y17/LSR2;X4Y17/LSR2/X06;1"
          }
        },
        "cpu0.output_in": {
          "hide_name": 0,
          "bits": [ 7742 ] ,
          "attributes": {
            "ROUTING": "X6Y17/E250;X6Y17/E250/E252;1;X7Y17/X08;X7Y17/X08/E251;1;X7Y17/CE2;X7Y17/CE2/X08;1;X6Y15/CE1;X6Y15/CE1/X06;1;X6Y17/X08;X6Y17/X08/E252;1;X6Y17/CE0;X6Y17/CE0/X08;1;X7Y14/CE1;X7Y14/CE1/X06;1;X6Y15/E250;X6Y15/E250/N252;1;X7Y15/N250;X7Y15/N250/E251;1;X7Y14/X06;X7Y14/X06/N251;1;X7Y14/CE2;X7Y14/CE2/X06;1;X4Y17/Q5;;1;X4Y17/E250;X4Y17/E250/Q5;1;X6Y17/N250;X6Y17/N250/E252;1;X6Y15/X06;X6Y15/X06/N252;1;X6Y15/CE2;X6Y15/CE2/X06;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:25.5-25.14",
            "hdlname": "cpu0 output_in"
          }
        },
        "cpu0.mar_in_DFFNS_Q_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 7739 ] ,
          "attributes": {
            "ROUTING": "X4Y15/A0;X4Y15/A0/N252;1;X4Y17/S130;X4Y17/S130/F6;1;X4Y17/N250;X4Y17/N250/S130;1;X4Y15/X04;X4Y15/X04/N252;1;X4Y15/B3;X4Y15/B3/X04;1;X4Y17/F6;;1;X4Y17/SN20;X4Y17/SN20/F6;1;X4Y16/A5;X4Y16/A5/N121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_out_DFFN_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 7737 ] ,
          "attributes": {
            "ROUTING": "X3Y15/X05;X3Y15/X05/W222;1;X3Y15/LSR1;X3Y15/LSR1/X05;1;X5Y15/S260;X5Y15/S260/W121;1;X5Y16/X03;X5Y16/X03/S261;1;X5Y16/A7;X5Y16/A7/X03;1;X6Y15/S260;X6Y15/S260/F6;1;X6Y16/X05;X6Y16/X05/S261;1;X6Y16/LSR2;X6Y16/LSR2/X05;1;X5Y15/W260;X5Y15/W260/W121;1;X4Y15/S260;X4Y15/S260/W261;1;X4Y16/X05;X4Y16/X05/S261;1;X4Y16/LSR1;X4Y16/LSR1/X05;1;X6Y15/F6;;1;X6Y15/EW20;X6Y15/EW20/F6;1;X5Y15/W220;X5Y15/W220/W121;1;X3Y15/D0;X3Y15/D0/W222;1;X3Y15/XD0;X3Y15/XD0/D0;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.mar_in_DFFNS_Q_D": {
          "hide_name": 0,
          "bits": [ 7736 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F3;;1;X4Y15/W130;X4Y15/W130/F3;1;X3Y15/A3;X3Y15/A3/W131;1;X3Y15/XD3;X3Y15/XD3/A3;1"
          }
        },
        "cpu0.mar[0]": {
          "hide_name": 0,
          "bits": [ 7734 ] ,
          "attributes": {
            "ROUTING": "X3Y14/E250;X3Y14/E250/E111;1;X4Y14/A4;X4Y14/A4/E251;1;X2Y14/X02;X2Y14/X02/Q3;1;X2Y14/A1;X2Y14/A1/X02;1;X2Y14/Q3;;1;X2Y14/EW10;X2Y14/EW10/Q3;1;X3Y14/A4;X3Y14/A4/E111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:102.10-102.13",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.mar[1]": {
          "hide_name": 0,
          "bits": [ 7732 ] ,
          "attributes": {
            "ROUTING": "X2Y14/S100;X2Y14/S100/Q5;1;X2Y14/S210;X2Y14/S210/S100;1;X2Y14/A7;X2Y14/A7/S210;1;X2Y14/W100;X2Y14/W100/Q5;1;X2Y14/E230;X2Y14/E230/W100;1;X3Y14/B4;X3Y14/B4/E231;1;X2Y14/Q5;;1;X2Y14/EW20;X2Y14/EW20/Q5;1;X3Y14/E260;X3Y14/E260/E121;1;X4Y14/X03;X4Y14/X03/E261;1;X4Y14/B4;X4Y14/B4/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:102.10-102.13",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.mar[2]": {
          "hide_name": 0,
          "bits": [ 7730 ] ,
          "attributes": {
            "ROUTING": "X3Y15/N240;X3Y15/N240/Q4;1;X3Y14/E240;X3Y14/E240/N241;1;X4Y14/C4;X4Y14/C4/E241;1;X3Y15/SN20;X3Y15/SN20/Q4;1;X3Y14/A6;X3Y14/A6/N121;1;X3Y15/Q4;;1;X3Y15/N130;X3Y15/N130/Q4;1;X3Y14/E230;X3Y14/E230/N131;1;X3Y14/C4;X3Y14/C4/E230;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:102.10-102.13",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.mar[3]": {
          "hide_name": 0,
          "bits": [ 7728 ] ,
          "attributes": {
            "ROUTING": "X3Y15/E130;X3Y15/E130/Q5;1;X3Y15/N260;X3Y15/N260/E130;1;X3Y14/D4;X3Y14/D4/N261;1;X3Y15/EW20;X3Y15/EW20/Q5;1;X4Y15/N220;X4Y15/N220/E121;1;X4Y14/X07;X4Y14/X07/N221;1;X4Y14/D4;X4Y14/D4/X07;1;X3Y15/Q5;;1;X3Y15/S100;X3Y15/S100/Q5;1;X3Y15/N210;X3Y15/N210/S100;1;X3Y14/A7;X3Y14/A7/N211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:102.10-102.13",
            "hdlname": "cpu0 mar"
          }
        },
        "cpu0.mar_in": {
          "hide_name": 0,
          "bits": [ 7727 ] ,
          "attributes": {
            "ROUTING": "X2Y14/CE2;X2Y14/CE2/W211;1;X3Y15/X06;X3Y15/X06/Q3;1;X3Y15/CE2;X3Y15/CE2/X06;1;X2Y14/B1;X2Y14/B1/W211;1;X2Y14/B7;X2Y14/B7/W211;1;X3Y15/SN10;X3Y15/SN10/Q3;1;X3Y14/W210;X3Y14/W210/N111;1;X2Y14/CE1;X2Y14/CE1/W211;1;X3Y14/B7;X3Y14/B7/N101;1;X3Y15/Q3;;1;X3Y15/N100;X3Y15/N100/Q3;1;X3Y14/B6;X3Y14/B6/N101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:15.5-15.11",
            "hdlname": "cpu0 mar_in"
          }
        },
        "cpu0.ram_out": {
          "hide_name": 0,
          "bits": [ 7725 ] ,
          "attributes": {
            "ROUTING": "X3Y17/D5;X3Y17/D5/X02;1;X4Y16/C3;X4Y16/C3/W220;1;X4Y16/E220;X4Y16/E220/Q2;1;X4Y16/C6;X4Y16/C6/E220;1;X3Y16/X05;X3Y16/X05/W221;1;X3Y16/C6;X3Y16/C6/X05;1;X3Y17/D7;X3Y17/D7/W221;1;X3Y17/X02;X3Y17/X02/W231;1;X3Y17/D6;X3Y17/D6/X02;1;X4Y16/S130;X4Y16/S130/Q2;1;X4Y17/W230;X4Y17/W230/S131;1;X2Y17/B6;X2Y17/B6/W232;1;X4Y16/W220;X4Y16/W220/Q2;1;X2Y16/X05;X2Y16/X05/W222;1;X2Y16/C7;X2Y16/C7/X05;1;X4Y16/Q2;;1;X4Y16/S220;X4Y16/S220/Q2;1;X4Y17/W220;X4Y17/W220/S221;1;X3Y17/D4;X3Y17/D4/W221;1",
            "hdlname": "cpu0 ram_out",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:17.5-17.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 7716 ] ,
          "attributes": {
            "ROUTING": "X2Y17/E260;X2Y17/E260/F6;1;X2Y17/D3;X2Y17/D3/E260;1;X1Y17/D1;X1Y17/D1/W121;1;X2Y17/S100;X2Y17/S100/F6;1;X2Y18/S240;X2Y18/S240/S101;1;X2Y19/D7;X2Y19/D7/S241;1;X2Y17/F6;;1;X2Y17/EW20;X2Y17/EW20/F6;1;X1Y17/D0;X1Y17/D0/W121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_in_DFFNR_Q_D_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 7714 ] ,
          "attributes": {
            "ROUTING": "X6Y16/N270;X6Y16/N270/F7;1;X6Y15/W270;X6Y15/W270/N271;1;X4Y15/A3;X4Y15/A3/W272;1;X6Y16/W100;X6Y16/W100/F7;1;X5Y16/W240;X5Y16/W240/W101;1;X4Y16/C0;X4Y16/C0/W241;1;X6Y16/F7;;1;X4Y17/D5;X4Y17/D5/W201;1;X5Y16/S200;X5Y16/S200/W101;1;X5Y17/W200;X5Y17/W200/S201;1;X5Y17/C6;X5Y17/C6/S201;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_in_DFFNR_Q_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7713 ] ,
          "attributes": {
            "ROUTING": "X5Y17/E130;X5Y17/E130/F3;1;X5Y17/A6;X5Y17/A6/E130;1;X5Y16/W270;X5Y16/W270/N131;1;X4Y16/N270;X4Y16/N270/W271;1;X4Y15/B5;X4Y15/B5/N271;1;X5Y17/F3;;1;X5Y17/N130;X5Y17/N130/F3;1;X5Y16/W230;X5Y16/W230/N131;1;X4Y16/B0;X4Y16/B0/W231;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir_out": {
          "hide_name": 0,
          "bits": [ 7704 ] ,
          "attributes": {
            "ROUTING": "X4Y16/W210;X4Y16/W210/N211;1;X3Y16/B6;X3Y16/B6/W211;1;X2Y17/A6;X2Y17/A6/W251;1;X5Y17/EW10;X5Y17/EW10/Q5;1;X4Y17/N210;X4Y17/N210/W111;1;X4Y16/B3;X4Y16/B3/N211;1;X5Y17/N250;X5Y17/N250/Q5;1;X5Y15/W250;X5Y15/W250/N252;1;X4Y15/S250;X4Y15/S250/W251;1;X4Y16/B6;X4Y16/B6/S251;1;X2Y17/N250;X2Y17/N250/W251;1;X2Y16/B7;X2Y16/B7/N251;1;X3Y17/C6;X3Y17/C6/X08;1;X3Y17/W250;X3Y17/W250/W252;1;X3Y17/C5;X3Y17/C5/X08;1;X3Y17/B4;X3Y17/B4/X08;1;X5Y17/Q5;;1;X5Y17/W250;X5Y17/W250/Q5;1;X3Y17/X08;X3Y17/X08/W252;1;X3Y17/C7;X3Y17/C7/X08;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir_out"
          }
        },
        "cpu0.ir_out_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7702 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F6;;1;X5Y17/C5;X5Y17/C5/F6;1;X5Y17/XD5;X5Y17/XD5/C5;1"
          }
        },
        "cpu0.ir[0]": {
          "hide_name": 0,
          "bits": [ 7700 ] ,
          "attributes": {
            "ROUTING": "X3Y17/Q3;;1;X3Y17/N100;X3Y17/N100/Q3;1;X3Y17/C4;X3Y17/C4/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[1]": {
          "hide_name": 0,
          "bits": [ 7697 ] ,
          "attributes": {
            "ROUTING": "X3Y17/Q2;;1;X3Y17/X01;X3Y17/X01/Q2;1;X3Y17/B5;X3Y17/B5/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[2]": {
          "hide_name": 0,
          "bits": [ 7694 ] ,
          "attributes": {
            "ROUTING": "X3Y17/Q1;;1;X3Y17/N130;X3Y17/N130/Q1;1;X3Y17/E240;X3Y17/E240/N130;1;X3Y17/B6;X3Y17/B6/E240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[3]": {
          "hide_name": 0,
          "bits": [ 7691 ] ,
          "attributes": {
            "ROUTING": "X3Y17/Q0;;1;X3Y17/W130;X3Y17/W130/Q0;1;X3Y17/B7;X3Y17/B7/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[6]": {
          "hide_name": 0,
          "bits": [ 7686 ] ,
          "attributes": {
            "ROUTING": "X4Y17/E240;X4Y17/E240/N130;1;X5Y17/X03;X5Y17/X03/E241;1;X5Y17/B3;X5Y17/B3/X03;1;X4Y17/B0;X4Y17/B0/X05;1;X4Y17/N130;X4Y17/N130/Q2;1;X4Y16/N230;X4Y16/N230/N131;1;X4Y15/B2;X4Y15/B2/N231;1;X4Y17/N220;X4Y17/N220/Q2;1;X4Y15/X05;X4Y15/X05/N222;1;X4Y15/B7;X4Y15/B7/X05;1;X4Y17/Q2;;1;X4Y17/X05;X4Y17/X05/Q2;1;X4Y17/B7;X4Y17/B7/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:120.10-120.12",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[7]": {
          "hide_name": 0,
          "bits": [ 7684 ] ,
          "attributes": {
            "ROUTING": "X4Y17/EW10;X4Y17/EW10/Q3;1;X5Y17/A3;X5Y17/A3/E111;1;X4Y17/X02;X4Y17/X02/Q3;1;X4Y17/A0;X4Y17/A0/X02;1;X4Y17/E130;X4Y17/E130/Q3;1;X4Y17/A7;X4Y17/A7/E130;1;X4Y15/A7;X4Y15/A7/N232;1;X4Y17/N230;X4Y17/N230/Q3;1;X4Y15/X02;X4Y15/X02/N232;1;X4Y17/Q3;;1;X4Y15/A2;X4Y15/A2/X02;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:120.10-120.12",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir_in": {
          "hide_name": 0,
          "bits": [ 7683 ] ,
          "attributes": {
            "ROUTING": "X1Y16/X08;X1Y16/X08/W272;1;X1Y16/B6;X1Y16/B6/X08;1;X2Y15/CE0;X2Y15/CE0/X06;1;X2Y15/CE2;X2Y15/CE2/X06;1;X6Y16/S240;X6Y16/S240/Q4;1;X6Y17/X05;X6Y17/X05/S241;1;X6Y17/CE2;X6Y17/CE2/X05;1;X0Y16/N270;X0Y16/N270/W824;1;X0Y15/W270;X0Y15/W270/N271;1;X1Y15/CE2;X1Y15/CE2/E272;1;X4Y16/W820;X4Y16/W820/W242;1;X3Y16/S270;X3Y16/S270/E828;1;X3Y17/X06;X3Y17/X06/S271;1;X3Y17/CE1;X3Y17/CE1/X06;1;X3Y17/CE0;X3Y17/CE0/X06;1;X3Y16/W270;X3Y16/W270/E828;1;X2Y16/N270;X2Y16/N270/W271;1;X2Y15/X06;X2Y15/X06/N271;1;X5Y17/W240;X5Y17/W240/S241;1;X4Y17/X07;X4Y17/X07/W241;1;X4Y17/CE1;X4Y17/CE1/X07;1;X6Y16/Q4;;1;X6Y16/W240;X6Y16/W240/Q4;1;X5Y16/S240;X5Y16/S240/W241;1;X5Y17/X05;X5Y17/X05/S241;1;X5Y17/CE1;X5Y17/CE1/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:14.5-14.11",
            "hdlname": "cpu0 pc_add"
          }
        },
        "cpu0.step_limit_DFFNRE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 7671 ] ,
          "attributes": {
            "ROUTING": "X4Y15/B0;X4Y15/B0/N211;1;X4Y15/CE2;X4Y15/CE2/N211;1;X4Y16/N200;X4Y16/N200/N101;1;X4Y15/C4;X4Y15/C4/N201;1;X4Y15/CE0;X4Y15/CE0/N211;1;X4Y17/SN10;X4Y17/SN10/F0;1;X4Y16/N210;X4Y16/N210/N111;1;X4Y15/CE1;X4Y15/CE1/N211;1;X4Y17/F0;;1;X4Y17/N100;X4Y17/N100/F0;1;X4Y17/C4;X4Y17/C4/N100;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_in": {
          "hide_name": 0,
          "bits": [ 7669 ] ,
          "attributes": {
            "ROUTING": "X2Y19/X06;X2Y19/X06/W232;1;X2Y19/CE2;X2Y19/CE2/X06;1;X4Y19/SN10;X4Y19/SN10/Q3;1;X4Y20/W210;X4Y20/W210/S111;1;X3Y20/CE1;X3Y20/CE1/W211;1;X3Y19/X06;X3Y19/X06/W231;1;X3Y19/CE1;X3Y19/CE1/X06;1;X1Y20/CE2;X1Y20/CE2/X08;1;X4Y19/Q3;;1;X4Y19/W230;X4Y19/W230/Q3;1;X2Y19/W800;X2Y19/W800/W232;1;X1Y19/S230;X1Y19/S230/E804;1;X1Y20/X08;X1Y20/X08/S231;1;X1Y20/CE1;X1Y20/CE1/X08;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:22.5-22.9",
            "hdlname": "cpu0 b_in"
          }
        },
        "cpu0.b_in_DFFNR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7667 ] ,
          "attributes": {
            "ROUTING": "X4Y19/LSR1;X4Y19/LSR1/X07;1;X4Y17/F4;;1;X4Y17/S240;X4Y17/S240/F4;1;X4Y19/X07;X4Y19/X07/S242;1;X4Y19/LSR2;X4Y19/LSR2/X07;1"
          }
        },
        "cpu0.b_reg[7]": {
          "hide_name": 0,
          "bits": [ 7665 ] ,
          "attributes": {
            "ROUTING": "X3Y19/Q2;;1;X3Y19/EW10;X3Y19/EW10/Q2;1;X2Y19/B2;X2Y19/B2/W111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:145.10-145.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7664 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.b_reg[0]": {
          "hide_name": 0,
          "bits": [ 7662 ] ,
          "attributes": {
            "ROUTING": "X2Y19/Q5;;1;X2Y19/EW10;X2Y19/EW10/Q5;1;X1Y19/B1;X1Y19/B1/W111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:145.10-145.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu[0]": {
          "hide_name": 0,
          "bits": [ 7660 ] ,
          "attributes": {
            "ROUTING": "X2Y17/Q0;;1;X2Y17/X01;X2Y17/X01/Q0;1;X2Y17/C3;X2Y17/C3/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:154.10-154.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7659 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F1;;1;X1Y19/E210;X1Y19/E210/F1;1;X2Y19/N210;X2Y19/N210/E211;1;X2Y17/B0;X2Y17/B0/N212;1;X2Y17/XD0;X2Y17/XD0/B0;1"
          }
        },
        "cpu0.b_reg[1]": {
          "hide_name": 0,
          "bits": [ 7657 ] ,
          "attributes": {
            "ROUTING": "X1Y20/Q4;;1;X1Y20/W100;X1Y20/W100/Q4;1;X1Y20/N230;X1Y20/N230/W100;1;X1Y19/B2;X1Y19/B2/N231;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:145.10-145.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7656 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[1]": {
          "hide_name": 0,
          "bits": [ 7654 ] ,
          "attributes": {
            "ROUTING": "X1Y19/Q2;;1;X1Y19/SN10;X1Y19/SN10/Q2;1;X1Y18/N210;X1Y18/N210/N111;1;X1Y17/X02;X1Y17/X02/N211;1;X1Y17/A1;X1Y17/A1/X02;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:154.10-154.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7653 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F2;;1;X1Y19/XD2;X1Y19/XD2/F2;1"
          }
        },
        "cpu0.b_reg[2]": {
          "hide_name": 0,
          "bits": [ 7651 ] ,
          "attributes": {
            "ROUTING": "X2Y19/Q4;;1;X2Y19/W100;X2Y19/W100/Q4;1;X1Y19/W240;X1Y19/W240/W101;1;X1Y19/B3;X1Y19/B3/W240;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:145.10-145.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7650 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[2]": {
          "hide_name": 0,
          "bits": [ 7648 ] ,
          "attributes": {
            "ROUTING": "X3Y19/Q0;;1;X3Y19/W130;X3Y19/W130/Q0;1;X2Y19/A7;X2Y19/A7/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7646 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F3;;1;X1Y19/E100;X1Y19/E100/F3;1;X2Y19/E200;X2Y19/E200/E101;1;X3Y19/D0;X3Y19/D0/E201;1;X3Y19/XD0;X3Y19/XD0/D0;1"
          }
        },
        "cpu0.b_reg[3]": {
          "hide_name": 0,
          "bits": [ 7644 ] ,
          "attributes": {
            "ROUTING": "X1Y20/Q2;;1;X1Y20/N100;X1Y20/N100/Q2;1;X1Y19/B4;X1Y19/B4/N101;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:145.10-145.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7643 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[3]": {
          "hide_name": 0,
          "bits": [ 7641 ] ,
          "attributes": {
            "ROUTING": "X1Y19/Q4;;1;X1Y19/N130;X1Y19/N130/Q4;1;X1Y18/N270;X1Y18/N270/N131;1;X1Y17/A0;X1Y17/A0/N271;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:154.10-154.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7640 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F4;;1;X1Y19/XD4;X1Y19/XD4/F4;1"
          }
        },
        "cpu0.b_reg[4]": {
          "hide_name": 0,
          "bits": [ 7638 ] ,
          "attributes": {
            "ROUTING": "X1Y20/Q5;;1;X1Y20/N250;X1Y20/N250/Q5;1;X1Y19/B5;X1Y19/B5/N251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:145.10-145.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7637 ] ,
          "attributes": {
            "ROUTING": "X1Y19/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[4]": {
          "hide_name": 0,
          "bits": [ 7635 ] ,
          "attributes": {
            "ROUTING": "X1Y19/Q5;;1;X1Y19/N250;X1Y19/N250/Q5;1;X1Y17/X06;X1Y17/X06/N252;1;X1Y17/A4;X1Y17/A4/X06;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:154.10-154.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7634 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F5;;1;X1Y19/XD5;X1Y19/XD5/F5;1"
          }
        },
        "cpu0.b_reg[5]": {
          "hide_name": 0,
          "bits": [ 7632 ] ,
          "attributes": {
            "ROUTING": "X3Y20/Q2;;1;X3Y20/EW10;X3Y20/EW10/Q2;1;X2Y20/N210;X2Y20/N210/W111;1;X2Y19/B0;X2Y19/B0/N211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:145.10-145.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7631 ] ,
          "attributes": {
            "ROUTING": "X2Y19/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[5]": {
          "hide_name": 0,
          "bits": [ 7629 ] ,
          "attributes": {
            "ROUTING": "X4Y19/Q1;;1;X4Y19/X06;X4Y19/X06/Q1;1;X4Y19/A7;X4Y19/A7/X06;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:154.10-154.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7628 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F0;;1;X2Y19/E130;X2Y19/E130/F0;1;X3Y19/E270;X3Y19/E270/E131;1;X4Y19/A1;X4Y19/A1/E271;1;X4Y19/XD1;X4Y19/XD1/A1;1"
          }
        },
        "cpu0.b_reg[6]": {
          "hide_name": 0,
          "bits": [ 7626 ] ,
          "attributes": {
            "ROUTING": "X3Y19/Q3;;1;X3Y19/S100;X3Y19/S100/Q3;1;X3Y19/W210;X3Y19/W210/S100;1;X2Y19/B1;X2Y19/B1/W211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:145.10-145.15",
            "hdlname": "cpu0 b_reg"
          }
        },
        "cpu0.alu_DFFE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7625 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu_DFFE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7624 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:157.16-157.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "cpu0.alu[6]": {
          "hide_name": 0,
          "bits": [ 7622 ] ,
          "attributes": {
            "ROUTING": "X2Y19/Q1;;1;X2Y19/E210;X2Y19/E210/Q1;1;X3Y19/S210;X3Y19/S210/E211;1;X3Y19/A6;X3Y19/A6/S210;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:154.10-154.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7621 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F1;;1;X2Y19/XD1;X2Y19/XD1/F1;1"
          }
        },
        "cpu0.alu[7]": {
          "hide_name": 0,
          "bits": [ 7619 ] ,
          "attributes": {
            "ROUTING": "X3Y19/Q1;;1;X3Y19/E210;X3Y19/E210/Q1;1;X4Y19/B2;X4Y19/B2/E211;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:154.10-154.13",
            "hdlname": "cpu0 alu"
          }
        },
        "cpu0.alu_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7618 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F2;;1;X2Y19/E100;X2Y19/E100/F2;1;X3Y19/D1;X3Y19/D1/E101;1;X3Y19/XD1;X3Y19/XD1/D1;1"
          }
        },
        "cpu0.alu_out": {
          "hide_name": 0,
          "bits": [ 7617 ] ,
          "attributes": {
            "ROUTING": "X4Y19/CE0;X4Y19/CE0/X08;1;X4Y19/S130;X4Y19/S130/Q5;1;X4Y19/D7;X4Y19/D7/S130;1;X3Y19/D6;X3Y19/D6/W121;1;X2Y19/CE0;X2Y19/CE0/X05;1;X2Y17/X03;X2Y17/X03/W261;1;X2Y17/B3;X2Y17/B3/X03;1;X2Y19/X05;X2Y19/X05/W221;1;X2Y19/C7;X2Y19/C7/X05;1;X2Y19/W250;X2Y19/W250/W252;1;X1Y19/X08;X1Y19/X08/W251;1;X1Y19/CE2;X1Y19/CE2/X08;1;X1Y17/W270;X1Y17/W270/W262;1;X1Y17/D4;X1Y17/D4/W270;1;X4Y19/W250;X4Y19/W250/Q5;1;X3Y19/X08;X3Y19/X08/W251;1;X3Y19/CE0;X3Y19/CE0/X08;1;X3Y19/W220;X3Y19/W220/W121;1;X1Y19/X05;X1Y19/X05/W222;1;X1Y19/CE1;X1Y19/CE1/X05;1;X1Y17/C0;X1Y17/C0/W262;1;X4Y19/X08;X4Y19/X08/Q5;1;X4Y19/D2;X4Y19/D2/X08;1;X1Y17/C1;X1Y17/C1/W262;1;X4Y19/Q5;;1;X4Y19/EW20;X4Y19/EW20/Q5;1;X3Y19/N260;X3Y19/N260/W121;1;X3Y17/W260;X3Y17/W260/N262;1;X2Y17/X07;X2Y17/X07/W261;1;X2Y17/CE0;X2Y17/CE0/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 alu_out"
          }
        },
        "cpu0.a_reg[4]": {
          "hide_name": 0,
          "bits": [ 7610 ] ,
          "attributes": {
            "ROUTING": "X1Y17/E250;X1Y17/E250/Q5;1;X1Y17/B4;X1Y17/B4/E250;1;X1Y17/Q5;;1;X1Y17/S250;X1Y17/S250/Q5;1;X1Y19/S200;X1Y19/S200/S252;1;X1Y19/A5;X1Y19/A5/S200;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.10-137.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.a_reg[5]": {
          "hide_name": 0,
          "bits": [ 7608 ] ,
          "attributes": {
            "ROUTING": "X3Y19/E130;X3Y19/E130/Q5;1;X4Y19/B7;X4Y19/B7/E131;1;X3Y19/Q5;;1;X3Y19/W250;X3Y19/W250/Q5;1;X2Y19/A0;X2Y19/A0/W251;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.10-137.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.a_reg[6]": {
          "hide_name": 0,
          "bits": [ 7606 ] ,
          "attributes": {
            "ROUTING": "X3Y19/W100;X3Y19/W100/Q4;1;X2Y19/N200;X2Y19/N200/W101;1;X2Y19/A1;X2Y19/A1/N200;1;X3Y19/Q4;;1;X3Y19/X07;X3Y19/X07/Q4;1;X3Y19/B6;X3Y19/B6/X07;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.10-137.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.a_reg[7]": {
          "hide_name": 0,
          "bits": [ 7604 ] ,
          "attributes": {
            "ROUTING": "X4Y20/N240;X4Y20/N240/Q4;1;X4Y19/W240;X4Y19/W240/N241;1;X2Y19/X07;X2Y19/X07/W242;1;X2Y19/A2;X2Y19/A2/X07;1;X4Y20/Q4;;1;X4Y20/SN10;X4Y20/SN10/Q4;1;X4Y19/A2;X4Y19/A2/N111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:137.10-137.15",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.output_in_DFFNR_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 7602 ] ,
          "attributes": {
            "ROUTING": "X4Y17/X04;X4Y17/X04/F5;1;X4Y17/C1;X4Y17/C1/X04;1;X4Y17/F5;;1;X4Y17/XD5;X4Y17/XD5/F5;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 7601 ] ,
          "attributes": {
            "ROUTING": "X4Y15/XD5;X4Y15/XD5/F5;1;X4Y17/X08;X4Y17/X08/S211;1;X4Y17/B6;X4Y17/B6/X08;1;X4Y15/SN10;X4Y15/SN10/F5;1;X4Y16/S210;X4Y16/S210/S111;1;X4Y17/B1;X4Y17/B1/S211;1;X4Y15/F5;;1;X4Y15/S100;X4Y15/S100/F5;1;X4Y16/A7;X4Y16/A7/S101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_in_DFFNR_Q_D_LUT3_F_I1_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 7598 ] ,
          "attributes": {
            "ROUTING": "X4Y16/SN20;X4Y16/SN20/F1;1;X4Y17/W820;X4Y17/W820/S121;1;X3Y17/E270;X3Y17/E270/E828;1;X4Y17/LSR0;X4Y17/LSR0/E271;1;X4Y16/F1;;1;X4Y16/B7;X4Y16/B7/F1;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_out_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7597 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F1;;1;X4Y17/XD1;X4Y17/XD1/F1;1"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[0]": {
          "hide_name": 0,
          "bits": [ 7595 ] ,
          "attributes": {
            "ROUTING": "X4Y16/A2;X4Y16/A2/N271;1;X4Y17/N270;X4Y17/N270/W271;1;X4Y16/A1;X4Y16/A1/N271;1;X5Y17/W270;X5Y17/W270/F7;1;X4Y17/A6;X4Y17/A6/W271;1;X5Y17/F7;;1;X5Y17/X08;X5Y17/X08/F7;1;X5Y17/B6;X5Y17/B6/X08;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.output_in_DFFNR_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 7592 ] ,
          "attributes": {
            "ROUTING": "X5Y16/EW10;X5Y16/EW10/F6;1;X4Y16/B2;X4Y16/B2/W111;1;X5Y17/D1;X5Y17/D1/S121;1;X4Y18/S270;X4Y18/S270/S272;1;X4Y19/A3;X4Y19/A3/S271;1;X4Y19/XD3;X4Y19/XD3/A3;1;X5Y16/SN20;X5Y16/SN20/F6;1;X5Y17/D0;X5Y17/D0/S121;1;X5Y16/W130;X5Y16/W130/F6;1;X4Y16/S270;X4Y16/S270/W131;1;X4Y17/A1;X4Y17/A1/S271;1;X5Y16/F6;;1;X5Y16/W260;X5Y16/W260/F6;1;X4Y16/C4;X4Y16/C4/W261;1;X4Y16/XD4;X4Y16/XD4/C4;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.pc_in_DFFNR_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7590 ] ,
          "attributes": {
            "ROUTING": "X5Y17/C7;X5Y17/C7/E121;1;X5Y17/C1;X5Y17/C1/E121;1;X4Y17/W100;X4Y17/W100/F7;1;X4Y17/E230;X4Y17/E230/W100;1;X4Y17/C5;X4Y17/C5/E230;1;X4Y17/F7;;1;X4Y17/EW20;X4Y17/EW20/F7;1;X5Y17/C0;X5Y17/C0/E121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ir[4]": {
          "hide_name": 0,
          "bits": [ 7585 ] ,
          "attributes": {
            "ROUTING": "X5Y17/B1;X5Y17/B1/X07;1;X4Y15/X03;X4Y15/X03/N242;1;X4Y15/D2;X4Y15/D2/X03;1;X4Y17/B4;X4Y17/B4/N240;1;X4Y17/B5;X4Y17/B5/N240;1;X4Y15/D7;X4Y15/D7/N242;1;X5Y17/X07;X5Y17/X07/W241;1;X5Y17/B7;X5Y17/B7/X07;1;X4Y15/X07;X4Y15/X07/N242;1;X4Y15/A5;X4Y15/A5/X07;1;X4Y15/N240;X4Y15/N240/N242;1;X4Y15/B4;X4Y15/B4/N240;1;X4Y17/N240;X4Y17/N240/W242;1;X4Y16/X03;X4Y16/X03/N241;1;X4Y16/A0;X4Y16/A0/X03;1;X6Y17/Q4;;1;X6Y17/W240;X6Y17/W240/Q4;1;X5Y17/S240;X5Y17/S240/W241;1;X5Y17/B0;X5Y17/B0/S240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.ir[5]": {
          "hide_name": 0,
          "bits": [ 7581 ] ,
          "attributes": {
            "ROUTING": "X5Y17/A7;X5Y17/A7/X01;1;X4Y17/C0;X4Y17/C0/E100;1;X5Y14/W200;X5Y14/W200/N202;1;X4Y14/S200;X4Y14/S200/W201;1;X4Y15/C7;X4Y15/C7/S201;1;X5Y16/N200;X5Y16/N200/N101;1;X5Y15/W200;X5Y15/W200/N201;1;X4Y15/S200;X4Y15/S200/W201;1;X4Y15/A4;X4Y15/A4/S200;1;X4Y15/C2;X4Y15/C2/N262;1;X3Y17/W810;X3Y17/W810/W222;1;X4Y17/E100;X4Y17/E100/E818;1;X4Y17/A5;X4Y17/A5/E100;1;X5Y17/A0;X5Y17/A0/X01;1;X5Y17/X01;X5Y17/X01/Q2;1;X5Y17/A1;X5Y17/A1/X01;1;X5Y17/W220;X5Y17/W220/Q2;1;X5Y17/C3;X5Y17/C3/W220;1;X5Y17/Q2;;1;X5Y17/EW20;X5Y17/EW20/Q2;1;X4Y17/N260;X4Y17/N260/W121;1;X4Y17/A4;X4Y17/A4/E100;1;X5Y17/N100;X5Y17/N100/Q2;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 ir"
          }
        },
        "cpu0.pc_out_DFFN_Q_D_LUT3_F_I2_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 7578 ] ,
          "attributes": {
            "ROUTING": "X4Y17/S260;X4Y17/S260/W262;1;X4Y19/D5;X4Y19/D5/S262;1;X4Y19/XD5;X4Y19/XD5/D5;1;X6Y16/F5;;1;X6Y16/SN20;X6Y16/SN20/F5;1;X6Y17/W260;X6Y17/W260/S121;1;X5Y17/SEL0;X5Y17/SEL0/W261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7577 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F1;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "cpu0.a_in_DFFNR_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7576 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F0;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "cpu0.a_in_DFFNR_Q_RESET[1]": {
          "hide_name": 0,
          "bits": [ 7574 ] ,
          "attributes": {
            "ROUTING": "X4Y16/N240;X4Y16/N240/W101;1;X4Y16/B5;X4Y16/B5/N240;1;X4Y16/B1;X4Y16/B1/S240;1;X4Y16/S240;X4Y16/S240/W101;1;X5Y16/W100;X5Y16/W100/F7;1;X4Y16/S200;X4Y16/S200/W101;1;X4Y17/D0;X4Y17/D0/S201;1;X5Y16/F7;;1;X5Y16/S270;X5Y16/S270/F7;1;X5Y17/LSR2;X5Y17/LSR2/S271;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_in": {
          "hide_name": 0,
          "bits": [ 7572 ] ,
          "attributes": {
            "ROUTING": "X4Y17/W830;X4Y17/W830/W131;1;X3Y17/S260;X3Y17/S260/E838;1;X3Y19/X05;X3Y19/X05/S262;1;X3Y19/CE2;X3Y19/CE2/X05;1;X1Y17/CE1;X1Y17/CE1/X07;1;X5Y17/W130;X5Y17/W130/Q4;1;X4Y17/S270;X4Y17/S270/W131;1;X4Y19/S270;X4Y19/S270/S272;1;X4Y20/X06;X4Y20/X06/S271;1;X4Y20/CE2;X4Y20/CE2/X06;1;X1Y17/S270;X1Y17/S270/W824;1;X1Y19/S220;X1Y19/S220/S272;1;X1Y20/X07;X1Y20/X07/S221;1;X1Y20/CE0;X1Y20/CE0/X07;1;X2Y17/W240;X2Y17/W240/E828;1;X1Y17/X07;X1Y17/X07/W241;1;X1Y17/CE2;X1Y17/CE2/X07;1;X5Y17/Q4;;1;X5Y17/W820;X5Y17/W820/Q4;1;X2Y17/S240;X2Y17/S240/E828;1;X2Y19/S240;X2Y19/S240/S242;1;X2Y20/X05;X2Y20/X05/S241;1;X2Y20/CE1;X2Y20/CE1/X05;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:20.5-20.9",
            "hdlname": "cpu0 a_in"
          }
        },
        "cpu0.a_in_DFFNR_Q_D": {
          "hide_name": 0,
          "bits": [ 7571 ] ,
          "attributes": {
            "ROUTING": "X5Y17/OF0;;1;X5Y17/W100;X5Y17/W100/OF0;1;X5Y17/B4;X5Y17/B4/W100;1;X5Y17/XD4;X5Y17/XD4/B4;1"
          }
        },
        "bus_viewer_out[0]": {
          "hide_name": 0,
          "bits": [ 7569 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer_out[1]": {
          "hide_name": 0,
          "bits": [ 7567 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer_out[2]": {
          "hide_name": 0,
          "bits": [ 7565 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer_out[3]": {
          "hide_name": 0,
          "bits": [ 7563 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer_out[4]": {
          "hide_name": 0,
          "bits": [ 7561 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer_out[5]": {
          "hide_name": 0,
          "bits": [ 7559 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer_out[6]": {
          "hide_name": 0,
          "bits": [ 7557 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "bus_viewer_out[7]": {
          "hide_name": 0,
          "bits": [ 7555 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.97-1.111"
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 7553 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F0;;1;X1Y17/D2;X1Y17/D2/F0;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 7552 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F7;;1;X3Y17/EW10;X3Y17/EW10/F7;1;X2Y17/W250;X2Y17/W250/W111;1;X1Y17/X04;X1Y17/X04/W251;1;X1Y17/C2;X1Y17/C2/X04;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[3]": {
          "hide_name": 0,
          "bits": [ 7551 ] ,
          "attributes": {
            "ROUTING": "X1Y20/N210;X1Y20/N210/Q1;1;X1Y19/A4;X1Y19/A4/N211;1;X1Y20/Q1;;1;X1Y20/N130;X1Y20/N130/Q1;1;X1Y19/N270;X1Y19/N270/N131;1;X1Y17/A2;X1Y17/A2/N272;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "bus_viewer_LUT3_F_7_I2[2]": {
          "hide_name": 0,
          "bits": [ 7548 ] ,
          "attributes": {
            "ROUTING": "X2Y16/F7;;1;X2Y16/N130;X2Y16/N130/F7;1;X2Y16/C6;X2Y16/C6/N130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_7_I2[0]": {
          "hide_name": 0,
          "bits": [ 7547 ] ,
          "attributes": {
            "ROUTING": "X2Y16/A4;X2Y16/A4/E271;1;X1Y15/S130;X1Y15/S130/Q5;1;X1Y16/E270;X1Y16/E270/S131;1;X2Y16/A6;X2Y16/A6/E271;1;X1Y15/Q5;;1;X1Y15/W100;X1Y15/W100/Q5;1;X1Y15/B5;X1Y15/B5/W100;1",
            "hdlname": "cpu0 pc",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:86.10-86.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer[4]": {
          "hide_name": 0,
          "bits": [ 7544 ] ,
          "attributes": {
            "ROUTING": "X4Y14/X06;X4Y14/X06/N252;1;X4Y14/A5;X4Y14/A5/X06;1;X2Y20/E270;X2Y20/E270/S272;1;X4Y20/E220;X4Y20/E220/E272;1;X6Y20/S220;X6Y20/S220/E222;1;X6Y22/S220;X6Y22/S220/S222;1;X6Y24/S810;X6Y24/S810/S222;1;X6Y28/E220;X6Y28/E220/S814;1;X7Y28/D1;X7Y28/D1/E221;1;X2Y17/W260;X2Y17/W260/S261;1;X1Y17/C5;X1Y17/C5/W261;1;X1Y17/XD5;X1Y17/XD5/C5;1;X2Y16/S260;X2Y16/S260/F6;1;X2Y18/S270;X2Y18/S270/S262;1;X2Y20/W270;X2Y20/W270/S272;1;X1Y20/A5;X1Y20/A5/W271;1;X1Y20/XD5;X1Y20/XD5/A5;1;X4Y16/N250;X4Y16/N250/E838;1;X4Y15/E250;X4Y15/E250/N251;1;X6Y15/A3;X6Y15/A3/E252;1;X6Y15/XD3;X6Y15/XD3/A3;1;X2Y16/F6;;1;X2Y16/E130;X2Y16/E130/F6;1;X3Y16/W830;X3Y16/W830/E131;1;X4Y16/S260;X4Y16/S260/E838;1;X4Y17/E260;X4Y17/E260/S261;1;X6Y17/C4;X6Y17/C4/E262;1;X6Y17/XD4;X6Y17/XD4/C4;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_LUT3_F_6_I2[2]": {
          "hide_name": 0,
          "bits": [ 7541 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F3;;1;X4Y16/E130;X4Y16/E130/F3;1;X4Y16/W260;X4Y16/W260/E130;1;X3Y16/C7;X3Y16/C7/W261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_6_I2[0]": {
          "hide_name": 0,
          "bits": [ 7540 ] ,
          "attributes": {
            "ROUTING": "X2Y16/A5;X2Y16/A5/S101;1;X2Y16/E240;X2Y16/E240/S101;1;X3Y16/X03;X3Y16/X03/E241;1;X3Y16/A7;X3Y16/A7/X03;1;X2Y15/Q0;;1;X2Y15/S100;X2Y15/S100/Q0;1;X2Y15/B0;X2Y15/B0/S100;1",
            "hdlname": "cpu0 pc",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:86.10-86.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer[5]": {
          "hide_name": 0,
          "bits": [ 7537 ] ,
          "attributes": {
            "ROUTING": "X3Y17/S240;X3Y17/S240/S101;1;X3Y19/D5;X3Y19/D5/S242;1;X3Y19/XD5;X3Y19/XD5/D5;1;X3Y24/S100;X3Y24/S100/S828;1;X3Y25/W800;X3Y25/W800/S101;1;X4Y25/S230;X4Y25/S230/E808;1;X4Y27/E230;X4Y27/E230/S232;1;X6Y27/S230;X6Y27/S230/E232;1;X6Y28/E230;X6Y28/E230/S231;1;X7Y28/X02;X7Y28/X02/E231;1;X7Y28/A0;X7Y28/A0/X02;1;X5Y14/E220;X5Y14/E220/E272;1;X7Y14/D2;X7Y14/D2/E222;1;X7Y14/XD2;X7Y14/XD2/D2;1;X3Y16/S100;X3Y16/S100/F7;1;X3Y17/E200;X3Y17/E200/S101;1;X5Y17/D2;X5Y17/D2/E202;1;X5Y17/XD2;X5Y17/XD2/D2;1;X3Y16/N270;X3Y16/N270/F7;1;X3Y14/E270;X3Y14/E270/N272;1;X4Y14/X08;X4Y14/X08/E271;1;X4Y14/B5;X4Y14/B5/X08;1;X3Y16/F7;;1;X3Y16/S820;X3Y16/S820/F7;1;X3Y20/W240;X3Y20/W240/S824;1;X3Y20/B2;X3Y20/B2/W240;1;X3Y20/XD2;X3Y20/XD2/B2;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_LUT3_F_5_I2[2]": {
          "hide_name": 0,
          "bits": [ 7534 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F6;;1;X3Y16/C5;X3Y16/C5/F6;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_5_I2[0]": {
          "hide_name": 0,
          "bits": [ 7533 ] ,
          "attributes": {
            "ROUTING": "X3Y16/A5;X3Y16/A5/E271;1;X2Y15/S130;X2Y15/S130/Q1;1;X2Y16/E270;X2Y16/E270/S131;1;X3Y16/A0;X3Y16/A0/E271;1;X2Y15/Q1;;1;X2Y15/B1;X2Y15/B1/Q1;1",
            "hdlname": "cpu0 pc",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:86.10-86.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer[6]": {
          "hide_name": 0,
          "bits": [ 7530 ] ,
          "attributes": {
            "ROUTING": "X3Y17/E210;X3Y17/E210/S111;1;X4Y17/B2;X4Y17/B2/E211;1;X4Y17/XD2;X4Y17/XD2/B2;1;X3Y19/A3;X3Y19/A3/S252;1;X3Y19/XD3;X3Y19/XD3/A3;1;X3Y19/S830;X3Y19/S830/S252;1;X3Y27/E830;X3Y27/E830/S838;1;X11Y27/E130;X11Y27/E130/E838;1;X12Y27/E830;X12Y27/E830/E131;1;X20Y27/E830;X20Y27/E830/E838;1;X28Y27/E130;X28Y27/E130/E838;1;X29Y27/E830;X29Y27/E830/E131;1;X33Y27/S250;X33Y27/S250/E834;1;X33Y28/W250;X33Y28/W250/S251;1;X32Y28/A0;X32Y28/A0/W251;1;X4Y15/N200;X4Y15/N200/E808;1;X4Y14/C5;X4Y14/C5/N201;1;X3Y16/SN10;X3Y16/SN10/F5;1;X3Y17/S250;X3Y17/S250/S111;1;X3Y19/B4;X3Y19/B4/S252;1;X3Y19/XD4;X3Y19/XD4/B4;1;X3Y16/F5;;1;X3Y16/N100;X3Y16/N100/F5;1;X3Y15/W800;X3Y15/W800/N101;1;X4Y15/E230;X4Y15/E230/E808;1;X6Y15/N230;X6Y15/N230/E232;1;X6Y14/E230;X6Y14/E230/N231;1;X7Y14/B3;X7Y14/B3/E231;1;X7Y14/XD3;X7Y14/XD3/B3;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_LUT3_F_4_I2[2]": {
          "hide_name": 0,
          "bits": [ 7527 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F6;;1;X4Y16/EW20;X4Y16/EW20/F6;1;X3Y16/S220;X3Y16/S220/W121;1;X3Y16/C4;X3Y16/C4/S220;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_4_I2[0]": {
          "hide_name": 0,
          "bits": [ 7526 ] ,
          "attributes": {
            "ROUTING": "X3Y16/A1;X3Y16/A1/S271;1;X2Y15/E130;X2Y15/E130/Q5;1;X3Y15/S270;X3Y15/S270/E131;1;X3Y16/X06;X3Y16/X06/S271;1;X3Y16/A4;X3Y16/A4/X06;1;X2Y15/Q5;;1;X2Y15/X04;X2Y15/X04/Q5;1;X2Y15/B2;X2Y15/B2/X04;1",
            "hdlname": "cpu0 pc",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:86.10-86.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer[7]": {
          "hide_name": 0,
          "bits": [ 7523 ] ,
          "attributes": {
            "ROUTING": "X3Y19/S270;X3Y19/S270/S272;1;X3Y20/E270;X3Y20/E270/S271;1;X4Y20/A4;X4Y20/A4/E271;1;X4Y20/XD4;X4Y20/XD4/A4;1;X4Y14/D5;X4Y14/D5/N261;1;X3Y16/S130;X3Y16/S130/F4;1;X3Y17/S270;X3Y17/S270/S131;1;X3Y19/A2;X3Y19/A2/S272;1;X3Y19/XD2;X3Y19/XD2/A2;1;X3Y17/E220;X3Y17/E220/S121;1;X4Y17/D3;X4Y17/D3/E221;1;X4Y17/XD3;X4Y17/XD3/D3;1;X3Y16/SN20;X3Y16/SN20/F4;1;X3Y16/N130;X3Y16/N130/F4;1;X3Y15/W830;X3Y15/W830/N131;1;X4Y15/N260;X4Y15/N260/E838;1;X7Y16/N270;X7Y16/N270/E824;1;X7Y15/W270;X7Y15/W270/N271;1;X6Y15/A5;X6Y15/A5/W271;1;X6Y15/XD5;X6Y15/XD5/A5;1;X3Y16/F4;;1;X3Y16/E820;X3Y16/E820/F4;1;X11Y16/E270;X11Y16/E270/E828;1;X13Y16/E220;X13Y16/E220/E272;1;X15Y16/E810;X15Y16/E810/E222;1;X23Y16/E210;X23Y16/E210/E818;1;X25Y16/S210;X25Y16/S210/E212;1;X25Y18/S810;X25Y18/S810/S212;1;X25Y26/E810;X25Y26/E810/S818;1;X29Y26/S220;X29Y26/S220/E814;1;X29Y28/W220;X29Y28/W220/S222;1;X28Y28/D1;X28Y28/D1/W221;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 7520 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F7;;1;X2Y19/S130;X2Y19/S130/F7;1;X2Y19/D6;X2Y19/D6/S130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_1_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 7519 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F6;;1;X3Y17/EW20;X3Y17/EW20/F6;1;X2Y17/S220;X2Y17/S220/W121;1;X2Y19/C6;X2Y19/C6/S222;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[2]": {
          "hide_name": 0,
          "bits": [ 7518 ] ,
          "attributes": {
            "ROUTING": "X2Y20/N130;X2Y20/N130/Q3;1;X2Y19/W270;X2Y19/W270/N131;1;X1Y19/A3;X1Y19/A3/W271;1;X2Y20/Q3;;1;X2Y20/N230;X2Y20/N230/Q3;1;X2Y19/A6;X2Y19/A6/N231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "bus_viewer_LUT3_F_3_I2_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 7515 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F3;;1;X1Y15/SN20;X1Y15/SN20/F3;1;X1Y16/B4;X1Y16/B4/S121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_3_I2_LUT3_I2_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7514 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_3_I2_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 7512 ] ,
          "attributes": {
            "ROUTING": "X2Y17/EW10;X2Y17/EW10/F4;1;X3Y17/N250;X3Y17/N250/E111;1;X3Y15/N200;X3Y15/N200/N252;1;X3Y14/C6;X3Y14/C6/N201;1;X2Y17/F4;;1;X2Y17/W100;X2Y17/W100/F4;1;X1Y17/N200;X1Y17/N200/W101;1;X1Y16/C4;X1Y16/C4/N201;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_3_I2[2]": {
          "hide_name": 0,
          "bits": [ 7510 ] ,
          "attributes": {
            "ROUTING": "X2Y17/C4;X2Y17/C4/N201;1;X2Y19/F6;;1;X2Y19/N100;X2Y19/N100/F6;1;X2Y18/N200;X2Y18/N200/N101;1;X2Y17/C7;X2Y17/C7/N201;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_3_I2[0]": {
          "hide_name": 0,
          "bits": [ 7509 ] ,
          "attributes": {
            "ROUTING": "X2Y16/S210;X2Y16/S210/E111;1;X2Y17/A7;X2Y17/A7/S211;1;X1Y16/N130;X1Y16/N130/Q4;1;X1Y15/B3;X1Y15/B3/N131;1;X1Y16/EW10;X1Y16/EW10/Q4;1;X2Y16/A2;X2Y16/A2/E111;1;X1Y16/Q4;;1;X1Y16/W820;X1Y16/W820/Q4;1;X2Y16/S240;X2Y16/S240/E824;1;X2Y17/X05;X2Y17/X05/S241;1;X2Y17/A4;X2Y17/A4/X05;1",
            "hdlname": "cpu0 pc",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:86.10-86.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer[2]": {
          "hide_name": 0,
          "bits": [ 7506 ] ,
          "attributes": {
            "ROUTING": "X2Y20/A3;X2Y20/A3/S252;1;X2Y20/XD3;X2Y20/XD3/A3;1;X2Y17/SN10;X2Y17/SN10/F7;1;X2Y18/S250;X2Y18/S250/S111;1;X2Y19/B4;X2Y19/B4/S251;1;X2Y19/XD4;X2Y19/XD4/B4;1;X3Y17/N240;X3Y17/N240/E101;1;X3Y15/D4;X3Y15/D4/N242;1;X3Y15/XD4;X3Y15/XD4/D4;1;X3Y17/E800;X3Y17/E800/E101;1;X11Y17/S800;X11Y17/S800/E808;1;X11Y25/S130;X11Y25/S130/S808;1;X11Y26/E230;X11Y26/E230/S131;1;X12Y26/S230;X12Y26/S230/E231;1;X12Y28/X02;X12Y28/X02/S232;1;X12Y28/A0;X12Y28/A0/X02;1;X2Y17/E100;X2Y17/E100/F7;1;X3Y17/D1;X3Y17/D1/E101;1;X3Y17/XD1;X3Y17/XD1/D1;1;X4Y13/S270;X4Y13/S270/E272;1;X4Y14/E270;X4Y14/E270/S271;1;X6Y14/E220;X6Y14/E220/E272;1;X7Y14/D5;X7Y14/D5/E221;1;X7Y14/XD5;X7Y14/XD5/D5;1;X2Y17/F7;;1;X2Y17/N820;X2Y17/N820/F7;1;X2Y13/E270;X2Y13/E270/N824;1;X3Y13/S270;X3Y13/S270/E271;1;X3Y14/X06;X3Y14/X06/S271;1;X3Y14/C5;X3Y14/C5/X06;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 7503 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F1;;1;X1Y17/S130;X1Y17/S130/F1;1;X1Y17/D6;X1Y17/D6/S130;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_2_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 7502 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F5;;1;X3Y17/E100;X3Y17/E100/F5;1;X3Y17/W220;X3Y17/W220/E100;1;X1Y17/X05;X1Y17/X05/W222;1;X1Y17/C6;X1Y17/C6/X05;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[1]": {
          "hide_name": 0,
          "bits": [ 7501 ] ,
          "attributes": {
            "ROUTING": "X1Y17/E130;X1Y17/E130/Q3;1;X1Y17/A6;X1Y17/A6/E130;1;X1Y17/Q3;;1;X1Y17/SN20;X1Y17/SN20/Q3;1;X1Y18/S220;X1Y18/S220/S121;1;X1Y19/X07;X1Y19/X07/S221;1;X1Y19/A2;X1Y19/A2/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "bus_viewer_LUT3_F_2_I2_LUT3_I2_F_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7498 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "bus_viewer_LUT3_F_2_I2_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 7496 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F2;;1;X1Y15/SN10;X1Y15/SN10/F2;1;X1Y14/N250;X1Y14/N250/N111;1;X1Y14/B6;X1Y14/B6/N250;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_2_I2_LUT3_I2_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7495 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_2_I2_LUT3_I2_F_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7494 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:89.15-89.21|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_2_I2_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 7492 ] ,
          "attributes": {
            "ROUTING": "X1Y14/E200;X1Y14/E200/N202;1;X2Y14/X05;X2Y14/X05/E201;1;X2Y14/C7;X2Y14/C7/X05;1;X1Y16/F0;;1;X1Y16/N200;X1Y16/N200/F0;1;X1Y14/C6;X1Y14/C6/N202;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_2_I2[2]": {
          "hide_name": 0,
          "bits": [ 7490 ] ,
          "attributes": {
            "ROUTING": "X1Y16/C1;X1Y16/C1/N261;1;X1Y17/F6;;1;X1Y17/N260;X1Y17/N260/F6;1;X1Y16/C0;X1Y16/C0/N261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_2_I2[0]": {
          "hide_name": 0,
          "bits": [ 7489 ] ,
          "attributes": {
            "ROUTING": "X1Y16/E230;X1Y16/E230/S232;1;X2Y16/X02;X2Y16/X02/E231;1;X2Y16/A1;X2Y16/A1/X02;1;X1Y16/A0;X1Y16/A0/S271;1;X1Y14/S230;X1Y14/S230/Q3;1;X1Y15/B2;X1Y15/B2/S231;1;X1Y14/Q3;;1;X1Y14/S130;X1Y14/S130/Q3;1;X1Y15/S270;X1Y15/S270/S131;1;X1Y16/A1;X1Y16/A1/S271;1",
            "hdlname": "cpu0 pc",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:86.10-86.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer[1]": {
          "hide_name": 0,
          "bits": [ 7486 ] ,
          "attributes": {
            "ROUTING": "X1Y21/E210;X1Y21/E210/S212;1;X3Y21/E210;X3Y21/E210/E212;1;X5Y21/E810;X5Y21/E810/E212;1;X13Y21/W130;X13Y21/W130/E818;1;X12Y21/S830;X12Y21/S830/W131;1;X12Y28/S100;X12Y28/S100/N838;1;X12Y28/D1;X12Y28/D1/N101;1;X1Y17/S210;X1Y17/S210/S111;1;X1Y19/S210;X1Y19/S210/S212;1;X1Y20/A4;X1Y20/A4/S211;1;X1Y20/XD4;X1Y20/XD4/A4;1;X1Y16/SN10;X1Y16/SN10/F1;1;X1Y17/B3;X1Y17/B3/S111;1;X1Y17/XD3;X1Y17/XD3/B3;1;X2Y16/N210;X2Y16/N210/E211;1;X2Y14/A5;X2Y14/A5/N212;1;X2Y14/XD5;X2Y14/XD5/A5;1;X3Y14/E210;X3Y14/E210/N212;1;X5Y14/E240;X5Y14/E240/E212;1;X7Y14/C4;X7Y14/C4/E242;1;X7Y14/XD4;X7Y14/XD4/C4;1;X3Y16/S210;X3Y16/S210/E212;1;X3Y17/B2;X3Y17/B2/S211;1;X3Y17/XD2;X3Y17/XD2/B2;1;X1Y16/F1;;1;X1Y16/E210;X1Y16/E210/F1;1;X3Y16/N210;X3Y16/N210/E212;1;X3Y14/X08;X3Y14/X08/N212;1;X3Y14/B5;X3Y14/B5/X08;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 7483 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F3;;1;X2Y17/X06;X2Y17/X06/F3;1;X2Y17/D1;X2Y17/D1/X06;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.ram.0.0_DO_3_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 7482 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F4;;1;X3Y17/W100;X3Y17/W100/F4;1;X2Y17/C1;X2Y17/C1/W101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "cpu0.a_reg[0]": {
          "hide_name": 0,
          "bits": [ 7481 ] ,
          "attributes": {
            "ROUTING": "X2Y20/W130;X2Y20/W130/Q2;1;X1Y20/N270;X1Y20/N270/W131;1;X1Y19/A1;X1Y19/A1/N271;1;X2Y20/Q2;;1;X2Y20/N220;X2Y20/N220/Q2;1;X2Y18/N230;X2Y18/N230/N222;1;X2Y17/B1;X2Y17/B1/N231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_reg"
          }
        },
        "cpu0.a_out": {
          "hide_name": 0,
          "bits": [ 7475 ] ,
          "attributes": {
            "ROUTING": "X1Y17/B6;X1Y17/B6/X08;1;X1Y17/B0;X1Y17/B0/W211;1;X1Y17/B2;X1Y17/B2/W211;1;X4Y18/W200;X4Y18/W200/S101;1;X3Y18/S200;X3Y18/S200/W201;1;X3Y19/C6;X3Y19/C6/S201;1;X4Y17/S100;X4Y17/S100/Q1;1;X4Y18/S200;X4Y18/S200/S101;1;X4Y19/C7;X4Y19/C7/S201;1;X2Y17/W210;X2Y17/W210/W212;1;X1Y17/B1;X1Y17/B1/W211;1;X2Y17/S270;X2Y17/S270/W271;1;X2Y19/B7;X2Y19/B7/S272;1;X4Y17/S210;X4Y17/S210/Q1;1;X4Y19/X04;X4Y19/X04/S212;1;X4Y19/C2;X4Y19/C2/X04;1;X1Y17/X08;X1Y17/X08/W272;1;X1Y17/C4;X1Y17/C4/X08;1;X2Y17/S210;X2Y17/S210/W212;1;X2Y19/X08;X2Y19/X08/S212;1;X2Y19/B6;X2Y19/B6/X08;1;X4Y17/W130;X4Y17/W130/Q1;1;X3Y17/W270;X3Y17/W270/W131;1;X2Y17/A1;X2Y17/A1/W271;1;X4Y17/Q1;;1;X4Y17/W210;X4Y17/W210/Q1;1;X2Y17/N210;X2Y17/N210/W212;1;X2Y17/A3;X2Y17/A3/N210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "cpu0 a_out"
          }
        },
        "cpu0.pc_DFFSE_Q_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7472 ] ,
          "attributes": {
            "ROUTING": "X2Y14/W260;X2Y14/W260/N121;1;X1Y14/C4;X1Y14/C4/W261;1;X2Y15/F7;;1;X2Y15/SN20;X2Y15/SN20/F7;1;X2Y14/C1;X2Y14/C1/N121;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_1_I2[2]": {
          "hide_name": 0,
          "bits": [ 7470 ] ,
          "attributes": {
            "ROUTING": "X2Y15/C4;X2Y15/C4/N221;1;X2Y17/F1;;1;X2Y17/SN20;X2Y17/SN20/F1;1;X2Y16/N220;X2Y16/N220/N121;1;X2Y15/C7;X2Y15/C7/N221;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 7468 ] ,
          "attributes": {
            "ROUTING": "X2Y15/A7;X2Y15/A7/E251;1;X1Y15/E250;X1Y15/E250/S111;1;X2Y15/A4;X2Y15/A4/E251;1;X1Y15/S210;X1Y15/S210/S111;1;X1Y16/A5;X1Y16/A5/S211;1;X1Y14/SN10;X1Y14/SN10/Q5;1;X1Y15/B1;X1Y15/B1/S111;1;X1Y14/Q5;;1;X1Y14/E250;X1Y14/E250/Q5;1;X1Y14/B4;X1Y14/B4/E250;1",
            "hdlname": "cpu0 pc",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer[0]": {
          "hide_name": 0,
          "bits": [ 7465 ] ,
          "attributes": {
            "ROUTING": "X2Y17/E240;X2Y17/E240/S242;1;X3Y17/C3;X3Y17/C3/E241;1;X3Y17/XD3;X3Y17/XD3/C3;1;X2Y15/N130;X2Y15/N130/F4;1;X2Y14/E270;X2Y14/E270/N131;1;X3Y14/A5;X3Y14/A5/E271;1;X2Y15/N100;X2Y15/N100/F4;1;X2Y14/D3;X2Y14/D3/N101;1;X2Y14/XD3;X2Y14/XD3/D3;1;X2Y19/S250;X2Y19/S250/S252;1;X2Y20/A2;X2Y20/A2/S251;1;X2Y20/XD2;X2Y20/XD2/A2;1;X3Y17/E250;X3Y17/E250/S252;1;X5Y17/E250;X5Y17/E250/E252;1;X7Y17/A4;X7Y17/A4/E252;1;X7Y17/XD4;X7Y17/XD4/A4;1;X2Y15/S240;X2Y15/S240/F4;1;X2Y17/S250;X2Y17/S250/S242;1;X2Y19/B5;X2Y19/B5/S252;1;X2Y19/XD5;X2Y19/XD5/B5;1;X2Y15/F4;;1;X2Y15/EW10;X2Y15/EW10/F4;1;X3Y15/S250;X3Y15/S250/E111;1;X3Y17/S200;X3Y17/S200/S252;1;X3Y19/S200;X3Y19/S200/S202;1;X3Y21/S200;X3Y21/S200/S202;1;X3Y23/S210;X3Y23/S210/S202;1;X3Y25/S240;X3Y25/S240/S212;1;X3Y27/E240;X3Y27/E240/S242;1;X5Y27/E250;X5Y27/E250/E242;1;X7Y27/E830;X7Y27/E830/E252;1;X15Y27/E800;X15Y27/E800/E838;1;X23Y27/W130;X23Y27/W130/E808;1;X22Y27/S270;X22Y27/S270/W131;1;X22Y28/A0;X22Y28/A0/S271;1",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:1.80-1.90"
          }
        },
        "bus_viewer_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 7462 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F2;;1;X1Y17/N220;X1Y17/N220/F2;1;X1Y16/W220;X1Y16/W220/N221;1;X1Y16/C3;X1Y16/C3/W220;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_1_I2[1]": {
          "hide_name": 0,
          "bits": [ 7454 ] ,
          "attributes": {
            "ROUTING": "X2Y17/B4;X2Y17/B4/S252;1;X2Y17/B7;X2Y17/B7/S252;1;X3Y16/X07;X3Y16/X07/S201;1;X3Y16/B7;X3Y16/B7/X07;1;X3Y16/B4;X3Y16/B4/X01;1;X1Y16/B1;X1Y16/B1/X04;1;X1Y16/X04;X1Y16/X04/W251;1;X1Y16/B0;X1Y16/B0/X04;1;X2Y15/B7;X2Y15/B7/W111;1;X3Y15/S200;X3Y15/S200/Q0;1;X3Y16/X01;X3Y16/X01/S201;1;X3Y16/B5;X3Y16/B5/X01;1;X2Y16/B6;X2Y16/B6/S251;1;X3Y15/EW10;X3Y15/EW10/Q0;1;X2Y15/B4;X2Y15/B4/W111;1;X1Y16/X01;X1Y16/X01/S201;1;X1Y16/B3;X1Y16/B3/X01;1;X3Y15/Q0;;1;X3Y15/W200;X3Y15/W200/Q0;1;X1Y15/S200;X1Y15/S200/W202;1;X2Y15/S250;X2Y15/S250/W111;1;X2Y16/W250;X2Y16/W250/S251;1",
            "hdlname": "cpu0 pc_out",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:13.5-13.11",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 7452 ] ,
          "attributes": {
            "ROUTING": "X1Y14/S220;X1Y14/S220/Q2;1;X1Y16/X05;X1Y16/X05/S222;1;X1Y16/A3;X1Y16/A3/X05;1;X1Y15/E220;X1Y15/E220/S121;1;X2Y15/S220;X2Y15/S220/E221;1;X2Y16/X07;X2Y16/X07/S221;1;X2Y16/A3;X2Y16/A3/X07;1;X1Y14/Q2;;1;X1Y14/SN20;X1Y14/SN20/Q2;1;X1Y15/B4;X1Y15/B4/S121;1",
            "hdlname": "cpu0 pc",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:86.10-86.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "bus_viewer[3]": {
          "hide_name": 0,
          "bits": [ 7448 ] ,
          "attributes": {
            "ROUTING": "X1Y20/B2;X1Y20/B2/S232;1;X1Y20/XD2;X1Y20/XD2/B2;1;X1Y14/N230;X1Y14/N230/N232;1;X1Y14/C2;X1Y14/C2/N230;1;X6Y17/D0;X6Y17/D0/E202;1;X6Y17/XD0;X6Y17/XD0/D0;1;X1Y16/S230;X1Y16/S230/F3;1;X1Y18/S230;X1Y18/S230/S232;1;X1Y20/B1;X1Y20/B1/S232;1;X1Y20/XD1;X1Y20/XD1/B1;1;X3Y17/W800;X3Y17/W800/E232;1;X4Y17/E200;X4Y17/E200/E808;1;X6Y17/E800;X6Y17/E800/E202;1;X10Y17/S200;X10Y17/S200/E804;1;X10Y19/S200;X10Y19/S200/S202;1;X10Y21/S210;X10Y21/S210/S202;1;X10Y23/S210;X10Y23/S210/S212;1;X10Y25/S210;X10Y25/S210/S212;1;X10Y27/S240;X10Y27/S240/S212;1;X10Y28/X01;X10Y28/X01/N242;1;X10Y28/A0;X10Y28/A0/X01;1;X3Y14/S230;X3Y14/S230/E232;1;X3Y14/C7;X3Y14/C7/S230;1;X1Y15/E230;X1Y15/E230/N231;1;X3Y15/B5;X3Y15/B5/E232;1;X3Y15/XD5;X3Y15/XD5/B5;1;X1Y16/S130;X1Y16/S130/F3;1;X1Y17/E230;X1Y17/E230/S131;1;X3Y17/B0;X3Y17/B0/E232;1;X3Y17/XD0;X3Y17/XD0/B0;1;X1Y16/F3;;1;X1Y16/N230;X1Y16/N230/F3;1;X1Y14/E230;X1Y14/E230/N232;1;X3Y14/X02;X3Y14/X02/E232;1;X3Y14/D5;X3Y14/D5/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "cpu0 bus_viewer",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7319 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.18-1.21"
          }
        },
        "btn.PB_sync_1": {
          "hide_name": 0,
          "bits": [ 7439 ] ,
          "attributes": {
            "ROUTING": "X2Y3/Q2;;1;X2Y3/S100;X2Y3/S100/Q2;1;X2Y3/B1;X2Y3/B1/S100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:13.5-13.14",
            "hdlname": "btn PB_sync_1"
          }
        },
        "btn.PB_sync_0": {
          "hide_name": 0,
          "bits": [ 7437 ] ,
          "attributes": {
            "ROUTING": "X2Y3/Q4;;1;X2Y3/S130;X2Y3/S130/Q4;1;X2Y3/B2;X2Y3/B2/S130;1;X2Y3/XD2;X2Y3/XD2/B2;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:12.5-12.14",
            "hdlname": "btn PB_sync_0"
          }
        },
        "btn.PB_sync_1_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 7434 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F7;;1;X2Y1/E100;X2Y1/E100/F7;1;X3Y1/D7;X3Y1/D7/E101;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn.PB_sync_1_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 7433 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F7;;1;X4Y1/W130;X4Y1/W130/F7;1;X3Y1/S230;X3Y1/S230/W131;1;X3Y1/C7;X3Y1/C7/S230;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn.PB_sync_1_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 7432 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F6;;1;X4Y1/EW10;X4Y1/EW10/F6;1;X3Y1/B7;X3Y1/B7/W111;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn.PB_sync_1_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 7429 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F6;;1;X2Y1/E260;X2Y1/E260/F6;1;X3Y1/SEL6;X3Y1/SEL6/E261;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn.PB_state_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7428 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F7;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "btn.PB_state_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7427 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F6;;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "button_wire": {
          "hide_name": 0,
          "bits": [ 7422 ] ,
          "attributes": {
            "ROUTING": "X4Y15/CLK2;X4Y15/CLK2/X01;1;X6Y17/CLK2;X6Y17/CLK2/X02;1;X5Y15/CLK1;X5Y15/CLK1/X01;1;X1Y17/CLK1;X1Y17/CLK1/N242;1;X3Y13/CLK2;X3Y13/CLK2/X02;1;X4Y17/CLK0;X4Y17/CLK0/X01;1;X4Y17/CLK1;X4Y17/CLK1/X01;1;X3Y17/CLK1;X3Y17/CLK1/X04;1;X1Y17/S220;X1Y17/S220/S222;1;X1Y19/X01;X1Y19/X01/S222;1;X1Y19/CLK1;X1Y19/CLK1/X01;1;X3Y15/CLK0;X3Y15/CLK0/X01;1;X1Y20/CLK2;X1Y20/CLK2/S241;1;X4Y19/CLK2;X4Y19/CLK2/X03;1;X4Y16/CLK0;X4Y16/CLK0/X01;1;X2Y19/CLK2;X2Y19/CLK2/X02;1;X5Y15/E230;X5Y15/E230/E222;1;X6Y15/S230;X6Y15/S230/E231;1;X6Y16/X02;X6Y16/X02/S231;1;X6Y16/CLK2;X6Y16/CLK2/X02;1;X5Y17/E230;X5Y17/E230/E232;1;X6Y17/X02;X6Y17/X02/E231;1;X6Y17/CLK1;X6Y17/CLK1/X02;1;X6Y17/E220;X6Y17/E220/S222;1;X7Y17/X01;X7Y17/X01/E221;1;X7Y17/CLK2;X7Y17/CLK2/X01;1;X3Y19/CLK1;X3Y19/CLK1/X04;1;X1Y19/N240;X1Y19/N240/E824;1;X1Y17/CLK2;X1Y17/CLK2/N242;1;X4Y17/S220;X4Y17/S220/S222;1;X4Y19/X03;X4Y19/X03/S222;1;X4Y19/CLK1;X4Y19/CLK1/X03;1;X3Y17/X04;X3Y17/X04/S232;1;X3Y17/CLK0;X3Y17/CLK0/X04;1;X4Y17/S230;X4Y17/S230/E231;1;X4Y19/S260;X4Y19/S260/S232;1;X4Y20/X03;X4Y20/X03/S261;1;X4Y20/CLK2;X4Y20/CLK2/X03;1;X2Y15/S820;X2Y15/S820/S272;1;X2Y19/W820;X2Y19/W820/S824;1;X1Y19/S240;X1Y19/S240/E824;1;X1Y20/CLK1;X1Y20/CLK1/S241;1;X2Y15/X02;X2Y15/X02/S272;1;X2Y15/CLK2;X2Y15/CLK2/X02;1;X3Y14/X01;X3Y14/X01/S221;1;X3Y14/CLK2;X3Y14/CLK2/X01;1;X4Y16/CLK2;X4Y16/CLK2/X01;1;X2Y3/S270;X2Y3/S270/W131;1;X2Y5/S270;X2Y5/S270/S272;1;X2Y7/S270;X2Y7/S270/S272;1;X2Y9/S270;X2Y9/S270/S272;1;X2Y11/S270;X2Y11/S270/S272;1;X2Y13/S270;X2Y13/S270/S272;1;X2Y14/W270;X2Y14/W270/S271;1;X1Y14/X04;X1Y14/X04/W271;1;X1Y14/CLK1;X1Y14/CLK1/X04;1;X3Y19/CLK2;X3Y19/CLK2/X04;1;X3Y3/W130;X3Y3/W130/Q4;1;X2Y3/A1;X2Y3/A1/W131;1;X4Y15/CLK0;X4Y15/CLK0/X01;1;X6Y15/S220;X6Y15/S220/E221;1;X6Y17/X03;X6Y17/X03/S222;1;X6Y17/CLK0;X6Y17/CLK0/X03;1;X3Y13/X02;X3Y13/X02/S272;1;X3Y13/CLK0;X3Y13/CLK0/X02;1;X4Y14/X01;X4Y14/X01/E221;1;X4Y14/CLK2;X4Y14/CLK2/X01;1;X3Y19/X04;X3Y19/X04/S232;1;X3Y19/CLK0;X3Y19/CLK0/X04;1;X1Y15/X01;X1Y15/X01/W222;1;X1Y15/CLK2;X1Y15/CLK2/X01;1;X1Y15/S220;X1Y15/S220/W222;1;X1Y17/S230;X1Y17/S230/S222;1;X1Y19/S260;X1Y19/S260/S232;1;X1Y20/X03;X1Y20/X03/S261;1;X1Y20/CLK0;X1Y20/CLK0/X03;1;X3Y15/CLK1;X3Y15/CLK1/X01;1;X6Y15/CLK0;X6Y15/CLK0/X01;1;X7Y14/CLK2;X7Y14/CLK2/X02;1;X4Y15/X01;X4Y15/X01/E221;1;X4Y15/CLK1;X4Y15/CLK1/X01;1;X3Y19/E230;X3Y19/E230/S232;1;X4Y19/X02;X4Y19/X02/E231;1;X4Y19/CLK0;X4Y19/CLK0/X02;1;X2Y14/CLK0;X2Y14/CLK0/X01;1;X6Y15/CLK1;X6Y15/CLK1/X01;1;X5Y17/CLK2;X5Y17/CLK2/X02;1;X5Y15/X01;X5Y15/X01/E222;1;X5Y15/CLK2;X5Y15/CLK2/X01;1;X3Y17/W230;X3Y17/W230/S232;1;X2Y17/X02;X2Y17/X02/W231;1;X2Y17/CLK0;X2Y17/CLK0/X02;1;X4Y16/X01;X4Y16/X01/S221;1;X4Y16/CLK1;X4Y16/CLK1/X01;1;X3Y15/X01;X3Y15/X01/S222;1;X3Y15/CLK2;X3Y15/CLK2/X01;1;X3Y16/W230;X3Y16/W230/S231;1;X1Y16/X02;X1Y16/X02/W232;1;X1Y16/CLK2;X1Y16/CLK2/X02;1;X2Y19/X02;X2Y19/X02/W231;1;X2Y19/CLK0;X2Y19/CLK0/X02;1;X3Y17/E230;X3Y17/E230/S232;1;X5Y17/X02;X5Y17/X02/E232;1;X5Y17/CLK1;X5Y17/CLK1/X02;1;X3Y14/E220;X3Y14/E220/S221;1;X5Y14/E230;X5Y14/E230/E222;1;X7Y14/X02;X7Y14/X02/E232;1;X7Y14/CLK1;X7Y14/CLK1/X02;1;X3Y3/X03;X3Y3/X03/Q4;1;X3Y3/A6;X3Y3/A6/X03;1;X2Y14/CLK1;X2Y14/CLK1/X01;1;X4Y15/S220;X4Y15/S220/E221;1;X4Y17/X01;X4Y17/X01/S222;1;X4Y17/CLK2;X4Y17/CLK2/X01;1;X3Y15/W220;X3Y15/W220/S222;1;X2Y15/X01;X2Y15/X01/W221;1;X2Y15/CLK0;X2Y15/CLK0/X01;1;X3Y19/W230;X3Y19/W230/S232;1;X1Y19/X02;X1Y19/X02/W232;1;X1Y19/CLK2;X1Y19/CLK2/X02;1;X3Y15/E220;X3Y15/E220/S222;1;X5Y15/E220;X5Y15/E220/E222;1;X6Y15/X01;X6Y15/X01/E221;1;X6Y15/CLK2;X6Y15/CLK2/X01;1;X1Y14/X01;X1Y14/X01/W222;1;X1Y14/CLK2;X1Y14/CLK2/X01;1;X3Y14/W220;X3Y14/W220/S221;1;X2Y14/X01;X2Y14/X01/W221;1;X2Y14/CLK2;X2Y14/CLK2/X01;1;X3Y20/W230;X3Y20/W230/S231;1;X2Y20/X02;X2Y20/X02/W231;1;X2Y20/CLK1;X2Y20/CLK1/X02;1;X3Y3/Q4;;1;X3Y3/S820;X3Y3/S820/Q4;1;X3Y11/S270;X3Y11/S270/S828;1;X3Y13/S220;X3Y13/S220/S272;1;X3Y15/S230;X3Y15/S230/S222;1;X3Y17/S230;X3Y17/S230/S232;1;X3Y19/S230;X3Y19/S230/S232;1;X3Y20/X02;X3Y20/X02/S231;1;X3Y20/CLK1;X3Y20/CLK1/X02;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\cpu.v:37.8-37.15",
            "hdlname": "cpu0 cpu_clk"
          }
        },
        "btn.PB_state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7421 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F6;;1;X3Y3/C4;X3Y3/C4/F6;1;X3Y3/XD4;X3Y3/XD4/C4;1"
          }
        },
        "btn.PB_state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7420 ] ,
          "attributes": {
            "ROUTING": "X3Y1/OF6;;1;X3Y1/S260;X3Y1/S260/OF6;1;X3Y3/X05;X3Y3/X05/S262;1;X3Y3/CE2;X3Y3/CE2/X05;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7418 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[6]": {
          "hide_name": 0,
          "bits": [ 7415 ] ,
          "attributes": {
            "ROUTING": "X3Y1/B1;X3Y1/B1/Q1;1;X3Y1/Q1;;1;X3Y1/EW10;X3Y1/EW10/Q1;1;X2Y1/B6;X2Y1/B6/W111;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7414 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F1;;1;X3Y1/XD1;X3Y1/XD1/F1;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7412 ] ,
          "attributes": {
            "ROUTING": "X3Y1/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[7]": {
          "hide_name": 0,
          "bits": [ 7410 ] ,
          "attributes": {
            "ROUTING": "X3Y1/W130;X3Y1/W130/Q2;1;X2Y1/A6;X2Y1/A6/W131;1;X3Y1/Q2;;1;X3Y1/X01;X3Y1/X01/Q2;1;X3Y1/B2;X3Y1/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7409 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F2;;1;X3Y1/XD2;X3Y1/XD2/F2;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7407 ] ,
          "attributes": {
            "ROUTING": "X3Y1/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[8]": {
          "hide_name": 0,
          "bits": [ 7405 ] ,
          "attributes": {
            "ROUTING": "X3Y1/E100;X3Y1/E100/Q3;1;X4Y1/D6;X4Y1/D6/E101;1;X3Y1/Q3;;1;X3Y1/B3;X3Y1/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7404 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F3;;1;X3Y1/XD3;X3Y1/XD3/F3;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7402 ] ,
          "attributes": {
            "ROUTING": "X3Y1/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[9]": {
          "hide_name": 0,
          "bits": [ 7400 ] ,
          "attributes": {
            "ROUTING": "X3Y1/N240;X3Y1/N240/Q4;1;X3Y1/B4;X3Y1/B4/N240;1;X3Y1/Q4;;1;X3Y1/E240;X3Y1/E240/Q4;1;X4Y1/C6;X4Y1/C6/E241;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7399 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F4;;1;X3Y1/XD4;X3Y1/XD4/F4;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7397 ] ,
          "attributes": {
            "ROUTING": "X3Y1/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[10]": {
          "hide_name": 0,
          "bits": [ 7395 ] ,
          "attributes": {
            "ROUTING": "X3Y1/E250;X3Y1/E250/Q5;1;X3Y1/B5;X3Y1/B5/E250;1;X3Y1/Q5;;1;X3Y1/E130;X3Y1/E130/Q5;1;X4Y1/B6;X4Y1/B6/E131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7394 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F5;;1;X3Y1/XD5;X3Y1/XD5/F5;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7392 ] ,
          "attributes": {
            "ROUTING": "X4Y1/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[11]": {
          "hide_name": 0,
          "bits": [ 7390 ] ,
          "attributes": {
            "ROUTING": "X4Y1/S100;X4Y1/S100/Q0;1;X4Y1/B0;X4Y1/B0/S100;1;X4Y1/Q0;;1;X4Y1/X01;X4Y1/X01/Q0;1;X4Y1/A6;X4Y1/A6/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7389 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F0;;1;X4Y1/XD0;X4Y1/XD0/F0;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7387 ] ,
          "attributes": {
            "ROUTING": "X4Y1/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[12]": {
          "hide_name": 0,
          "bits": [ 7385 ] ,
          "attributes": {
            "ROUTING": "X4Y1/X02;X4Y1/X02/Q1;1;X4Y1/D7;X4Y1/D7/X02;1;X4Y1/Q1;;1;X4Y1/B1;X4Y1/B1/Q1;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7384 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F1;;1;X4Y1/XD1;X4Y1/XD1/F1;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7382 ] ,
          "attributes": {
            "ROUTING": "X4Y1/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[13]": {
          "hide_name": 0,
          "bits": [ 7380 ] ,
          "attributes": {
            "ROUTING": "X4Y1/S130;X4Y1/S130/Q2;1;X4Y1/B2;X4Y1/B2/S130;1;X4Y1/Q2;;1;X4Y1/E220;X4Y1/E220/Q2;1;X4Y1/C7;X4Y1/C7/E220;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7379 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F2;;1;X4Y1/XD2;X4Y1/XD2/F2;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7377 ] ,
          "attributes": {
            "ROUTING": "X4Y1/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7376 ] ,
          "attributes": {
            "ROUTING": "X4Y1/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 7373 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F3;;1;X2Y2/B0;X2Y2/B0/F3;1;X2Y2/XD0;X2Y2/XD0/B0;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7371 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "btn.PB_cnt[0]": {
          "hide_name": 0,
          "bits": [ 7370 ] ,
          "attributes": {
            "ROUTING": "X2Y1/D7;X2Y1/D7/N131;1;X2Y2/A3;X2Y2/A3/N130;1;X2Y2/Q0;;1;X2Y2/N130;X2Y2/N130/Q0;1;X2Y1/B1;X2Y1/B1/N131;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7368 ] ,
          "attributes": {
            "ROUTING": "X2Y1/COUT1;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[1]": {
          "hide_name": 0,
          "bits": [ 7366 ] ,
          "attributes": {
            "ROUTING": "X2Y1/X05;X2Y1/X05/Q2;1;X2Y1/C7;X2Y1/C7/X05;1;X2Y1/Q2;;1;X2Y1/X01;X2Y1/X01/Q2;1;X2Y1/B2;X2Y1/B2/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 7365 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F2;;1;X2Y1/XD2;X2Y1/XD2/F2;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7363 ] ,
          "attributes": {
            "ROUTING": "X2Y1/COUT2;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[2]": {
          "hide_name": 0,
          "bits": [ 7361 ] ,
          "attributes": {
            "ROUTING": "X2Y1/W130;X2Y1/W130/Q3;1;X2Y1/B7;X2Y1/B7/W130;1;X2Y1/Q3;;1;X2Y1/B3;X2Y1/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 7360 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F3;;1;X2Y1/XD3;X2Y1/XD3/F3;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7358 ] ,
          "attributes": {
            "ROUTING": "X2Y1/COUT3;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[3]": {
          "hide_name": 0,
          "bits": [ 7356 ] ,
          "attributes": {
            "ROUTING": "X2Y1/B4;X2Y1/B4/X03;1;X2Y1/Q4;;1;X2Y1/X03;X2Y1/X03/Q4;1;X2Y1/A7;X2Y1/A7/X03;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7355 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F4;;1;X2Y1/XD4;X2Y1/XD4/F4;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7353 ] ,
          "attributes": {
            "ROUTING": "X2Y1/COUT4;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[4]": {
          "hide_name": 0,
          "bits": [ 7351 ] ,
          "attributes": {
            "ROUTING": "X2Y1/S130;X2Y1/S130/Q5;1;X2Y1/D6;X2Y1/D6/S130;1;X2Y1/Q5;;1;X2Y1/E250;X2Y1/E250/Q5;1;X2Y1/B5;X2Y1/B5/E250;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7350 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F5;;1;X2Y1/XD5;X2Y1/XD5/F5;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 8905 ] ,
          "attributes": {
            "ROUTING": "X17Y13/D1;X17Y13/D1/E270;1;X7Y0/N270;X7Y0/N270/VSS;1;X7Y0/A0;X7Y0/A0/S271;1;X8Y12/B0;X8Y12/B0/W250;1;X6Y13/D5;X6Y13/D5/W270;1;X5Y16/D4;X5Y16/D4/X02;1;X8Y15/W250;X8Y15/W250/VSS;1;X8Y15/B0;X8Y15/B0/W250;1;X2Y18/N220;X2Y18/N220/VSS;1;X2Y16/D1;X2Y16/D1/N222;1;X9Y14/N210;X9Y14/N210/VSS;1;X9Y14/A3;X9Y14/A3/N210;1;X6Y13/D2;X6Y13/D2/S270;1;X4Y1/A0;X4Y1/A0/E210;1;X9Y16/D2;X9Y16/D2/S270;1;X10Y16/D0;X10Y16/D0/E270;1;X10Y15/D2;X10Y15/D2/S270;1;X7Y16/B4;X7Y16/B4/E250;1;X15Y7/A3;X15Y7/A3/N210;1;X6Y12/D3;X6Y12/D3/S270;1;X18Y12/D0;X18Y12/D0/E270;1;X19Y12/D4;X19Y12/D4/W270;1;X7Y15/B2;X7Y15/B2/S250;1;X15Y12/N210;X15Y12/N210/VSS;1;X15Y12/A3;X15Y12/A3/N210;1;X6Y13/D0;X6Y13/D0/E270;1;X19Y12/B1;X19Y12/B1/W250;1;X5Y12/E210;X5Y12/E210/VSS;1;X5Y12/A1;X5Y12/A1/E210;1;X15Y13/D2;X15Y13/D2/S270;1;X6Y12/A2;X6Y12/A2/N210;1;X13Y13/B3;X13Y13/B3/S250;1;X4Y1/A2;X4Y1/A2/N210;1;X12Y13/E270;X12Y13/E270/VSS;1;X12Y13/D1;X12Y13/D1/E270;1;X7Y15/S250;X7Y15/S250/VSS;1;X7Y15/B3;X7Y15/B3/S250;1;X10Y12/D1;X10Y12/D1/E270;1;X3Y1/A4;X3Y1/A4/W210;1;X12Y13/N210;X12Y13/N210/VSS;1;X12Y13/A3;X12Y13/A3/N210;1;X9Y12/D2;X9Y12/D2/S270;1;X15Y12/D4;X15Y12/D4/W270;1;X7Y12/D5;X7Y12/D5/W270;1;X6Y14/D4;X6Y14/D4/W270;1;X6Y15/E210;X6Y15/E210/VSS;1;X6Y15/A0;X6Y15/A0/E210;1;X14Y12/A0;X14Y12/A0/E251;1;X9Y12/A0;X9Y12/A0/S271;1;X17Y12/D2;X17Y12/D2/S270;1;X17Y12/D0;X17Y12/D0/E270;1;X10Y28/N270;X10Y28/N270/VSS;1;X10Y28/D6;X10Y28/D6/N270;1;X15Y12/W210;X15Y12/W210/VSS;1;X15Y12/A5;X15Y12/A5/W210;1;X16Y13/B3;X16Y13/B3/S250;1;X7Y12/A1;X7Y12/A1/E210;1;X3Y16/D1;X3Y16/D1/E270;1;X10Y12/N210;X10Y12/N210/VSS;1;X10Y12/A2;X10Y12/A2/N210;1;X8Y15/S250;X8Y15/S250/VSS;1;X8Y15/B2;X8Y15/B2/S250;1;X9Y14/D1;X9Y14/D1/E270;1;X15Y13/B1;X15Y13/B1/W250;1;X3Y16/E270;X3Y16/E270/VSS;1;X3Y16/D0;X3Y16/D0/E270;1;X7Y15/D2;X7Y15/D2/S270;1;X7Y28/S230;X7Y28/S230/VSS;1;X7Y28/C6;X7Y28/C6/S230;1;X9Y16/D4;X9Y16/D4/W270;1;X6Y13/B5;X6Y13/B5/S271;1;X16Y12/D2;X16Y12/D2/S270;1;X18Y12/D4;X18Y12/D4/W270;1;X32Y28/W260;X32Y28/W260/VSS;1;X32Y28/D6;X32Y28/D6/W260;1;X9Y11/D3;X9Y11/D3/S270;1;X10Y16/W250;X10Y16/W250/VSS;1;X10Y16/B1;X10Y16/B1/W250;1;X20Y12/D1;X20Y12/D1/E270;1;X17Y12/B1;X17Y12/B1/W250;1;X8Y12/A1;X8Y12/A1/S251;1;X6Y14/S250;X6Y14/S250/VSS;1;X6Y14/B3;X6Y14/B3/S250;1;X10Y12/E270;X10Y12/E270/VSS;1;X10Y12/D0;X10Y12/D0/E270;1;X5Y15/S230;X5Y15/S230/VSS;1;X5Y16/X02;X5Y16/X02/S231;1;X5Y16/D5;X5Y16/D5/X02;1;X13Y13/A4;X13Y13/A4/W210;1;X9Y14/W210;X9Y14/W210/VSS;1;X9Y14/A4;X9Y14/A4/W210;1;X16Y12/B5;X16Y12/B5/E250;1;X7Y12/A4;X7Y12/A4/W210;1;X6Y14/A4;X6Y14/A4/W210;1;X8Y11/B2;X8Y11/B2/S250;1;X10Y15/S270;X10Y15/S270/VSS;1;X10Y15/D3;X10Y15/D3/S270;1;X6Y12/D5;X6Y12/D5/X02;1;X8Y16/S250;X8Y16/S250/VSS;1;X8Y16/B3;X8Y16/B3/S250;1;X9Y11/D0;X9Y11/D0/E270;1;X9Y14/W270;X9Y14/W270/VSS;1;X9Y14/D4;X9Y14/D4/W270;1;X6Y12/B5;X6Y12/B5/E250;1;X14Y13/A1;X14Y13/A1/E210;1;X8Y14/D3;X8Y14/D3/S270;1;X17Y12/A3;X17Y12/A3/N210;1;X9Y12/D4;X9Y12/D4/W270;1;X18Y12/A5;X18Y12/A5/W210;1;X17Y13/B1;X17Y13/B1/W250;1;X19Y12/D1;X19Y12/D1/E270;1;X6Y12/E250;X6Y12/E250/VSS;1;X6Y12/B4;X6Y12/B4/E250;1;X14Y13/D2;X14Y13/D2/S270;1;X16Y13/A5;X16Y13/A5/W210;1;X7Y15/E250;X7Y15/E250/VSS;1;X7Y15/B4;X7Y15/B4/E250;1;X9Y11/W210;X9Y11/W210/VSS;1;X9Y11/A4;X9Y11/A4/W210;1;X20Y12/E270;X20Y12/E270/VSS;1;X20Y12/D0;X20Y12/D0/E270;1;X20Y12/B0;X20Y12/B0/W250;1;X7Y11/D3;X7Y11/D3/S270;1;X19Y12/W250;X19Y12/W250/VSS;1;X19Y12/B0;X19Y12/B0/W250;1;X15Y12/E270;X15Y12/E270/VSS;1;X15Y12/D1;X15Y12/D1/E270;1;X19Y12/A1;X19Y12/A1/E210;1;X2Y16/D3;X2Y16/D3/S270;1;X8Y12/A5;X8Y12/A5/W210;1;X8Y12/D2;X8Y12/D2/S270;1;X13Y12/D2;X13Y12/D2/S270;1;X7Y16/D5;X7Y16/D5/W270;1;X16Y12/D1;X16Y12/D1/E270;1;X19Y12/A2;X19Y12/A2/N210;1;X10Y12/B1;X10Y12/B1/W250;1;X14Y13/B2;X14Y13/B2/S250;1;X5Y15/A4;X5Y15/A4/W210;1;X5Y16/D1;X5Y16/D1/X08;1;X6Y14/D0;X6Y14/D0/E270;1;X19Y12/A5;X19Y12/A5/W210;1;X14Y13/D4;X14Y13/D4/W270;1;X16Y12/B3;X16Y12/B3/S250;1;X15Y13/A1;X15Y13/A1/E210;1;X17Y12/A0;X17Y12/A0/E210;1;X9Y12/A1;X9Y12/A1/S271;1;X7Y12/D1;X7Y12/D1/E270;1;X6Y12/S250;X6Y12/S250/VSS;1;X6Y12/B3;X6Y12/B3/S250;1;X10Y12/S250;X10Y12/S250/VSS;1;X10Y12/B2;X10Y12/B2/S250;1;X19Y12/E210;X19Y12/E210/VSS;1;X19Y12/A0;X19Y12/A0/E210;1;X5Y12/D2;X5Y12/D2/S270;1;X14Y13/S270;X14Y13/S270/VSS;1;X14Y13/D3;X14Y13/D3/S270;1;X13Y13/A1;X13Y13/A1/E210;1;X16Y12/A0;X16Y12/A0/E210;1;X13Y13/A2;X13Y13/A2/N210;1;X18Y12/B2;X18Y12/B2/S250;1;X5Y14/B2;X5Y14/B2/S250;1;X19Y12/N210;X19Y12/N210/VSS;1;X19Y12/A3;X19Y12/A3/N210;1;X6Y16/E270;X6Y16/E270/VSS;1;X6Y16/D0;X6Y16/D0/E270;1;X16Y7/A1;X16Y7/A1/E210;1;X1Y15/A4;X1Y15/A4/W210;1;X14Y28/S230;X14Y28/S230/VSS;1;X14Y28/C6;X14Y28/C6/S230;1;X15Y7/A4;X15Y7/A4/W251;1;X10Y12/A0;X10Y12/A0/E210;1;X7Y14/X08;X7Y14/X08/W271;1;X7Y14/D0;X7Y14/D0/X08;1;X8Y14/B3;X8Y14/B3/S250;1;X6Y12/A5;X6Y12/A5/E271;1;X13Y13/S250;X13Y13/S250/VSS;1;X13Y13/B2;X13Y13/B2/S250;1;X2Y16/S270;X2Y16/S270/VSS;1;X2Y16/D2;X2Y16/D2/S270;1;X15Y7/A1;X15Y7/A1/E210;1;X9Y12/D1;X9Y12/D1/E270;1;X18Y12/D2;X18Y12/D2/S270;1;X5Y14/D2;X5Y14/D2/S270;1;X8Y15/D1;X8Y15/D1/E270;1;X12Y13/D2;X12Y13/D2/S270;1;X17Y12/A5;X17Y12/A5/W210;1;X16Y13/D2;X16Y13/D2/S270;1;X6Y11/D5;X6Y11/D5/W270;1;X20Y12/W250;X20Y12/W250/VSS;1;X20Y12/B1;X20Y12/B1/W250;1;X3Y1/W210;X3Y1/W210/VSS;1;X3Y1/A5;X3Y1/A5/W210;1;X6Y14/D2;X6Y14/D2/S270;1;X7Y14/A0;X7Y14/A0/E210;1;X7Y12/B5;X7Y12/B5/E250;1;X6Y12/S270;X6Y12/S270/VSS;1;X6Y12/D2;X6Y12/D2/S270;1;X14Y13/D0;X14Y13/D0/E270;1;X16Y13/D4;X16Y13/D4/W270;1;X14Y13/A3;X14Y13/A3/W251;1;X9Y12/E270;X9Y12/E270/VSS;1;X9Y12/D0;X9Y12/D0/E270;1;X15Y12/D2;X15Y12/D2/S270;1;X7Y12/E270;X7Y12/E270/VSS;1;X7Y12/D0;X7Y12/D0/E270;1;X7Y12/E250;X7Y12/E250/VSS;1;X7Y12/B4;X7Y12/B4/E250;1;X10Y12/W250;X10Y12/W250/VSS;1;X10Y12/B0;X10Y12/B0/W250;1;X19Y12/B4;X19Y12/B4/E250;1;X7Y16/E250;X7Y16/E250/VSS;1;X7Y16/B5;X7Y16/B5/E250;1;X8Y11/D4;X8Y11/D4/W270;1;X3Y1/A2;X3Y1/A2/N210;1;X1Y15/W210;X1Y15/W210/VSS;1;X1Y15/A5;X1Y15/A5/W210;1;X13Y12/W250;X13Y12/W250/VSS;1;X13Y12/B1;X13Y12/B1/W250;1;X9Y14/D3;X9Y14/D3/S270;1;X6Y13/A4;X6Y13/A4/W210;1;X10Y15/W250;X10Y15/W250/VSS;1;X10Y15/B1;X10Y15/B1/W250;1;X5Y12/E270;X5Y12/E270/VSS;1;X5Y12/D1;X5Y12/D1/E270;1;X9Y12/B2;X9Y12/B2/S250;1;X9Y16/B3;X9Y16/B3/S250;1;X7Y12/W210;X7Y12/W210/VSS;1;X7Y12/A5;X7Y12/A5/W210;1;X7Y15/E270;X7Y15/E270/VSS;1;X7Y15/D1;X7Y15/D1/E270;1;X16Y12/A4;X16Y12/A4/W210;1;X7Y15/W250;X7Y15/W250/VSS;1;X7Y15/B1;X7Y15/B1/W250;1;X16Y12/E270;X16Y12/E270/VSS;1;X16Y12/D0;X16Y12/D0/E270;1;X2Y15/A1;X2Y15/A1/E210;1;X18Y12/B5;X18Y12/B5/E250;1;X2Y15/E210;X2Y15/E210/VSS;1;X2Y15/A0;X2Y15/A0/E210;1;X13Y7/A5;X13Y7/A5/W210;1;X14Y7/A0;X14Y7/A0/E210;1;X15Y7/N210;X15Y7/N210/VSS;1;X15Y7/A2;X15Y7/A2/N210;1;X5Y14/W250;X5Y14/W250/VSS;1;X5Y14/B1;X5Y14/B1/W250;1;X16Y13/B0;X16Y13/B0/W250;1;X6Y14/S270;X6Y14/S270/VSS;1;X6Y14/D3;X6Y14/D3/S270;1;X8Y16/W250;X8Y16/W250/VSS;1;X8Y16/B1;X8Y16/B1/W250;1;X14Y12/X08;X14Y12/X08/E271;1;X14Y12/D0;X14Y12/D0/X08;1;X10Y15/E250;X10Y15/E250/VSS;1;X10Y15/B4;X10Y15/B4/E250;1;X14Y13/A5;X14Y13/A5/W210;1;X7Y11/S250;X7Y11/S250/VSS;1;X7Y11/B3;X7Y11/B3/S250;1;X8Y12/A3;X8Y12/A3/N210;1;X5Y16/A5;X5Y16/A5/W210;1;X6Y11/W250;X6Y11/W250/VSS;1;X6Y11/B1;X6Y11/B1/W250;1;X9Y12/A5;X9Y12/A5/W210;1;X8Y12/D4;X8Y12/D4/W270;1;X19Y12/B2;X19Y12/B2/S250;1;X10Y12/S270;X10Y12/S270/VSS;1;X10Y12/D2;X10Y12/D2/S270;1;X6Y11/E270;X6Y11/E270/VSS;1;X6Y11/D1;X6Y11/D1/E270;1;X9Y12/A3;X9Y12/A3/N210;1;X9Y16/S270;X9Y16/S270/VSS;1;X9Y16/D3;X9Y16/D3/S270;1;X7Y16/D3;X7Y16/D3/S270;1;X14Y13/W210;X14Y13/W210/VSS;1;X14Y13/A4;X14Y13/A4/W210;1;X8Y14/B4;X8Y14/B4/E250;1;X8Y12/B5;X8Y12/B5/E250;1;X18Y12/E270;X18Y12/E270/VSS;1;X18Y12/D1;X18Y12/D1/E270;1;X15Y12/E210;X15Y12/E210/VSS;1;X15Y12/A1;X15Y12/A1/E210;1;X5Y14/D5;X5Y14/D5/W270;1;X14Y7/A3;X14Y7/A3/N210;1;X13Y12/D4;X13Y12/D4/W270;1;X5Y16/D3;X5Y16/D3/X08;1;X8Y16/D2;X8Y16/D2/S270;1;X8Y12/B2;X8Y12/B2/S250;1;X6Y11/S250;X6Y11/S250/VSS;1;X6Y11/B2;X6Y11/B2/S250;1;X19Y12/S250;X19Y12/S250/VSS;1;X19Y12/B3;X19Y12/B3/S250;1;X12Y13/E210;X12Y13/E210/VSS;1;X12Y13/A1;X12Y13/A1/E210;1;X15Y12/S270;X15Y12/S270/VSS;1;X15Y12/D3;X15Y12/D3/S270;1;X15Y13/B4;X15Y13/B4/E250;1;X8Y12/D1;X8Y12/D1/E270;1;X6Y12/X02;X6Y12/X02/N211;1;X6Y12/D4;X6Y12/D4/X02;1;X8Y14/E230;X8Y14/E230/VSS;1;X9Y14/B4;X9Y14/B4/E231;1;X8Y12/N210;X8Y12/N210/VSS;1;X8Y12/A2;X8Y12/A2/N210;1;X16Y12/B1;X16Y12/B1/W250;1;X5Y15/A2;X5Y15/A2/N210;1;X16Y7/E210;X16Y7/E210/VSS;1;X16Y7/A0;X16Y7/A0/E210;1;X17Y12/B2;X17Y12/B2/S250;1;X15Y13/D4;X15Y13/D4/W270;1;X12Y13/D4;X12Y13/D4/W270;1;X7Y14/E210;X7Y14/E210/VSS;1;X8Y14/X06;X8Y14/X06/E211;1;X8Y14/D1;X8Y14/D1/X06;1;X12Y28/S260;X12Y28/S260/VSS;1;X12Y28/D6;X12Y28/D6/N261;1;X13Y13/B1;X13Y13/B1/W250;1;X9Y16/E250;X9Y16/E250/VSS;1;X9Y16/B5;X9Y16/B5/E250;1;X7Y12/D3;X7Y12/D3/X06;1;X13Y13/D3;X13Y13/D3/S270;1;X16Y13/W210;X16Y13/W210/VSS;1;X16Y13/A4;X16Y13/A4/W210;1;X7Y28/W260;X7Y28/W260/VSS;1;X7Y28/D6;X7Y28/D6/W260;1;X2Y16/D4;X2Y16/D4/W270;1;X8Y16/S270;X8Y16/S270/VSS;1;X8Y16/D3;X8Y16/D3/S270;1;X7Y16/B2;X7Y16/B2/S250;1;X6Y13/W270;X6Y13/W270/VSS;1;X6Y13/D4;X6Y13/D4/W270;1;X14Y7/E210;X14Y7/E210/VSS;1;X14Y7/A1;X14Y7/A1/E210;1;X17Y13/A0;X17Y13/A0/E210;1;X7Y15/D4;X7Y15/D4/X04;1;X7Y12/E210;X7Y12/E210/VSS;1;X7Y12/A0;X7Y12/A0/E210;1;X6Y11/D3;X6Y11/D3/X08;1;X16Y13/W270;X16Y13/W270/VSS;1;X16Y13/D5;X16Y13/D5/W270;1;X17Y12/E270;X17Y12/E270/VSS;1;X17Y12/D1;X17Y12/D1/E270;1;X2Y1/A2;X2Y1/A2/N210;1;X13Y13/B4;X13Y13/B4/E250;1;X2Y1/N210;X2Y1/N210/VSS;1;X2Y1/A3;X2Y1/A3/N210;1;X5Y13/E270;X5Y13/E270/VSS;1;X5Y13/D1;X5Y13/D1/E270;1;X16Y12/A3;X16Y12/A3/N210;1;X14Y13/E210;X14Y13/E210/VSS;1;X14Y13/A0;X14Y13/A0/E210;1;X19Y12/D3;X19Y12/D3/S270;1;X16Y13/A0;X16Y13/A0/E210;1;X16Y12/W250;X16Y12/W250/VSS;1;X16Y12/B0;X16Y12/B0/W250;1;X8Y14/E250;X8Y14/E250/VSS;1;X8Y14/B5;X8Y14/B5/E250;1;X7Y11/S270;X7Y11/S270/VSS;1;X7Y11/D2;X7Y11/D2/S270;1;X7Y11/D1;X7Y11/D1/E270;1;X9Y16/S250;X9Y16/S250/VSS;1;X9Y16/B2;X9Y16/B2/S250;1;X7Y16/S250;X7Y16/S250/VSS;1;X7Y16/B3;X7Y16/B3/S250;1;X6Y12/D0;X6Y12/D0/E270;1;X5Y14/B4;X5Y14/B4/E250;1;X9Y14/S270;X9Y14/S270/VSS;1;X9Y14/D2;X9Y14/D2/S270;1;X8Y12/A0;X8Y12/A0/S271;1;X17Y13/N210;X17Y13/N210/VSS;1;X17Y13/A2;X17Y13/A2/N210;1;X18Y12/A0;X18Y12/A0/E210;1;X13Y13/D4;X13Y13/D4/W270;1;X17Y12/S270;X17Y12/S270/VSS;1;X17Y12/D3;X17Y12/D3/S270;1;X13Y13/N210;X13Y13/N210/VSS;1;X13Y13/A3;X13Y13/A3/N210;1;X7Y12/B2;X7Y12/B2/S250;1;X8Y12/S270;X8Y12/S270/VSS;1;X8Y12/D3;X8Y12/D3/S270;1;X9Y11/W270;X9Y11/W270/VSS;1;X9Y11/D4;X9Y11/D4/W270;1;X3Y1/N210;X3Y1/N210/VSS;1;X3Y1/A3;X3Y1/A3/N210;1;X9Y12/S250;X9Y12/S250/VSS;1;X9Y12/B3;X9Y12/B3/S250;1;X16Y13/W250;X16Y13/W250/VSS;1;X16Y13/B1;X16Y13/B1/W250;1;X19Y12/E250;X19Y12/E250/VSS;1;X19Y12/B5;X19Y12/B5/E250;1;X13Y12/E250;X13Y12/E250/VSS;1;X13Y12/B4;X13Y12/B4/E250;1;X6Y14/W210;X6Y14/W210/VSS;1;X6Y14/A5;X6Y14/A5/W210;1;X8Y14/D4;X8Y14/D4/W270;1;X6Y16/E210;X6Y16/E210/VSS;1;X6Y16/A0;X6Y16/A0/E210;1;X13Y12/E270;X13Y12/E270/VSS;1;X13Y12/D1;X13Y12/D1/E270;1;X11Y15/E270;X11Y15/E270/VSS;1;X11Y15/D0;X11Y15/D0/E270;1;X8Y15/S270;X8Y15/S270/VSS;1;X8Y15/D2;X8Y15/D2/S270;1;X17Y12/D4;X17Y12/D4/W270;1;X8Y14/W270;X8Y14/W270/VSS;1;X8Y14/D5;X8Y14/D5/W270;1;X14Y13/B5;X14Y13/B5/E250;1;X4Y1/N210;X4Y1/N210/VSS;1;X4Y1/A3;X4Y1/A3/N210;1;X17Y13/E270;X17Y13/E270/VSS;1;X17Y13/D0;X17Y13/D0/E270;1;X14Y7/A4;X14Y7/A4/W210;1;X9Y16/W270;X9Y16/W270/VSS;1;X9Y16/D5;X9Y16/D5/W270;1;X13Y12/S270;X13Y12/S270/VSS;1;X13Y12/D3;X13Y12/D3/S270;1;X5Y14/W270;X5Y14/W270/VSS;1;X5Y14/D4;X5Y14/D4/W270;1;X17Y12/B4;X17Y12/B4/E250;1;X7Y12/X06;X7Y12/X06/W211;1;X7Y12/D2;X7Y12/D2/X06;1;X7Y14/S270;X7Y14/S270/VSS;1;X7Y15/X04;X7Y15/X04/S271;1;X7Y15/D5;X7Y15/D5/X04;1;X5Y13/D3;X5Y13/D3/S270;1;X15Y13/E250;X15Y13/E250/VSS;1;X15Y13/B5;X15Y13/B5/E250;1;X9Y12/B1;X9Y12/B1/W250;1;X14Y28/N270;X14Y28/N270/VSS;1;X14Y28/D6;X14Y28/D6/N270;1;X5Y13/D4;X5Y13/D4/W270;1;X14Y13/A2;X14Y13/A2/W271;1;X17Y12/S250;X17Y12/S250/VSS;1;X17Y12/B3;X17Y12/B3/S250;1;X3Y1/A0;X3Y1/A0/E210;1;X9Y12/B4;X9Y12/B4/E250;1;X5Y13/W250;X5Y13/W250/VSS;1;X5Y13/B1;X5Y13/B1/W250;1;X15Y13/A3;X15Y13/A3/N210;1;X14Y13/S250;X14Y13/S250/VSS;1;X14Y13/B3;X14Y13/B3/S250;1;X17Y13/E210;X17Y13/E210/VSS;1;X17Y13/A1;X17Y13/A1/E210;1;X7Y16/W250;X7Y16/W250/VSS;1;X7Y16/B1;X7Y16/B1/W250;1;X19Y12/W210;X19Y12/W210/VSS;1;X19Y12/A4;X19Y12/A4/W210;1;X6Y13/S250;X6Y13/S250/VSS;1;X6Y13/B2;X6Y13/B2/S250;1;X4Y16/E250;X4Y16/E250/VSS;1;X5Y16/X08;X5Y16/X08/E251;1;X5Y16/D2;X5Y16/D2/X08;1;X9Y11/S270;X9Y11/S270/VSS;1;X9Y11/D2;X9Y11/D2/S270;1;X5Y13/E250;X5Y13/E250/VSS;1;X5Y13/B4;X5Y13/B4/E250;1;X17Y12/E250;X17Y12/E250/VSS;1;X17Y12/B5;X17Y12/B5/E250;1;X15Y13/W270;X15Y13/W270/VSS;1;X15Y13/D5;X15Y13/D5/W270;1;X8Y12/W270;X8Y12/W270/VSS;1;X8Y12/D5;X8Y12/D5/W270;1;X8Y14/S270;X8Y14/S270/VSS;1;X8Y14/D2;X8Y14/D2/S270;1;X6Y11/W270;X6Y11/W270/VSS;1;X6Y11/D4;X6Y11/D4/W270;1;X13Y13/S270;X13Y13/S270/VSS;1;X13Y13/D2;X13Y13/D2/S270;1;X19Y12/S270;X19Y12/S270/VSS;1;X19Y12/D2;X19Y12/D2/S270;1;X15Y13/A5;X15Y13/A5/W210;1;X10Y15/S250;X10Y15/S250/VSS;1;X10Y15/B2;X10Y15/B2/S250;1;X6Y12/N210;X6Y12/N210/VSS;1;X6Y12/A3;X6Y12/A3/N210;1;X5Y13/B3;X5Y13/B3/S250;1;X9Y11/N210;X9Y11/N210/VSS;1;X9Y11/A3;X9Y11/A3/N210;1;X20Y12/N210;X20Y12/N210/VSS;1;X20Y12/A2;X20Y12/A2/N210;1;X8Y12/S250;X8Y12/S250/VSS;1;X8Y12/B3;X8Y12/B3/S250;1;X20Y12/S250;X20Y12/S250/VSS;1;X20Y12/B2;X20Y12/B2/S250;1;X16Y12/W210;X16Y12/W210/VSS;1;X16Y12/A5;X16Y12/A5/W210;1;X2Y15/N210;X2Y15/N210/VSS;1;X2Y15/A2;X2Y15/A2/N210;1;X8Y11/D3;X8Y11/D3/S270;1;X9Y12/E250;X9Y12/E250/VSS;1;X9Y12/B5;X9Y12/B5/E250;1;X8Y16/N210;X8Y16/N210/VSS;1;X8Y16/A3;X8Y16/A3/N210;1;X8Y11/E270;X8Y11/E270/VSS;1;X8Y11/D1;X8Y11/D1/E270;1;X8Y12/E270;X8Y12/E270/VSS;1;X8Y12/D0;X8Y12/D0/E270;1;X13Y13/E210;X13Y13/E210/VSS;1;X13Y13/A0;X13Y13/A0/E210;1;X16Y12/N210;X16Y12/N210/VSS;1;X16Y12/A2;X16Y12/A2/N210;1;X6Y11/X08;X6Y11/X08/W251;1;X6Y11/D2;X6Y11/D2/X08;1;X18Y12/E210;X18Y12/E210/VSS;1;X18Y12/A1;X18Y12/A1/E210;1;X7Y12/B0;X7Y12/B0/W250;1;X10Y15/D5;X10Y15/D5/W270;1;X9Y14/E270;X9Y14/E270/VSS;1;X9Y14/D0;X9Y14/D0/E270;1;X12Y28/S230;X12Y28/S230/VSS;1;X12Y28/C6;X12Y28/C6/S230;1;X5Y13/S250;X5Y13/S250/VSS;1;X5Y13/B2;X5Y13/B2/S250;1;X14Y13/B1;X14Y13/B1/W250;1;X2Y1/A5;X2Y1/A5/W210;1;X7Y12/W270;X7Y12/W270/VSS;1;X7Y12/D4;X7Y12/D4/W270;1;X9Y14/W250;X9Y14/W250/VSS;1;X9Y14/B0;X9Y14/B0/W250;1;X1Y15/A3;X1Y15/A3/N210;1;X6Y13/W210;X6Y13/W210/VSS;1;X6Y13/A5;X6Y13/A5/W210;1;X6Y13/S270;X6Y13/S270/VSS;1;X6Y13/D3;X6Y13/D3/S270;1;X14Y7/N210;X14Y7/N210/VSS;1;X14Y7/A2;X14Y7/A2/N210;1;X14Y12/W250;X14Y12/W250/VSS;1;X14Y12/B0;X14Y12/B0/W250;1;X8Y12/W210;X8Y12/W210/VSS;1;X8Y12/A4;X8Y12/A4/W210;1;X16Y13/S270;X16Y13/S270/VSS;1;X16Y13/D3;X16Y13/D3/S270;1;X13Y13/D0;X13Y13/D0/E270;1;X5Y14/E270;X5Y14/E270/VSS;1;X5Y14/D1;X5Y14/D1/E270;1;X7Y12/A3;X7Y12/A3/N210;1;X15Y12/W270;X15Y12/W270/VSS;1;X15Y12/D5;X15Y12/D5/W270;1;X7Y16/E270;X7Y16/E270/VSS;1;X7Y16/D1;X7Y16/D1/E270;1;X8Y11/W270;X8Y11/W270/VSS;1;X8Y11/D5;X8Y11/D5/W270;1;X32Y28/S230;X32Y28/S230/VSS;1;X32Y28/C6;X32Y28/C6/S230;1;X5Y15/N210;X5Y15/N210/VSS;1;X5Y15/A3;X5Y15/A3/N210;1;X7Y16/S270;X7Y16/S270/VSS;1;X7Y16/D2;X7Y16/D2/S270;1;X13Y12/W270;X13Y12/W270/VSS;1;X13Y12/D5;X13Y12/D5/W270;1;X8Y16/D0;X8Y16/D0/E270;1;X13Y13/E250;X13Y13/E250/VSS;1;X13Y13/B5;X13Y13/B5/E250;1;X8Y11/S270;X8Y11/S270/VSS;1;X8Y11/D2;X8Y11/D2/S270;1;X22Y28/N270;X22Y28/N270/VSS;1;X22Y28/D6;X22Y28/D6/N270;1;X6Y12/E270;X6Y12/E270/VSS;1;X6Y12/D1;X6Y12/D1/E270;1;X18Y12/B1;X18Y12/B1/W250;1;X7Y11/N210;X7Y11/N210/VSS;1;X7Y11/A3;X7Y11/A3/N210;1;X15Y7/E210;X15Y7/E210/VSS;1;X15Y7/A0;X15Y7/A0/E210;1;X8Y16/E270;X8Y16/E270/VSS;1;X8Y16/D1;X8Y16/D1/E270;1;X16Y12/D4;X16Y12/D4/W270;1;X17Y13/S250;X17Y13/S250/VSS;1;X17Y13/B2;X17Y13/B2/S250;1;X9Y12/W250;X9Y12/W250/VSS;1;X9Y12/B0;X9Y12/B0/W250;1;X7Y14/W250;X7Y14/W250/VSS;1;X7Y14/B0;X7Y14/B0/W250;1;X13Y7/W210;X13Y7/W210/VSS;1;X13Y7/A4;X13Y7/A4/W210;1;X16Y13/B4;X16Y13/B4/E250;1;X7Y12/N210;X7Y12/N210/VSS;1;X7Y12/A2;X7Y12/A2/N210;1;X16Y7/W250;X16Y7/W250/VSS;1;X15Y7/A5;X15Y7/A5/W251;1;X13Y12/S250;X13Y12/S250/VSS;1;X13Y12/B2;X13Y12/B2/S250;1;X16Y13/E210;X16Y13/E210/VSS;1;X16Y13/A1;X16Y13/A1/E210;1;X15Y13/W250;X15Y13/W250/VSS;1;X15Y13/B0;X15Y13/B0/W250;1;X17Y13/W250;X17Y13/W250/VSS;1;X17Y13/B0;X17Y13/B0/W250;1;X6Y13/A3;X6Y13/A3/N210;1;X16Y13/A3;X16Y13/A3/N210;1;X6Y14/W270;X6Y14/W270/VSS;1;X6Y14/D5;X6Y14/D5/W270;1;X8Y11/S250;X8Y11/S250/VSS;1;X8Y11/B3;X8Y11/B3/S250;1;X18Y12/S270;X18Y12/S270/VSS;1;X18Y12/D3;X18Y12/D3/S270;1;X14Y13/W270;X14Y13/W270/VSS;1;X14Y13/D5;X14Y13/D5/W270;1;X5Y12/W210;X5Y12/W210/VSS;1;X5Y12/A5;X5Y12/A5/W210;1;X5Y14/S270;X5Y14/S270/VSS;1;X5Y14/D3;X5Y14/D3/S270;1;X9Y11/E250;X9Y11/E250/VSS;1;X9Y11/B4;X9Y11/B4/E250;1;X16Y13/N210;X16Y13/N210/VSS;1;X16Y13/A2;X16Y13/A2/N210;1;X16Y13/D0;X16Y13/D0/E270;1;X9Y12/W210;X9Y12/W210/VSS;1;X9Y12/A4;X9Y12/A4/W210;1;X5Y15/W210;X5Y15/W210/VSS;1;X5Y15/A5;X5Y15/A5/W210;1;X8Y14/W250;X8Y14/W250/VSS;1;X8Y14/B1;X8Y14/B1/W250;1;X14Y13/E270;X14Y13/E270/VSS;1;X14Y13/D1;X14Y13/D1/E270;1;X8Y15/E270;X8Y15/E270/VSS;1;X8Y15/D0;X8Y15/D0/E270;1;X13Y13/W250;X13Y13/W250/VSS;1;X13Y13/B0;X13Y13/B0/W250;1;X7Y12/W250;X7Y12/W250/VSS;1;X7Y12/B1;X7Y12/B1/W250;1;X5Y13/S270;X5Y13/S270/VSS;1;X5Y13/D2;X5Y13/D2/S270;1;X6Y13/N210;X6Y13/N210/VSS;1;X6Y12/A4;X6Y12/A4/N211;1;X9Y16/W250;X9Y16/W250/VSS;1;X9Y16/B1;X9Y16/B1/W250;1;X17Y12/W270;X17Y12/W270/VSS;1;X17Y12/D5;X17Y12/D5/W270;1;X13Y7/A2;X13Y7/A2/N210;1;X18Y12/A2;X18Y12/A2/N210;1;X19Y12/E270;X19Y12/E270/VSS;1;X19Y12/D0;X19Y12/D0/E270;1;X22Y28/S230;X22Y28/S230/VSS;1;X22Y28/C6;X22Y28/C6/S230;1;X18Y12/W210;X18Y12/W210/VSS;1;X18Y12/A4;X18Y12/A4/W210;1;X17Y12/W250;X17Y12/W250/VSS;1;X17Y12/B0;X17Y12/B0/W250;1;X17Y12/E210;X17Y12/E210/VSS;1;X17Y12/A1;X17Y12/A1/E210;1;X10Y28/S230;X10Y28/S230/VSS;1;X10Y28/C6;X10Y28/C6/S230;1;X20Y12/A0;X20Y12/A0/E210;1;X4Y1/W210;X4Y1/W210/VSS;1;X4Y1/A4;X4Y1/A4/W210;1;X15Y13/B2;X15Y13/B2/S250;1;X18Y12/E250;X18Y12/E250/VSS;1;X18Y12/B4;X18Y12/B4/E250;1;X6Y13/E270;X6Y13/E270/VSS;1;X6Y13/D1;X6Y13/D1/E270;1;X17Y12/N210;X17Y12/N210/VSS;1;X17Y12/A2;X17Y12/A2/N210;1;X16Y13/E270;X16Y13/E270/VSS;1;X16Y13/D1;X16Y13/D1/E270;1;X4Y1/E210;X4Y1/E210/VSS;1;X4Y1/A1;X4Y1/A1/E210;1;X12Y13/S270;X12Y13/S270/VSS;1;X12Y13/D3;X12Y13/D3/S270;1;X10Y16/E270;X10Y16/E270/VSS;1;X10Y16/D1;X10Y16/D1/E270;1;X10Y15/E270;X10Y15/E270/VSS;1;X10Y15/D1;X10Y15/D1/E270;1;X16Y12/W270;X16Y12/W270/VSS;1;X16Y12/D5;X16Y12/D5/W270;1;X6Y14/N210;X6Y14/N210/VSS;1;X6Y14/A3;X6Y14/A3/N210;1;X7Y12/S250;X7Y12/S250/VSS;1;X7Y12/B3;X7Y12/B3/S250;1;X5Y14/S250;X5Y14/S250/VSS;1;X5Y14/B3;X5Y14/B3/S250;1;X18Y12/N210;X18Y12/N210/VSS;1;X18Y12/A3;X18Y12/A3/N210;1;X9Y11/E270;X9Y11/E270/VSS;1;X9Y11/D1;X9Y11/D1/E270;1;X5Y14/E250;X5Y14/E250/VSS;1;X5Y14/B5;X5Y14/B5/E250;1;X17Y13/S270;X17Y13/S270/VSS;1;X17Y13/D2;X17Y13/D2/S270;1;X15Y13/E210;X15Y13/E210/VSS;1;X15Y13/A0;X15Y13/A0/E210;1;X1Y15/N210;X1Y15/N210/VSS;1;X1Y15/A2;X1Y15/A2/N210;1;X16Y12/E250;X16Y12/E250/VSS;1;X16Y12/B4;X16Y12/B4/E250;1;X16Y12/S250;X16Y12/S250/VSS;1;X16Y12/B2;X16Y12/B2/S250;1;X16Y12/E210;X16Y12/E210/VSS;1;X16Y12/A1;X16Y12/A1/E210;1;X14Y13/W250;X14Y13/W250/VSS;1;X14Y13/B0;X14Y13/B0/W250;1;X14Y13/E250;X14Y13/E250/VSS;1;X14Y13/B4;X14Y13/B4/E250;1;X9Y16/E270;X9Y16/E270/VSS;1;X9Y16/D1;X9Y16/D1/E270;1;X13Y13/E270;X13Y13/E270/VSS;1;X13Y13/D1;X13Y13/D1/E270;1;X9Y12/W270;X9Y12/W270/VSS;1;X9Y12/D5;X9Y12/D5/W270;1;X7Y15/S270;X7Y15/S270/VSS;1;X7Y15/D3;X7Y15/D3/S270;1;X9Y12/N210;X9Y12/N210/VSS;1;X9Y12/A2;X9Y12/A2/N210;1;X9Y11/W250;X9Y11/W250/VSS;1;X9Y11/B1;X9Y11/B1/W250;1;X6Y14/E270;X6Y14/E270/VSS;1;X6Y14/D1;X6Y14/D1/E270;1;X3Y1/E210;X3Y1/E210/VSS;1;X3Y1/A1;X3Y1/A1/E210;1;X18Y12/W270;X18Y12/W270/VSS;1;X18Y12/D5;X18Y12/D5/W270;1;X15Y13/D1;X15Y13/D1/E270;1;X8Y14/S250;X8Y14/S250/VSS;1;X8Y14/B2;X8Y14/B2/S250;1;X7Y11/E270;X7Y11/E270/VSS;1;X7Y11/D0;X7Y11/D0/E270;1;X15Y13/E270;X15Y13/E270/VSS;1;X15Y13/D0;X15Y13/D0/E270;1;X10Y12/E210;X10Y12/E210/VSS;1;X10Y12/A1;X10Y12/A1/E210;1;X16Y13/E250;X16Y13/E250/VSS;1;X16Y13/B5;X16Y13/B5/E250;1;X12Y13/W270;X12Y13/W270/VSS;1;X12Y13/D5;X12Y13/D5/W270;1;X13Y13/W270;X13Y13/W270/VSS;1;X13Y13/D5;X13Y13/D5/W270;1;X14Y7/W210;X14Y7/W210/VSS;1;X14Y7/A5;X14Y7/A5/W210;1;X5Y13/W270;X5Y13/W270/VSS;1;X5Y13/D5;X5Y13/D5/W270;1;X8Y11/W250;X8Y11/W250/VSS;1;X8Y11/B1;X8Y11/B1/W250;1;X16Y13/S250;X16Y13/S250/VSS;1;X16Y13/B2;X16Y13/B2/S250;1;X12Y13/W210;X12Y13/W210/VSS;1;X12Y13/A5;X12Y13/A5/W210;1;X5Y12/D5;X5Y12/D5/W270;1;X2Y1/W210;X2Y1/W210/VSS;1;X2Y1/A4;X2Y1/A4/W210;1;X5Y16/W210;X5Y16/W210/VSS;1;X5Y16/A4;X5Y16/A4/W210;1;X17Y12/W210;X17Y12/W210/VSS;1;X17Y12/A4;X17Y12/A4/W210;1;X20Y12/S270;X20Y12/S270/VSS;1;X20Y12/D2;X20Y12/D2/S270;1;X13Y13/W210;X13Y13/W210/VSS;1;X13Y13/A5;X13Y13/A5/W210;1;X18Y12/W250;X18Y12/W250/VSS;1;X18Y12/B0;X18Y12/B0/W250;1;X15Y13/S270;X15Y13/S270/VSS;1;X15Y13/D3;X15Y13/D3/S270;1;X2Y16/W270;X2Y16/W270/VSS;1;X2Y16/D5;X2Y16/D5/W270;1;X18Y12/S250;X18Y12/S250/VSS;1;X18Y12/B3;X18Y12/B3/S250;1;X15Y13/N210;X15Y13/N210/VSS;1;X15Y13/A2;X15Y13/A2/N210;1;X11Y15/W250;X11Y15/W250/VSS;1;X11Y15/B0;X11Y15/B0/W250;1;X5Y12/S270;X5Y12/S270/VSS;1;X5Y12/D3;X5Y12/D3/S270;1;X15Y13/S250;X15Y13/S250/VSS;1;X15Y13/B3;X15Y13/B3/S250;1;X16Y12/S270;X16Y12/S270/VSS;1;X16Y12/D3;X16Y12/D3/S270;1;X8Y12/W250;X8Y12/W250/VSS;1;X8Y12/B1;X8Y12/B1/W250;1;X8Y12/E250;X8Y12/E250/VSS;1;X8Y12/B4;X8Y12/B4/E250;1;X9Y12/S270;X9Y12/S270/VSS;1;X9Y12/D3;X9Y12/D3/S270;1;X15Y13/W210;X15Y13/W210/VSS;1;X15Y13/A4;X15Y13/A4/W210;1;X20Y12/E210;X20Y12/E210/VSS;1;X20Y12/A1;X20Y12/A1/E210;1;X7Y11/W250;X7Y11/W250/VSS;1;X7Y11/B0;X7Y11/B0/W250;1;X5Y12/W270;X5Y12/W270/VSS;1;X5Y12/D4;X5Y12/D4/W270;1;X10Y15/W270;X10Y15/W270/VSS;1;X10Y15/D4;X10Y15/D4/W270;1;X7Y16/W270;X7Y16/W270/VSS;1;X7Y16/D4;X7Y16/D4/W270;1;X19Y12/W270;X19Y12/W270/VSS;1;X19Y12/D5;X19Y12/D5/W270;1;X0Y0/VSS;;1;X13Y7/N210;X13Y7/N210/VSS;1;X13Y7/A3;X13Y7/A3/N210;1"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 8904 ] ,
          "attributes": {
            "ROUTING": "X7Y12/C5;X7Y12/C5/X08;1;X6Y14/C5;X6Y14/C5/X08;1;X15Y12/C2;X15Y12/C2/W220;1;X1Y15/D4;X1Y15/D4/X04;1;X15Y7/C3;X15Y7/C3/X04;1;X13Y13/C2;X13Y13/C2/X04;1;X13Y12/B3;X13Y12/B3/X03;1;X10Y16/B0;X10Y16/B0/X04;1;X7Y11/C1;X7Y11/C1/X04;1;X1Y15/C3;X1Y15/C3/X04;1;X15Y7/D3;X15Y7/D3/X08;1;X2Y1/N200;X2Y1/N200/VCC;1;X2Y1/A1;X2Y1/A1/N200;1;X6Y16/C1;X6Y16/C1/N220;1;X13Y12/C4;X13Y12/C4/X08;1;X3Y1/C1;X3Y1/C1/X04;1;X17Y12/C5;X17Y12/C5/X08;1;X15Y12/C4;X15Y12/C4/S220;1;X2Y19/D2;X2Y19/D2/X03;1;X5Y16/C0;X5Y16/C0/X04;1;X15Y12/W220;X15Y12/W220/VCC;1;X15Y12/C3;X15Y12/C3/W220;1;X9Y12/C1;X9Y12/C1/X04;1;X16Y13/C0;X16Y13/C0/X04;1;X19Y12/C4;X19Y12/C4/S220;1;X1Y19/C5;X1Y19/C5/E241;1;X7Y12/C1;X7Y12/C1/X04;1;X11Y15/X04;X11Y15/X04/VCC;1;X11Y15/C0;X11Y15/C0/X04;1;X14Y7/D4;X14Y7/D4/X04;1;X6Y14/C0;X6Y14/C0/X04;1;X13Y7/C2;X13Y7/C2/X04;1;X7Y11/C2;X7Y11/C2/X04;1;X12Y13/C0;X12Y13/C0/X04;1;X18Y12/C1;X18Y12/C1/X04;1;X9Y16/C5;X9Y16/C5/X08;1;X9Y11/S220;X9Y11/S220/VCC;1;X9Y11/C4;X9Y11/C4/S220;1;X13Y7/C0;X13Y7/C0/X04;1;X13Y13/C1;X13Y13/C1/X04;1;X7Y12/C2;X7Y12/C2/X04;1;X5Y14/C3;X5Y14/C3/W220;1;X9Y12/C3;X9Y12/C3/X04;1;X8Y11/C1;X8Y11/C1/X04;1;X2Y16/C0;X2Y16/C0/X04;1;X14Y7/D1;X14Y7/D1/S260;1;X14Y13/C5;X14Y13/C5/S220;1;X3Y1/D0;X3Y1/D0/X03;1;X9Y16/C4;X9Y16/C4/X08;1;X2Y1/D5;X2Y1/D5/X07;1;X15Y13/C3;X15Y13/C3/X04;1;X9Y11/C1;X9Y11/C1/X04;1;X2Y15/D1;X2Y15/D1/X03;1;X5Y12/C1;X5Y12/C1/X04;1;X5Y13/C2;X5Y13/C2/X04;1;X4Y1/X08;X4Y1/X08/VCC;1;X4Y1/C4;X4Y1/C4/X08;1;X15Y7/C1;X15Y7/C1/X04;1;X3Y1/D5;X3Y1/D5/X04;1;X2Y16/B3;X2Y16/B3/W240;1;X14Y7/C0;X14Y7/C0/X04;1;X7Y16/C3;X7Y16/C3/X04;1;X18Y12/C0;X18Y12/C0/X04;1;X8Y12/C1;X8Y12/C1/X04;1;X1Y15/C1;X1Y15/C1/X04;1;X8Y15/C2;X8Y15/C2/X04;1;X19Y12/S220;X19Y12/S220/VCC;1;X19Y12/C5;X19Y12/C5/S220;1;X7Y11/C3;X7Y11/C3/X04;1;X3Y16/C2;X3Y16/C2/X04;1;X3Y16/C1;X3Y16/C1/X04;1;X16Y12/C2;X16Y12/C2/W220;1;X14Y7/D2;X14Y7/D2/S270;1;X7Y16/C4;X7Y16/C4/X08;1;X1Y15/C0;X1Y15/C0/X04;1;X17Y13/C0;X17Y13/C0/X04;1;X3Y16/B1;X3Y16/B1/X04;1;X14Y7/D5;X14Y7/D5/X04;1;X5Y14/C1;X5Y14/C1/N220;1;X20Y12/C3;X20Y12/C3/W220;1;X18Y12/C4;X18Y12/C4/S220;1;X10Y12/C0;X10Y12/C0/X04;1;X9Y12/X04;X9Y12/X04/VCC;1;X9Y12/C0;X9Y12/C0/X04;1;X3Y16/C0;X3Y16/C0/X04;1;X2Y19/W220;X2Y19/W220/VCC;1;X2Y19/C2;X2Y19/C2/W220;1;X5Y15/C4;X5Y15/C4/X08;1;X14Y7/S270;X14Y7/S270/VCC;1;X14Y7/D3;X14Y7/D3/S270;1;X1Y15/C2;X1Y15/C2/X04;1;X5Y12/C4;X5Y12/C4/S220;1;X16Y13/C1;X16Y13/C1/X04;1;X5Y16/X04;X5Y16/X04/VCC;1;X5Y16/C1;X5Y16/C1/X04;1;X5Y12/C2;X5Y12/C2/X04;1;X1Y15/C4;X1Y15/C4/W241;1;X5Y15/N200;X5Y15/N200/VCC;1;X5Y15/A1;X5Y15/A1/N200;1;X4Y14/CE2;X4Y14/CE2/VCC;1;X2Y19/C0;X2Y19/C0/N220;1;X8Y16/C0;X8Y16/C0/X04;1;X2Y15/C1;X2Y15/C1/N220;1;X8Y12/C0;X8Y12/C0/X04;1;X15Y12/C0;X15Y12/C0/N220;1;X10Y12/C2;X10Y12/C2/X04;1;X17Y12/X08;X17Y12/X08/VCC;1;X17Y12/C4;X17Y12/C4/X08;1;X9Y14/C2;X9Y14/C2/X04;1;X7Y11/X04;X7Y11/X04/VCC;1;X7Y11/C0;X7Y11/C0/X04;1;X9Y12/C5;X9Y12/C5/X08;1;X9Y11/C3;X9Y11/C3/X04;1;X8Y14/C2;X8Y14/C2/X04;1;X13Y13/C3;X13Y13/C3/X04;1;X4Y1/C1;X4Y1/C1/X04;1;X18Y12/C2;X18Y12/C2/X04;1;X5Y14/C2;X5Y14/C2/W220;1;X16Y12/W220;X16Y12/W220/VCC;1;X16Y12/C3;X16Y12/C3/W220;1;X7Y16/X08;X7Y16/X08/VCC;1;X7Y16/C5;X7Y16/C5/X08;1;X15Y13/C0;X15Y13/C0/X04;1;X6Y12/C3;X6Y12/C3/X04;1;X14Y13/C1;X14Y13/C1/X04;1;X5Y15/D3;X5Y15/D3/X08;1;X9Y14/C1;X9Y14/C1/X04;1;X12Y13/X04;X12Y13/X04/VCC;1;X12Y13/C1;X12Y13/C1/X04;1;X14Y7/C5;X14Y7/C5/S220;1;X10Y15/C4;X10Y15/C4/S220;1;X16Y13/C3;X16Y13/C3/X04;1;X12Y13/C2;X12Y13/C2/W220;1;X6Y15/N220;X6Y15/N220/VCC;1;X6Y15/C0;X6Y15/C0/N220;1;X16Y13/C4;X16Y13/C4/S220;1;X2Y1/C2;X2Y1/C2/W220;1;X9Y16/C1;X9Y16/C1/N220;1;X3Y1/C0;X3Y1/C0/X04;1;X5Y15/D1;X5Y15/D1/X08;1;X9Y11/X04;X9Y11/X04/VCC;1;X9Y11/C2;X9Y11/C2/X04;1;X1Y19/C3;X1Y19/C3/X04;1;X1Y19/C2;X1Y19/C2/X04;1;X3Y1/C5;X3Y1/C5/S220;1;X14Y7/C2;X14Y7/C2/W220;1;X5Y15/C1;X5Y15/C1/X04;1;X2Y1/C4;X2Y1/C4/X08;1;X9Y14/C0;X9Y14/C0/X04;1;X7Y14/X04;X7Y14/X04/VCC;1;X7Y14/C0;X7Y14/C0/X04;1;X16Y13/S220;X16Y13/S220/VCC;1;X16Y13/C5;X16Y13/C5/S220;1;X6Y14/C3;X6Y14/C3/X04;1;X13Y13/C4;X13Y13/C4/X08;1;X3Y16/X04;X3Y16/X04/VCC;1;X3Y16/B0;X3Y16/B0/X04;1;X15Y13/C4;X15Y13/C4/X08;1;X4Y1/C2;X4Y1/C2/X04;1;X6Y16/N220;X6Y16/N220/VCC;1;X6Y16/C0;X6Y16/C0/N220;1;X0Y19/E240;X0Y19/E240/VCC;1;X1Y19/C4;X1Y19/C4/E241;1;X3Y1/X04;X3Y1/X04/VCC;1;X3Y1/D4;X3Y1/D4/X04;1;X2Y1/C0;X2Y1/C0/X04;1;X2Y15/W220;X2Y15/W220/VCC;1;X2Y15/C2;X2Y15/C2/W220;1;X17Y13/C2;X17Y13/C2/X04;1;X6Y13/C0;X6Y13/C0/X04;1;X6Y12/C5;X6Y12/C5/X08;1;X4Y1/D3;X4Y1/D3/X03;1;X4Y1/X04;X4Y1/X04/VCC;1;X4Y1/C0;X4Y1/C0/X04;1;X6Y11/C1;X6Y11/C1/N220;1;X7Y15/X08;X7Y15/X08/VCC;1;X7Y15/B5;X7Y15/B5/X08;1;X8Y14/C4;X8Y14/C4/X08;1;X5Y16/C3;X5Y16/C3/W220;1;X5Y13/C4;X5Y13/C4/X08;1;X10Y15/C1;X10Y15/C1/X04;1;X1Y19/D1;X1Y19/D1/X03;1;X12Y13/X07;X12Y13/X07/VCC;1;X12Y13/A4;X12Y13/A4/X07;1;X3Y1/X03;X3Y1/X03/VCC;1;X3Y1/D1;X3Y1/D1/X03;1;X15Y13/X08;X15Y13/X08/VCC;1;X15Y13/C5;X15Y13/C5/X08;1;X6Y13/C2;X6Y13/C2/W220;1;X13Y7/N200;X13Y7/N200/VCC;1;X13Y7/A1;X13Y7/A1/N200;1;X9Y16/X08;X9Y16/X08/VCC;1;X9Y16/B4;X9Y16/B4/X08;1;X13Y7/D5;X13Y7/D5/X04;1;X9Y12/W220;X9Y12/W220/VCC;1;X9Y12/C2;X9Y12/C2/W220;1;X1Y15/D2;X1Y15/D2/E260;1;X6Y14/X04;X6Y14/X04/VCC;1;X6Y14/C2;X6Y14/C2/X04;1;X7Y15/C5;X7Y15/C5/S220;1;X7Y15/C0;X7Y15/C0/N220;1;X14Y12/N220;X14Y12/N220/VCC;1;X14Y12/C0;X14Y12/C0/N220;1;X6Y15/X03;X6Y15/X03/VCC;1;X6Y15/D0;X6Y15/D0/X03;1;X2Y19/D0;X2Y19/D0/X03;1;X10Y15/S220;X10Y15/S220/VCC;1;X10Y15/C5;X10Y15/C5/S220;1;X1Y15/X04;X1Y15/X04/VCC;1;X1Y15/D5;X1Y15/D5/X04;1;X7Y12/X04;X7Y12/X04/VCC;1;X7Y12/C0;X7Y12/C0/X04;1;X8Y12/C5;X8Y12/C5/X08;1;X16Y7/C1;X16Y7/C1/X04;1;X16Y12/C4;X16Y12/C4/S220;1;X6Y11/C2;X6Y11/C2/W220;1;X10Y16/C1;X10Y16/C1/X04;1;X6Y14/N220;X6Y14/N220/VCC;1;X6Y14/C1;X6Y14/C1/N220;1;X14Y7/X04;X14Y7/X04/VCC;1;X14Y7/C1;X14Y7/C1/X04;1;X3Y1/C2;X3Y1/C2/W220;1;X5Y14/C5;X5Y14/C5/X08;1;X2Y15/N220;X2Y15/N220/VCC;1;X2Y15/C0;X2Y15/C0/N220;1;X6Y14/X08;X6Y14/X08/VCC;1;X6Y14/C4;X6Y14/C4/X08;1;X13Y7/S270;X13Y7/S270/VCC;1;X13Y7/D2;X13Y7/D2/S270;1;X8Y12/C2;X8Y12/C2/X04;1;X1Y15/S260;X1Y15/S260/VCC;1;X1Y15/D1;X1Y15/D1/S260;1;X1Y15/D3;X1Y15/D3/E260;1;X1Y15/C5;X1Y15/C5/W241;1;X1Y19/D2;X1Y19/D2/X03;1;X15Y12/A4;X15Y12/A4/X07;1;X5Y16/W220;X5Y16/W220/VCC;1;X5Y16/C2;X5Y16/C2/W220;1;X15Y7/D4;X15Y7/D4/X04;1;X15Y7/X04;X15Y7/X04/VCC;1;X15Y7/D5;X15Y7/D5/X04;1;X15Y12/X07;X15Y12/X07/VCC;1;X15Y12/A2;X15Y12/A2/X07;1;X20Y12/W220;X20Y12/W220/VCC;1;X20Y12/C2;X20Y12/C2/W220;1;X8Y14/C0;X8Y14/C0/N220;1;X9Y14/X08;X9Y14/X08/VCC;1;X9Y14/C4;X9Y14/C4/X08;1;X7Y16/C1;X7Y16/C1/X04;1;X13Y7/D4;X13Y7/D4/X04;1;X2Y16/C3;X2Y16/C3/X04;1;X14Y7/S260;X14Y7/S260/VCC;1;X14Y7/D0;X14Y7/D0/S260;1;X1Y15/E260;X1Y15/E260/VCC;1;X5Y13/C0;X5Y13/C0/X04;1;X16Y12/S220;X16Y12/S220/VCC;1;X16Y12/C5;X16Y12/C5/S220;1;X4Y1/W220;X4Y1/W220/VCC;1;X4Y1/C3;X4Y1/C3/W220;1;X7Y15/C3;X7Y15/C3/W220;1;X6Y11/C5;X6Y11/C5/S220;1;X1Y19/C0;X1Y19/C0/X04;1;X5Y15/C3;X5Y15/C3/X04;1;X4Y1/W270;X4Y1/W270/VCC;1;X4Y1/D4;X4Y1/D4/W270;1;X5Y15/C0;X5Y15/C0/X04;1;X6Y12/X08;X6Y12/X08/VCC;1;X6Y12/C4;X6Y12/C4/X08;1;X13Y12/C0;X13Y12/C0/N220;1;X5Y12/C3;X5Y12/C3/X04;1;X1Y15/N200;X1Y15/N200/VCC;1;X1Y15/A1;X1Y15/A1/N200;1;X10Y15/C2;X10Y15/C2/X04;1;X16Y7/D1;X16Y7/D1/S260;1;X4Y1/D1;X4Y1/D1/X03;1;X14Y13/S220;X14Y13/S220/VCC;1;X14Y13/C4;X14Y13/C4/S220;1;X7Y15/W220;X7Y15/W220/VCC;1;X7Y15/C2;X7Y15/C2/W220;1;X15Y12/S220;X15Y12/S220/VCC;1;X15Y12/C5;X15Y12/C5/S220;1;X15Y7/D2;X15Y7/D2/X08;1;X10Y15/C3;X10Y15/C3/X04;1;X8Y12/X08;X8Y12/X08/VCC;1;X8Y12/C4;X8Y12/C4/X08;1;X19Y12/C3;X19Y12/C3/X04;1;X2Y16/C2;X2Y16/C2/X04;1;X5Y16/C5;X5Y16/C5/S220;1;X17Y12/C0;X17Y12/C0/N220;1;X12Y13/W220;X12Y13/W220/VCC;1;X12Y13/C3;X12Y13/C3/W220;1;X13Y12/X08;X13Y12/X08/VCC;1;X13Y12/C5;X13Y12/C5/X08;1;X5Y13/C1;X5Y13/C1/X04;1;X8Y16/C1;X8Y16/C1/X04;1;X2Y15/W240;X2Y15/W240/VCC;1;X10Y12/X04;X10Y12/X04/VCC;1;X10Y12/C3;X10Y12/C3/X04;1;X15Y7/D0;X15Y7/D0/X08;1;X2Y1/D2;X2Y1/D2/X08;1;X3Y1/S220;X3Y1/S220/VCC;1;X3Y1/C4;X3Y1/C4/S220;1;X2Y16/B4;X2Y16/B4/X08;1;X8Y11/C3;X8Y11/C3/X04;1;X16Y7/S260;X16Y7/S260/VCC;1;X16Y7/D0;X16Y7/D0/S260;1;X17Y12/C3;X17Y12/C3/X04;1;X5Y13/X08;X5Y13/X08/VCC;1;X5Y13/C5;X5Y13/C5/X08;1;X1Y19/X04;X1Y19/X04/VCC;1;X1Y19/C1;X1Y19/C1/X04;1;X5Y12/S220;X5Y12/S220/VCC;1;X5Y12/C5;X5Y12/C5/S220;1;X10Y12/N220;X10Y12/N220/VCC;1;X10Y12/C1;X10Y12/C1/N220;1;X15Y13/C1;X15Y13/C1/X04;1;X6Y13/X04;X6Y13/X04/VCC;1;X6Y13/C1;X6Y13/C1/X04;1;X3Y1/D2;X3Y1/D2/E260;1;X2Y16/C5;X2Y16/C5/X08;1;X10Y15/B3;X10Y15/B3/X04;1;X5Y14/W220;X5Y14/W220/VCC;1;X13Y7/D3;X13Y7/D3/S270;1;X2Y1/D3;X2Y1/D3/X08;1;X3Y14/CE2;X3Y14/CE2/VCC;1;X2Y16/B1;X2Y16/B1/X04;1;X8Y16/C3;X8Y16/C3/X04;1;X13Y12/C3;X13Y12/C3/W220;1;X2Y15/D2;X2Y15/D2/X03;1;X13Y7/C5;X13Y7/C5/S220;1;X8Y14/X04;X8Y14/X04/VCC;1;X8Y14/C3;X8Y14/C3/X04;1;X9Y11/N220;X9Y11/N220/VCC;1;X9Y11/C0;X9Y11/C0/N220;1;X13Y7/C3;X13Y7/C3/X04;1;X13Y7/E270;X13Y7/E270/VCC;1;X13Y7/D1;X13Y7/D1/E270;1;X2Y19/N220;X2Y19/N220/VCC;1;X2Y19/C1;X2Y19/C1/N220;1;X13Y13/X08;X13Y13/X08/VCC;1;X13Y13/C5;X13Y13/C5/X08;1;X9Y16/C3;X9Y16/C3/W220;1;X13Y7/S220;X13Y7/S220/VCC;1;X13Y7/C4;X13Y7/C4/S220;1;X15Y7/D1;X15Y7/D1/X08;1;X8Y11/C0;X8Y11/C0/X04;1;X8Y16/X04;X8Y16/X04/VCC;1;X8Y16/B2;X8Y16/B2/X04;1;X15Y7/C4;X15Y7/C4/X08;1;X4Y1/X03;X4Y1/X03/VCC;1;X4Y1/D0;X4Y1/D0/X03;1;X9Y14/X04;X9Y14/X04/VCC;1;X9Y14/C3;X9Y14/C3/X04;1;X16Y13/X04;X16Y13/X04/VCC;1;X16Y13/C2;X16Y13/C2/X04;1;X6Y13/C4;X6Y13/C4/X08;1;X10Y16/X04;X10Y16/X04/VCC;1;X10Y16/C0;X10Y16/C0/X04;1;X1Y19/X03;X1Y19/X03/VCC;1;X1Y19/D3;X1Y19/D3/X03;1;X5Y15/D5;X5Y15/D5/X07;1;X2Y1/X04;X2Y1/X04/VCC;1;X2Y1/C1;X2Y1/C1/X04;1;X2Y1/D1;X2Y1/D1/X08;1;X2Y16/X04;X2Y16/X04/VCC;1;X2Y16/C1;X2Y16/C1/X04;1;X14Y13/C2;X14Y13/C2/X04;1;X12Y13/C5;X12Y13/C5/X08;1;X8Y12/X04;X8Y12/X04/VCC;1;X8Y12/C3;X8Y12/C3/X04;1;X2Y16/B5;X2Y16/B5/X08;1;X2Y1/X07;X2Y1/X07/VCC;1;X2Y1/D4;X2Y1/D4/X07;1;X13Y13/X04;X13Y13/X04/VCC;1;X13Y13/C0;X13Y13/C0/X04;1;X8Y16/W220;X8Y16/W220/VCC;1;X8Y16/C2;X8Y16/C2/W220;1;X4Y1/S270;X4Y1/S270/VCC;1;X4Y1/D2;X4Y1/D2/S270;1;X18Y12/X04;X18Y12/X04/VCC;1;X18Y12/C3;X18Y12/C3/X04;1;X8Y15/C0;X8Y15/C0/X04;1;X8Y14/X08;X8Y14/X08/VCC;1;X8Y14/C5;X8Y14/C5/X08;1;X15Y7/X08;X15Y7/X08/VCC;1;X15Y7/C5;X15Y7/C5/X08;1;X5Y15/X08;X5Y15/X08/VCC;1;X5Y15/C5;X5Y15/C5/X08;1;X8Y11/X04;X8Y11/X04/VCC;1;X8Y11/C2;X8Y11/C2/X04;1;X10Y15/X04;X10Y15/X04/VCC;1;X10Y15/C0;X10Y15/C0/X04;1;X6Y13/X08;X6Y13/X08/VCC;1;X6Y13/C5;X6Y13/C5/X08;1;X15Y12/N220;X15Y12/N220/VCC;1;X15Y12/C1;X15Y12/C1/N220;1;X14Y7/S220;X14Y7/S220/VCC;1;X14Y7/C4;X14Y7/C4/S220;1;X1Y19/D4;X1Y19/D4/N260;1;X14Y13/C0;X14Y13/C0/X04;1;X16Y12/C1;X16Y12/C1/N220;1;X7Y16/C2;X7Y16/C2/X04;1;X9Y12/X08;X9Y12/X08/VCC;1;X9Y12/C4;X9Y12/C4/X08;1;X6Y12/X04;X6Y12/X04/VCC;1;X6Y12/C2;X6Y12/C2/X04;1;X2Y1/W220;X2Y1/W220/VCC;1;X2Y1/C3;X2Y1/C3/W220;1;X9Y16/W220;X9Y16/W220/VCC;1;X9Y16/C2;X9Y16/C2/W220;1;X12Y13/X08;X12Y13/X08/VCC;1;X12Y13/C4;X12Y13/C4/X08;1;X6Y13/W220;X6Y13/W220/VCC;1;X6Y13/C3;X6Y13/C3/W220;1;X8Y11/C4;X8Y11/C4/S220;1;X8Y11/S220;X8Y11/S220/VCC;1;X8Y11/C5;X8Y11/C5/S220;1;X1Y19/N260;X1Y19/N260/VCC;1;X1Y19/D5;X1Y19/D5/N260;1;X8Y15/C1;X8Y15/C1/X04;1;X15Y7/C0;X15Y7/C0/X04;1;X5Y14/X08;X5Y14/X08/VCC;1;X5Y14/C4;X5Y14/C4/X08;1;X17Y13/X04;X17Y13/X04/VCC;1;X17Y13/C3;X17Y13/C3/X04;1;X5Y16/S220;X5Y16/S220/VCC;1;X5Y16/C4;X5Y16/C4/S220;1;X8Y14/N220;X8Y14/N220/VCC;1;X8Y14/C1;X8Y14/C1/N220;1;X13Y12/X03;X13Y12/X03/VCC;1;X13Y12/B5;X13Y12/B5/X03;1;X5Y13/X04;X5Y13/X04/VCC;1;X5Y13/C3;X5Y13/C3/X04;1;X5Y14/N220;X5Y14/N220/VCC;1;X5Y14/C0;X5Y14/C0/N220;1;X20Y12/C1;X20Y12/C1/N220;1;X15Y7/W220;X15Y7/W220/VCC;1;X15Y7/C2;X15Y7/C2/W220;1;X7Y15/N220;X7Y15/N220/VCC;1;X7Y15/C1;X7Y15/C1/N220;1;X14Y13/X04;X14Y13/X04/VCC;1;X14Y13/C3;X14Y13/C3/X04;1;X0Y0/N220;X0Y0/N220/VCC;1;X0Y0/C4;X0Y0/C4/S221;1;X6Y11/N220;X6Y11/N220/VCC;1;X6Y11/C0;X6Y11/C0/N220;1;X7Y12/W220;X7Y12/W220/VCC;1;X7Y12/C3;X7Y12/C3/W220;1;X12Y13/E200;X12Y13/E200/VCC;1;X12Y13/A2;X12Y13/A2/E200;1;X2Y16/W240;X2Y16/W240/VCC;1;X2Y16/B2;X2Y16/B2/W240;1;X2Y19/X03;X2Y19/X03/VCC;1;X2Y19/D1;X2Y19/D1/X03;1;X8Y16/X07;X8Y16/X07/VCC;1;X8Y16/B0;X8Y16/B0/X07;1;X3Y1/W220;X3Y1/W220/VCC;1;X3Y1/C3;X3Y1/C3/W220;1;X5Y12/X04;X5Y12/X04/VCC;1;X5Y12/C0;X5Y12/C0/X04;1;X8Y15/X04;X8Y15/X04/VCC;1;X8Y15/B1;X8Y15/B1/X04;1;X14Y7/W220;X14Y7/W220/VCC;1;X14Y7/C3;X14Y7/C3/W220;1;X13Y12/N220;X13Y12/N220/VCC;1;X13Y12/C1;X13Y12/C1/N220;1;X17Y12/X04;X17Y12/X04/VCC;1;X17Y12/C2;X17Y12/C2/X04;1;X5Y15/E260;X5Y15/E260/VCC;1;X5Y15/D2;X5Y15/D2/E260;1;X7Y15/S220;X7Y15/S220/VCC;1;X7Y15/C4;X7Y15/C4/S220;1;X15Y13/X04;X15Y13/X04/VCC;1;X15Y13/C2;X15Y13/C2/X04;1;X19Y12/C2;X19Y12/C2/X04;1;X6Y11/S220;X6Y11/S220/VCC;1;X6Y11/C4;X6Y11/C4/S220;1;X2Y16/X08;X2Y16/X08/VCC;1;X2Y16/C4;X2Y16/C4/X08;1;X5Y15/X04;X5Y15/X04/VCC;1;X5Y15/C2;X5Y15/C2/X04;1;X19Y12/C1;X19Y12/C1/X04;1;X3Y1/E260;X3Y1/E260/VCC;1;X3Y1/D3;X3Y1/D3/E260;1;X6Y12/C0;X6Y12/C0/N220;1;X19Y12/X04;X19Y12/X04/VCC;1;X19Y12/C0;X19Y12/C0/X04;1;X6Y12/N220;X6Y12/N220/VCC;1;X6Y12/C1;X6Y12/C1/N220;1;X7Y12/X08;X7Y12/X08/VCC;1;X7Y12/C4;X7Y12/C4/X08;1;X18Y12/S220;X18Y12/S220/VCC;1;X18Y12/C5;X18Y12/C5/S220;1;X9Y16/N220;X9Y16/N220/VCC;1;X9Y16/C0;X9Y16/C0/N220;1;X16Y7/X04;X16Y7/X04/VCC;1;X16Y7/C0;X16Y7/C0/X04;1;X16Y12/N220;X16Y12/N220/VCC;1;X16Y12/C0;X16Y12/C0/N220;1;X17Y12/N220;X17Y12/N220/VCC;1;X17Y12/C1;X17Y12/C1/N220;1;X10Y15/N240;X10Y15/N240/VCC;1;X10Y15/B5;X10Y15/B5/N240;1;X13Y12/W220;X13Y12/W220/VCC;1;X13Y12/C2;X13Y12/C2/W220;1;X7Y16/X04;X7Y16/X04/VCC;1;X7Y16/C0;X7Y16/C0/X04;1;X6Y11/W220;X6Y11/W220/VCC;1;X6Y11/C3;X6Y11/C3/W220;1;X2Y15/X03;X2Y15/X03/VCC;1;X2Y15/D0;X2Y15/D0/X03;1;X20Y12/N220;X20Y12/N220/VCC;1;X20Y12/C0;X20Y12/C0/N220;1;X5Y15/X07;X5Y15/X07/VCC;1;X5Y15/D4;X5Y15/D4/X07;1;X13Y7/X04;X13Y7/X04/VCC;1;X13Y7/C1;X13Y7/C1/X04;1;X2Y1/X08;X2Y1/X08/VCC;1;X2Y1/C5;X2Y1/C5/X08;1;X0Y0/VCC;;1;X17Y13/N220;X17Y13/N220/VCC;1;X17Y13/C1;X17Y13/C1/N220;1"
          }
        },
        "btn.PB_cnt_DFFR_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7344 ] ,
          "attributes": {
            "ROUTING": "X3Y1/COUT0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt_DFFR_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7343 ] ,
          "attributes": {
            "ROUTING": "X3Y1/CIN0;;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:29.15-29.29|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[5]": {
          "hide_name": 0,
          "bits": [ 7341 ] ,
          "attributes": {
            "ROUTING": "X3Y1/W100;X3Y1/W100/Q0;1;X2Y1/C6;X2Y1/C6/W101;1;X3Y1/Q0;;1;X3Y1/S100;X3Y1/S100/Q0;1;X3Y1/B0;X3Y1/B0/S100;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7340 ] ,
          "attributes": {
            "ROUTING": "X3Y1/F0;;1;X3Y1/XD0;X3Y1/XD0/F0;1"
          }
        },
        "btn.PB_cnt[14]": {
          "hide_name": 0,
          "bits": [ 7338 ] ,
          "attributes": {
            "ROUTING": "X4Y1/N130;X4Y1/N130/Q3;1;X4Y1/E240;X4Y1/E240/N130;1;X4Y1/B7;X4Y1/B7/E240;1;X4Y1/Q3;;1;X4Y1/B3;X4Y1/B3/Q3;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7337 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F3;;1;X4Y1/XD3;X4Y1/XD3/F3;1"
          }
        },
        "btn.PB_sync_1_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 7335 ] ,
          "attributes": {
            "ROUTING": "X3Y1/S210;X3Y1/S210/E211;1;X3Y1/A7;X3Y1/A7/S210;1;X4Y1/LSR0;X4Y1/LSR0/E212;1;X2Y1/LSR2;X2Y1/LSR2/X06;1;X4Y1/LSR2;X4Y1/LSR2/E212;1;X3Y1/LSR2;X3Y1/LSR2/E211;1;X2Y1/X06;X2Y1/X06/N212;1;X2Y1/LSR1;X2Y1/LSR1/X06;1;X3Y1/LSR1;X3Y1/LSR1/E211;1;X4Y1/LSR1;X4Y1/LSR1/E212;1;X2Y2/X08;X2Y2/X08/N211;1;X2Y2/LSR0;X2Y2/LSR0/X08;1;X2Y3/F1;;1;X2Y3/N210;X2Y3/N210/F1;1;X2Y1/E210;X2Y1/E210/N212;1;X3Y1/LSR0;X3Y1/LSR0/E211;1",
            "src": "c:\\Users\\leofi\\DOCUME~1\\FPGA\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "btn.PB_cnt[15]": {
          "hide_name": 0,
          "bits": [ 7334 ] ,
          "attributes": {
            "ROUTING": "X4Y1/W100;X4Y1/W100/Q4;1;X4Y1/B4;X4Y1/B4/W100;1;X4Y1/Q4;;1;X4Y1/E130;X4Y1/E130/Q4;1;X4Y1/A7;X4Y1/A7/E130;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:16.12-16.18",
            "hdlname": "btn PB_cnt"
          }
        },
        "btn.PB_cnt_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 7333 ] ,
          "attributes": {
            "ROUTING": "X4Y1/F4;;1;X4Y1/XD4;X4Y1/XD4/F4;1"
          }
        },
        "btn.clk": {
          "hide_name": 0,
          "bits": [ 7331 ] ,
          "attributes": {
            "ROUTING": "X17Y7/CLK0;X17Y7/CLK0/GB00;5;X41Y8/CLK2;X41Y8/CLK2/GB00;5;X14Y15/CLK0;X14Y15/CLK0/GB00;5;X39Y13/GBO0;X39Y13/GBO0/GT00;5;X41Y13/CLK0;X41Y13/CLK0/GB00;5;X40Y12/GB00;X39Y12/GBO0/GT00;5;X41Y12/CLK0;X41Y12/CLK0/GB00;5;X38Y8/GB00;X39Y8/GBO0/GT00;5;X41Y8/CLK0;X41Y8/CLK0/GB00;5;X14Y15/GB00;X15Y15/GBO0/GT00;5;X14Y15/CLK1;X14Y15/CLK1/GB00;5;X39Y19/GT00;X39Y19/GT00/SPINE24;5;X39Y15/GB00;X39Y15/GBO0/GT00;5;X41Y15/CLK0;X41Y15/CLK0/GB00;5;X38Y2/GB00;X39Y2/GBO0/GT00;5;X40Y2/CLK0;X40Y2/CLK0/GB00;5;X39Y1/SPINE0;X29Y9/SPINE0/PCLKR1;5;X39Y5/GT00;X39Y1/GT00/SPINE0;5;X40Y6/GB00;X39Y6/GBO0/GT00;5;X40Y6/CLK0;X40Y6/CLK0/GB00;5;X35Y19/SPINE24;X28Y9/SPINE24/PCLKR1;5;X43Y23/GT00;X43Y19/GT00/SPINE24;5;X43Y13/GBO0;X43Y13/GBO0/GT00;5;X44Y13/CLK0;X44Y13/CLK0/GB00;5;X14Y14/CLK2;X14Y14/CLK2/GB00;5;X14Y14/CLK1;X14Y14/CLK1/GB00;5;X11Y16/GT00;X11Y19/GT00/SPINE16;5;X11Y14/GBO0;X11Y14/GBO0/GT00;5;X13Y14/CLK0;X13Y14/CLK0/GB00;5;X27Y9/SPINE16;X27Y9/SPINE16/PCLKR1;5;X15Y13/GT00;X15Y19/GT00/SPINE16;5;X15Y14/GBO0;X15Y14/GBO0/GT00;5;X14Y14/CLK0;X14Y14/CLK0/GB00;5;X14Y7/CLK2;X14Y7/CLK2/GB00;5;X15Y7/CLK0;X15Y7/CLK0/GB00;5;X15Y7/CLK1;X15Y7/CLK1/GB00;5;X15Y7/CLK2;X15Y7/CLK2/GB00;5;X10Y8/GB00;X11Y8/GBO0/GT00;5;X13Y8/CLK1;X13Y8/CLK1/GB00;5;X13Y7/CLK1;X13Y7/CLK1/GB00;5;X11Y1/GT00;X11Y1/GT00/SPINE8;5;X11Y7/GBO0;X11Y7/GBO0/GT00;5;X13Y7/CLK2;X13Y7/CLK2/GB00;5;X14Y7/CLK0;X14Y7/CLK0/GB00;5;X14Y7/CLK1;X14Y7/CLK1/GB00;5;X16Y7/CLK2;X16Y7/CLK2/GB00;5;X15Y3/GT00;X15Y1/GT00/SPINE8;5;X15Y7/GB00;X15Y7/GBO0/GT00;5;X16Y7/CLK1;X16Y7/CLK1/GB00;5;X2Y3/CLK1;X2Y3/CLK1/GB00;5;X2Y3/CLK2;X2Y3/CLK2/GB00;5;X3Y3/GBO0;X3Y3/GBO0/GT00;5;X3Y3/CLK2;X3Y3/CLK2/GB00;5;X3Y1/CLK1;X3Y1/CLK1/GB00;5;X3Y1/CLK2;X3Y1/CLK2/GB00;5;X4Y1/CLK0;X4Y1/CLK0/GB00;5;X5Y2/GB00;X3Y2/GBO0/GT00;5;X2Y2/CLK0;X2Y2/CLK0/GB00;5;X2Y1/CLK1;X2Y1/CLK1/GB00;5;X2Y1/CLK2;X2Y1/CLK2/GB00;5;X3Y1/CLK0;X3Y1/CLK0/GB00;5;X4Y1/CLK1;X4Y1/CLK1/GB00;5;X11Y1/SPINE8;X26Y9/SPINE8/PCLKR1;5;X3Y3/GT00;X3Y1/GT00/SPINE8;5;X3Y1/GBO0;X3Y1/GBO0/GT00;5;X4Y1/CLK2;X4Y1/CLK2/GB00;5;X27Y9/PCLKR1;;5",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\sevenseg.v:2.23-2.26",
            "hdlname": "disp clk"
          }
        },
        "btn.PB_sync_0_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 7327 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F6;;1;X2Y3/C4;X2Y3/C4/F6;1;X2Y3/XD4;X2Y3/XD4/C4;1"
          }
        },
        "btn.PB": {
          "hide_name": 0,
          "bits": [ 7324 ] ,
          "attributes": {
            "ROUTING": "X0Y4/F6;;1;X0Y4/N130;X0Y4/N130/F6;1;X0Y3/W270;X0Y3/W270/N131;1;X1Y3/E220;X1Y3/E220/E272;1;X2Y3/X01;X2Y3/X01/E221;1;X2Y3/A6;X2Y3/A6/X01;1",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\buttondebouncer.v:3.11-3.13",
            "hdlname": "btn PB"
          }
        },
        "button_in": {
          "hide_name": 0,
          "bits": [ 7318 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "c:\\Users\\leofi\\Documents\\FPGA\\TangNano\\8BitCPU\\top.v:1.23-1.32"
          }
        }
      }
    }
  }
}
