<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="oscsim" device="LCMXO2-7000HE-5TG144C" default_implementation="oscsim">
    <Options/>
    <Implementation title="oscsim" dir="oscsim" description="oscsim" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="oscTestBench00"/>
        <Source name="../osc/osctestbench00.vhdl" type="VHDL" type_short="VHDL">
            <Options top_module="oscTestBench00"/>
        </Source>
        <Source name="../osc/and00.vhdl" type="VHDL" type_short="VHDL">
            <Options/>
        </Source>
        <Source name="oscsim.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="sim/sim.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="test/test.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
        <Source name="tets/tets.spf" type="Simulation Project File" type_short="SPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="oscsim1.sty"/>
</BaliProject>
