Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Aug 21 19:22:53 2025
| Host         : 2d300619af5d running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_display_controller_10bit_timing_summary_routed.rpt -pb top_display_controller_10bit_timing_summary_routed.pb -rpx top_display_controller_10bit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_display_controller_10bit
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   35          inf        0.000                      0                   35           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary_input[3]
                            (input port)
  Destination:            segments_d3[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.977ns  (logic 3.554ns (35.628%)  route 6.422ns (64.372%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  binary_input[3] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 f  binary_input_IBUF[3]_inst/O
                         net (fo=6, routed)           1.577     2.365    led_outputs_OBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.053     2.418 r  segments_d3_OBUF[5]_inst_i_11/O
                         net (fo=9, routed)           0.575     2.993    segments_d3_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.053     3.046 r  segments_d3_OBUF[5]_inst_i_8/O
                         net (fo=8, routed)           0.935     3.981    segments_d3_OBUF[5]_inst_i_8_n_0
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.053     4.034 r  segments_d3_OBUF[5]_inst_i_2/O
                         net (fo=9, routed)           0.971     5.005    segments_d3_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.053     5.058 f  segments_d3_OBUF[5]_inst_i_5/O
                         net (fo=8, routed)           0.346     5.405    segments_d3_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.053     5.458 r  segments_d3_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           2.017     7.475    segments_d3_OBUF[0]
    K26                  OBUF (Prop_obuf_I_O)         2.502     9.977 r  segments_d3_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.977    segments_d3[5]
    K26                                                               r  segments_d3[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[3]
                            (input port)
  Destination:            segments_d3[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.848ns  (logic 3.529ns (35.833%)  route 6.319ns (64.167%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  binary_input[3] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 f  binary_input_IBUF[3]_inst/O
                         net (fo=6, routed)           1.577     2.365    led_outputs_OBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.053     2.418 r  segments_d3_OBUF[5]_inst_i_11/O
                         net (fo=9, routed)           0.575     2.993    segments_d3_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.053     3.046 r  segments_d3_OBUF[5]_inst_i_8/O
                         net (fo=8, routed)           0.935     3.981    segments_d3_OBUF[5]_inst_i_8_n_0
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.053     4.034 r  segments_d3_OBUF[5]_inst_i_2/O
                         net (fo=9, routed)           0.971     5.005    segments_d3_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.053     5.058 f  segments_d3_OBUF[5]_inst_i_5/O
                         net (fo=8, routed)           0.346     5.405    segments_d3_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.053     5.458 r  segments_d3_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.914     7.371    segments_d3_OBUF[0]
    R26                  OBUF (Prop_obuf_I_O)         2.476     9.848 r  segments_d3_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.848    segments_d3[4]
    R26                                                               r  segments_d3[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[3]
                            (input port)
  Destination:            segments_d3[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.744ns  (logic 3.535ns (36.281%)  route 6.208ns (63.719%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  binary_input[3] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 f  binary_input_IBUF[3]_inst/O
                         net (fo=6, routed)           1.577     2.365    led_outputs_OBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.053     2.418 r  segments_d3_OBUF[5]_inst_i_11/O
                         net (fo=9, routed)           0.575     2.993    segments_d3_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.053     3.046 r  segments_d3_OBUF[5]_inst_i_8/O
                         net (fo=8, routed)           0.935     3.981    segments_d3_OBUF[5]_inst_i_8_n_0
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.053     4.034 r  segments_d3_OBUF[5]_inst_i_2/O
                         net (fo=9, routed)           0.971     5.005    segments_d3_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.053     5.058 f  segments_d3_OBUF[5]_inst_i_5/O
                         net (fo=8, routed)           0.346     5.405    segments_d3_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.053     5.458 r  segments_d3_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.803     7.261    segments_d3_OBUF[0]
    P26                  OBUF (Prop_obuf_I_O)         2.483     9.744 r  segments_d3_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.744    segments_d3[3]
    P26                                                               r  segments_d3[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[3]
                            (input port)
  Destination:            segments_d1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.567ns  (logic 3.540ns (37.005%)  route 6.027ns (62.995%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  binary_input[3] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 f  binary_input_IBUF[3]_inst/O
                         net (fo=6, routed)           1.577     2.365    led_outputs_OBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.053     2.418 r  segments_d3_OBUF[5]_inst_i_11/O
                         net (fo=9, routed)           0.575     2.993    segments_d3_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.053     3.046 r  segments_d3_OBUF[5]_inst_i_8/O
                         net (fo=8, routed)           0.935     3.981    segments_d3_OBUF[5]_inst_i_8_n_0
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.053     4.034 r  segments_d3_OBUF[5]_inst_i_2/O
                         net (fo=9, routed)           0.971     5.005    segments_d3_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.053     5.058 r  segments_d3_OBUF[5]_inst_i_5/O
                         net (fo=8, routed)           0.578     5.637    segments_d3_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.053     5.690 r  segments_d1_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.389     7.079    segments_d1_OBUF[6]
    M24                  OBUF (Prop_obuf_I_O)         2.488     9.567 r  segments_d1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.567    segments_d1[6]
    M24                                                               r  segments_d1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[3]
                            (input port)
  Destination:            segments_d3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.503ns  (logic 3.521ns (37.049%)  route 5.982ns (62.951%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  binary_input[3] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 f  binary_input_IBUF[3]_inst/O
                         net (fo=6, routed)           1.577     2.365    led_outputs_OBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.053     2.418 r  segments_d3_OBUF[5]_inst_i_11/O
                         net (fo=9, routed)           0.575     2.993    segments_d3_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.053     3.046 r  segments_d3_OBUF[5]_inst_i_8/O
                         net (fo=8, routed)           0.935     3.981    segments_d3_OBUF[5]_inst_i_8_n_0
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.053     4.034 r  segments_d3_OBUF[5]_inst_i_2/O
                         net (fo=9, routed)           0.971     5.005    segments_d3_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.053     5.058 f  segments_d3_OBUF[5]_inst_i_5/O
                         net (fo=8, routed)           0.346     5.405    segments_d3_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I3_O)        0.053     5.458 r  segments_d3_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           1.577     7.035    segments_d3_OBUF[0]
    P24                  OBUF (Prop_obuf_I_O)         2.468     9.503 r  segments_d3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.503    segments_d3[0]
    P24                                                               r  segments_d3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[3]
                            (input port)
  Destination:            segments_d1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.484ns  (logic 3.533ns (37.256%)  route 5.950ns (62.744%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  binary_input[3] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 f  binary_input_IBUF[3]_inst/O
                         net (fo=6, routed)           1.577     2.365    led_outputs_OBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.053     2.418 r  segments_d3_OBUF[5]_inst_i_11/O
                         net (fo=9, routed)           0.575     2.993    segments_d3_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.053     3.046 r  segments_d3_OBUF[5]_inst_i_8/O
                         net (fo=8, routed)           0.935     3.981    segments_d3_OBUF[5]_inst_i_8_n_0
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.053     4.034 r  segments_d3_OBUF[5]_inst_i_2/O
                         net (fo=9, routed)           0.971     5.005    segments_d3_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.053     5.058 r  segments_d3_OBUF[5]_inst_i_5/O
                         net (fo=8, routed)           0.580     5.639    segments_d3_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.053     5.692 r  segments_d1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.311     7.003    segments_d1_OBUF[4]
    P19                  OBUF (Prop_obuf_I_O)         2.481     9.484 r  segments_d1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.484    segments_d1[4]
    P19                                                               r  segments_d1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[3]
                            (input port)
  Destination:            segments_d1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.384ns  (logic 3.553ns (37.858%)  route 5.832ns (62.142%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  binary_input[3] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 f  binary_input_IBUF[3]_inst/O
                         net (fo=6, routed)           1.577     2.365    led_outputs_OBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.053     2.418 r  segments_d3_OBUF[5]_inst_i_11/O
                         net (fo=9, routed)           0.575     2.993    segments_d3_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.053     3.046 r  segments_d3_OBUF[5]_inst_i_8/O
                         net (fo=8, routed)           0.936     3.981    segments_d3_OBUF[5]_inst_i_8_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I1_O)        0.053     4.034 r  segments_d2_OBUF[6]_inst_i_2/O
                         net (fo=9, routed)           0.740     4.774    segments_d2_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.053     4.827 r  segments_d1_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.603     5.431    segments_d1_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.053     5.484 r  segments_d1_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.400     6.884    segments_d1_OBUF[5]
    L24                  OBUF (Prop_obuf_I_O)         2.500     9.384 r  segments_d1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.384    segments_d1[5]
    L24                                                               r  segments_d1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[3]
                            (input port)
  Destination:            segments_d1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.322ns  (logic 3.536ns (37.935%)  route 5.785ns (62.065%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  binary_input[3] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 f  binary_input_IBUF[3]_inst/O
                         net (fo=6, routed)           1.577     2.365    led_outputs_OBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.053     2.418 r  segments_d3_OBUF[5]_inst_i_11/O
                         net (fo=9, routed)           0.575     2.993    segments_d3_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.053     3.046 r  segments_d3_OBUF[5]_inst_i_8/O
                         net (fo=8, routed)           0.936     3.981    segments_d3_OBUF[5]_inst_i_8_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I1_O)        0.053     4.034 r  segments_d2_OBUF[6]_inst_i_2/O
                         net (fo=9, routed)           0.740     4.774    segments_d2_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y28          LUT2 (Prop_lut2_I1_O)        0.053     4.827 r  segments_d1_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.602     5.430    segments_d1_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I4_O)        0.053     5.483 r  segments_d1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.355     6.838    segments_d1_OBUF[3]
    P20                  OBUF (Prop_obuf_I_O)         2.484     9.322 r  segments_d1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.322    segments_d1[3]
    P20                                                               r  segments_d1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[3]
                            (input port)
  Destination:            segments_d1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.307ns  (logic 3.529ns (37.916%)  route 5.778ns (62.084%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  binary_input[3] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 f  binary_input_IBUF[3]_inst/O
                         net (fo=6, routed)           1.577     2.365    led_outputs_OBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.053     2.418 r  segments_d3_OBUF[5]_inst_i_11/O
                         net (fo=9, routed)           0.575     2.993    segments_d3_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.053     3.046 r  segments_d3_OBUF[5]_inst_i_8/O
                         net (fo=8, routed)           0.935     3.981    segments_d3_OBUF[5]_inst_i_8_n_0
    SLICE_X0Y22          LUT4 (Prop_lut4_I1_O)        0.053     4.034 r  segments_d3_OBUF[5]_inst_i_2/O
                         net (fo=9, routed)           0.971     5.005    segments_d3_OBUF[5]_inst_i_2_n_0
    SLICE_X0Y28          LUT5 (Prop_lut5_I1_O)        0.053     5.058 r  segments_d3_OBUF[5]_inst_i_5/O
                         net (fo=8, routed)           0.483     5.541    segments_d3_OBUF[5]_inst_i_5_n_0
    SLICE_X0Y29          LUT6 (Prop_lut6_I2_O)        0.053     5.594 r  segments_d1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.236     6.830    segments_d1_OBUF[2]
    M21                  OBUF (Prop_obuf_I_O)         2.476     9.307 r  segments_d1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.307    segments_d1[2]
    M21                                                               r  segments_d1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[3]
                            (input port)
  Destination:            segments_d2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.306ns  (logic 3.680ns (39.543%)  route 5.626ns (60.457%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  binary_input[3] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 f  binary_input_IBUF[3]_inst/O
                         net (fo=6, routed)           1.577     2.365    led_outputs_OBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.053     2.418 r  segments_d3_OBUF[5]_inst_i_11/O
                         net (fo=9, routed)           0.575     2.993    segments_d3_OBUF[5]_inst_i_11_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.053     3.046 r  segments_d3_OBUF[5]_inst_i_8/O
                         net (fo=8, routed)           0.936     3.981    segments_d3_OBUF[5]_inst_i_8_n_0
    SLICE_X0Y22          LUT5 (Prop_lut5_I2_O)        0.067     4.048 r  segments_d2_OBUF[6]_inst_i_7/O
                         net (fo=2, routed)           0.317     4.365    segments_d2_OBUF[6]_inst_i_7_n_0
    SLICE_X0Y22          LUT6 (Prop_lut6_I3_O)        0.170     4.535 f  segments_d2_OBUF[6]_inst_i_4/O
                         net (fo=14, routed)          0.910     5.445    segments_d2_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y36          LUT6 (Prop_lut6_I5_O)        0.053     5.498 r  segments_d2_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.311     6.809    segments_d2_OBUF[4]
    M26                  OBUF (Prop_obuf_I_O)         2.496     9.306 r  segments_d2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.306    segments_d2[4]
    M26                                                               r  segments_d2[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 binary_input[3]
                            (input port)
  Destination:            led_outputs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.322ns (71.856%)  route 0.518ns (28.144%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  binary_input[3] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.052     0.052 r  binary_input_IBUF[3]_inst/O
                         net (fo=6, routed)           0.518     0.570    led_outputs_OBUF[3]
    U19                  OBUF (Prop_obuf_I_O)         1.270     1.840 r  led_outputs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.840    led_outputs[3]
    U19                                                               r  led_outputs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[0]
                            (input port)
  Destination:            led_outputs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.336ns (72.116%)  route 0.517ns (27.884%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  binary_input[0] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.066     0.066 r  binary_input_IBUF[0]_inst/O
                         net (fo=15, routed)          0.517     0.583    led_outputs_OBUF[0]
    T19                  OBUF (Prop_obuf_I_O)         1.270     1.853 r  led_outputs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.853    led_outputs[0]
    T19                                                               r  led_outputs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[4]
                            (input port)
  Destination:            led_outputs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.340ns (72.132%)  route 0.518ns (27.868%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  binary_input[4] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[4]
    U17                  IBUF (Prop_ibuf_I_O)         0.050     0.050 r  binary_input_IBUF[4]_inst/O
                         net (fo=4, routed)           0.518     0.568    led_outputs_OBUF[4]
    T23                  OBUF (Prop_obuf_I_O)         1.290     1.858 r  led_outputs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.858    led_outputs[4]
    T23                                                               r  led_outputs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[2]
                            (input port)
  Destination:            led_outputs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.343ns (72.183%)  route 0.518ns (27.817%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  binary_input[2] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.078     0.078 r  binary_input_IBUF[2]_inst/O
                         net (fo=7, routed)           0.518     0.596    led_outputs_OBUF[2]
    U20                  OBUF (Prop_obuf_I_O)         1.265     1.861 r  led_outputs_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.861    led_outputs[2]
    U20                                                               r  led_outputs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[1]
                            (input port)
  Destination:            led_outputs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.359ns (72.411%)  route 0.518ns (27.589%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  binary_input[1] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.083     0.083 r  binary_input_IBUF[1]_inst/O
                         net (fo=8, routed)           0.518     0.601    led_outputs_OBUF[1]
    T18                  OBUF (Prop_obuf_I_O)         1.276     1.877 r  led_outputs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.877    led_outputs[1]
    T18                                                               r  led_outputs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[5]
                            (input port)
  Destination:            led_outputs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.387ns (72.852%)  route 0.517ns (27.148%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  binary_input[5] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[5]
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  binary_input_IBUF[5]_inst/O
                         net (fo=3, routed)           0.517     0.610    led_outputs_OBUF[5]
    T22                  OBUF (Prop_obuf_I_O)         1.294     1.903 r  led_outputs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.903    led_outputs[5]
    T22                                                               r  led_outputs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[7]
                            (input port)
  Destination:            led_outputs[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.356ns (70.855%)  route 0.558ns (29.145%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  binary_input[7] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  binary_input_IBUF[7]_inst/O
                         net (fo=9, routed)           0.558     0.631    led_outputs_OBUF[7]
    T20                  OBUF (Prop_obuf_I_O)         1.283     1.914 r  led_outputs_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.914    led_outputs[7]
    T20                                                               r  led_outputs[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[8]
                            (input port)
  Destination:            led_outputs[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.377ns (71.157%)  route 0.558ns (28.843%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  binary_input[8] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[8]
    R16                  IBUF (Prop_ibuf_I_O)         0.076     0.076 r  binary_input_IBUF[8]_inst/O
                         net (fo=8, routed)           0.558     0.634    led_outputs_OBUF[8]
    T25                  OBUF (Prop_obuf_I_O)         1.301     1.936 r  led_outputs_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.936    led_outputs[8]
    T25                                                               r  led_outputs[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[6]
                            (input port)
  Destination:            led_outputs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.380ns (71.097%)  route 0.561ns (28.903%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  binary_input[6] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[6]
    N18                  IBUF (Prop_ibuf_I_O)         0.092     0.092 r  binary_input_IBUF[6]_inst/O
                         net (fo=10, routed)          0.561     0.653    led_outputs_OBUF[6]
    R20                  OBUF (Prop_obuf_I_O)         1.287     1.940 r  led_outputs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.940    led_outputs[6]
    R20                                                               r  led_outputs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 binary_input[9]
                            (input port)
  Destination:            led_outputs[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.375ns (70.742%)  route 0.569ns (29.258%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  binary_input[9] (IN)
                         net (fo=0)                   0.000     0.000    binary_input[9]
    N17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  binary_input_IBUF[9]_inst/O
                         net (fo=7, routed)           0.569     0.645    led_outputs_OBUF[9]
    T24                  OBUF (Prop_obuf_I_O)         1.298     1.943 r  led_outputs_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.943    led_outputs[9]
    T24                                                               r  led_outputs[9] (OUT)
  -------------------------------------------------------------------    -------------------





