
---------- Begin Simulation Statistics ----------
final_tick                               736571382000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74638                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701744                       # Number of bytes of host memory used
host_op_rate                                    74861                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9123.83                       # Real time elapsed on the host
host_tick_rate                               80730524                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   680981281                       # Number of instructions simulated
sim_ops                                     683018888                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.736571                       # Number of seconds simulated
sim_ticks                                736571382000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.056095                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               83941958                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            98690115                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7702042                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        131783548                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          13166843                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       13290442                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          123599                       # Number of indirect misses.
system.cpu0.branchPred.lookups              168383560                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1082871                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018215                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5044183                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151195859                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25140431                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058523                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       68550443                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623591714                       # Number of instructions committed
system.cpu0.commit.committedOps             624611215                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1115985111                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559695                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.438087                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    844050209     75.63%     75.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    155279581     13.91%     89.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39460110      3.54%     93.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     30854475      2.76%     95.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     13631018      1.22%     97.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4482421      0.40%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1819698      0.16%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1267168      0.11%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25140431      2.25%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1115985111                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130004                       # Number of function calls committed.
system.cpu0.commit.int_insts                604907390                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190133253                       # Number of loads committed
system.cpu0.commit.membars                    2037603                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037609      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347101146     55.57%     55.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400507      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191151460     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78378373     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624611215                       # Class of committed instruction
system.cpu0.commit.refs                     269529861                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623591714                       # Number of Instructions Simulated
system.cpu0.committedOps                    624611215                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.343949                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.343949                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            235462408                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2665565                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            82580987                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             705586938                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               396925033                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                485238640                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5052138                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8798074                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5371394                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  168383560                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                124559651                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    718908276                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2633710                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          119                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     721633298                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 152                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           81                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               15420018                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.115200                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         401430976                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          97108801                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.493706                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1128049613                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.640622                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881612                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               608674736     53.96%     53.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               387662521     34.37%     88.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                81602243      7.23%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37350559      3.31%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6567588      0.58%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4712723      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  456974      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1019302      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2967      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1128049613                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      333617677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5112671                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               159030686                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.467051                       # Inst execution rate
system.cpu0.iew.exec_refs                   306948495                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  89630080                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              170635678                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            217702916                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021180                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2450391                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            91477282                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          693138233                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            217318415                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5417920                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            682672946                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                798638                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11772323                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5052138                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13855514                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       317390                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        18508886                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10725                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8937                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4149014                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27569663                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     12080663                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8937                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       688968                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4423703                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                303820318                       # num instructions consuming a value
system.cpu0.iew.wb_count                    674319777                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.830177                       # average fanout of values written-back
system.cpu0.iew.wb_producers                252224578                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.461336                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     674379790                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               841276851                       # number of integer regfile reads
system.cpu0.int_regfile_writes              431232702                       # number of integer regfile writes
system.cpu0.ipc                              0.426630                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.426630                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038469      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            371598273     54.00%     54.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4406928      0.64%     54.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542828      0.22%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           219534440     31.90%     87.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           88969878     12.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             688090867                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3222785                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004684                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 620637     19.26%     19.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1397      0.04%     19.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 447543     13.89%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1932731     59.97%     93.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               220473      6.84%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             689275128                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2507624474                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    674319726                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        761673364                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 690079126                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                688090867                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059107                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       68526933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           170449                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           584                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18554097                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1128049613                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.609983                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.869348                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          646086108     57.27%     57.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          329211300     29.18%     86.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          120045476     10.64%     97.10% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           19883406      1.76%     98.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8174713      0.72%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2156786      0.19%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1957415      0.17%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             364147      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             170262      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1128049613                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.470758                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14929569                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5851106                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           217702916                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           91477282                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    880                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1461667290                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11828554                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              192455621                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399028617                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7545368                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               403763669                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              19442222                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                18580                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            865485800                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             701846539                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          451871132                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                483227699                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16192919                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5052138                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             43451848                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                52842447                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       865485756                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         98638                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2881                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21076040                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2869                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1783995366                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1398401264                       # The number of ROB writes
system.cpu0.timesIdled                       12815302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  847                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.905255                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7290123                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9864147                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1168904                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         11249734                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            826275                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         972273                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          145998                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13647655                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10129                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017937                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           677395                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114547                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2695640                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054462                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9626171                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57389567                       # Number of instructions committed
system.cpu1.commit.committedOps              58407673                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    239246418                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.244132                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.059495                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    218145902     91.18%     91.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9865053      4.12%     95.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3734403      1.56%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1996401      0.83%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1347715      0.56%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       834099      0.35%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       432299      0.18%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       194906      0.08%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2695640      1.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    239246418                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442909                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55971747                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14460496                       # Number of loads committed
system.cpu1.commit.membars                    2035988                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035988      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34547054     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15478433     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5604706      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58407673                       # Class of committed instruction
system.cpu1.commit.refs                      21083151                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57389567                       # Number of Instructions Simulated
system.cpu1.committedOps                     58407673                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.211753                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.211753                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            196398484                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               498758                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6683481                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              71968620                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9492976                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31845605                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                677700                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               995123                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2498169                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13647655                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9907793                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    228612101                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               109438                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      78099323                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2338418                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056463                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11131623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8116398                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.323111                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         240912934                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.330128                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.795181                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               191134455     79.34%     79.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31787029     13.19%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11397877      4.73%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3770206      1.56%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  976390      0.41%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1349278      0.56%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  497472      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     219      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           240912934                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         797738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              715344                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11281393                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.261728                       # Inst execution rate
system.cpu1.iew.exec_refs                    22428929                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6807436                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              163902593                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16540760                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188210                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           842937                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7540901                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           68024139                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15621493                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           688761                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63262563                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                947644                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3476118                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                677700                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5681747                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20022                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          774850                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6542                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          321                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          334                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2080264                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       918246                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           321                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        79590                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        635754                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37508045                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62850343                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.816543                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30626920                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.260023                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62878301                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80744585                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44523888                       # number of integer regfile writes
system.cpu1.ipc                              0.237431                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.237431                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036088      3.18%      3.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38605495     60.37%     63.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248046      0.39%     63.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493612      0.77%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16755403     26.20%     90.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5812668      9.09%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63951324                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1958656                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030627                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 271082     13.84%     13.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5549      0.28%     14.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 444224     22.68%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     36.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1077666     55.02%     91.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               160131      8.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63873876                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         370894149                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62850331                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         77640875                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  64460538                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63951324                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3563601                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9616465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           119939                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        509139                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5806842                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    240912934                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.265454                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.743714                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          201247557     83.54%     83.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25968513     10.78%     94.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8275187      3.43%     97.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2089818      0.87%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2396155      0.99%     99.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             335029      0.14%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             362650      0.15%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             176882      0.07%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              61143      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      240912934                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.264578                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7547993                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1448890                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16540760                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7540901                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       241710672                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1231415668                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              176219250                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41366695                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6787999                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11225399                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2280142                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                16106                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             90523038                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              70744009                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50413772                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 32045789                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11316477                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                677700                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             20721540                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 9047077                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        90523026                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23256                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               601                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13572211                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           602                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   304584362                       # The number of ROB reads
system.cpu1.rob.rob_writes                  137737548                       # The number of ROB writes
system.cpu1.timesIdled                          40042                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3205600                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                18106                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3508720                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7687304                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8135773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16231697                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1106303                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        58379                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     35380770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6449937                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     70738488                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6508316                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6259034                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2236052                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5859762                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              362                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1875995                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1875993                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6259036                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           227                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24366724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24366724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    663749056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               663749056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              525                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8135883                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8135883    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8135883                       # Request fanout histogram
system.membus.respLayer1.occupancy        43111262849                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         27369087864                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   736571382000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   736571382000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    985713333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1243528313.262817                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1421500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3276382000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   730657102000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5914280000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    109393669                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       109393669                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    109393669                       # number of overall hits
system.cpu0.icache.overall_hits::total      109393669                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15165981                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15165981                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15165981                       # number of overall misses
system.cpu0.icache.overall_misses::total     15165981                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 342304912497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 342304912497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 342304912497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 342304912497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    124559650                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    124559650                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    124559650                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    124559650                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.121757                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.121757                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.121757                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.121757                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22570.575059                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22570.575059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22570.575059                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22570.575059                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2263                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.183673                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14087442                       # number of writebacks
system.cpu0.icache.writebacks::total         14087442                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1078506                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1078506                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1078506                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1078506                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14087475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14087475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14087475                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14087475                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 316055022997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 316055022997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 316055022997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 316055022997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113098                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113098                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113098                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113098                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22435.178980                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22435.178980                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22435.178980                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22435.178980                       # average overall mshr miss latency
system.cpu0.icache.replacements              14087442                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    109393669                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      109393669                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15165981                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15165981                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 342304912497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 342304912497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    124559650                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    124559650                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.121757                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.121757                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22570.575059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22570.575059                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1078506                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1078506                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14087475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14087475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 316055022997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 316055022997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113098                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113098                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22435.178980                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22435.178980                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999920                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          123481034                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14087442                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.765327                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999920                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        263206774                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       263206774                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    234577709                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       234577709                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    234577709                       # number of overall hits
system.cpu0.dcache.overall_hits::total      234577709                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37524839                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37524839                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37524839                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37524839                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1103867252959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1103867252959                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1103867252959                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1103867252959                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    272102548                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    272102548                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    272102548                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    272102548                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.137907                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.137907                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.137907                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.137907                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29416.975059                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29416.975059                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29416.975059                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29416.975059                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12493201                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        38571                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           553861                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            665                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    22.556564                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    58.001504                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19821621                       # number of writebacks
system.cpu0.dcache.writebacks::total         19821621                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18099341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18099341                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18099341                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18099341                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19425498                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19425498                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19425498                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19425498                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 451845879311                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 451845879311                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 451845879311                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 451845879311                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071390                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071390                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071390                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071390                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23260.452798                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23260.452798                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23260.452798                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23260.452798                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19821621                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    171931618                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      171931618                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21794390                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21794390                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 631028786000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 631028786000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    193726008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    193726008                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.112501                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.112501                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28953.725523                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28953.725523                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7706616                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7706616                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14087774                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14087774                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 321047003000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 321047003000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072720                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072720                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22789.051201                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22789.051201                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     62646091                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      62646091                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15730449                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15730449                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 472838466959                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 472838466959                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78376540                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78376540                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200704                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200704                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 30058.802960                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30058.802960                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10392725                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10392725                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5337724                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5337724                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 130798876311                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 130798876311                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068104                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068104                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24504.615883                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24504.615883                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1138                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1138                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          773                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          773                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6168500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6168500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.404500                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.404500                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7979.948254                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7979.948254                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          762                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          762                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       480500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       480500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005756                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005756                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 43681.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43681.818182                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1695                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1695                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       705000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       705000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1849                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1849                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.083288                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.083288                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4577.922078                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4577.922078                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       551000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       551000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.083288                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.083288                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3577.922078                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3577.922078                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610344                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610344                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407871                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407871                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31742527500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31742527500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018215                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018215                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400575                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400575                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77824.918908                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77824.918908                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407871                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407871                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31334656500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31334656500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400575                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400575                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76824.918908                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76824.918908                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.975759                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          255024561                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19833077                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.858547                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.975759                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999242                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999242                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        566082155                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       566082155                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12118824                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            16888714                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               48393                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              263057                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29318988                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12118824                       # number of overall hits
system.l2.overall_hits::.cpu0.data           16888714                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              48393                       # number of overall hits
system.l2.overall_hits::.cpu1.data             263057                       # number of overall hits
system.l2.overall_hits::total                29318988                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1968651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2931603                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4057                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1133305                       # number of demand (read+write) misses
system.l2.demand_misses::total                6037616                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1968651                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2931603                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4057                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1133305                       # number of overall misses
system.l2.overall_misses::total               6037616                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 165145082000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 262318293481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    353195000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 115650264497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     543466834978                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 165145082000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 262318293481                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    353195000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 115650264497                       # number of overall miss cycles
system.l2.overall_miss_latency::total    543466834978                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14087475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19820317                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52450                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1396362                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             35356604                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14087475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19820317                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52450                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1396362                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            35356604                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.139745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.147909                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.077350                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.811613                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170763                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.139745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.147909                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.077350                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.811613                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170763                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83887.434594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89479.473681                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87058.171062                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102046.902199                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90013.481311                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83887.434594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89479.473681                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87058.171062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102046.902199                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90013.481311                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7025                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       124                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      56.653226                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1873739                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2236053                       # number of writebacks
system.l2.writebacks::total                   2236053                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          95326                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14762                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              110110                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         95326                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14762                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             110110                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1968634                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2836277                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4052                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1118543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5927506                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1968634                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2836277                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4052                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1118543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2354332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8281838                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 145457781500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 228262578487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    312487000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103549972000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 477582818987                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 145457781500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 228262578487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    312487000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103549972000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 171519190283                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 649102009270                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.139744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.143099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.077255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.801041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.167649                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.139744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.143099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.077255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.801041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.234237                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73887.671096                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80479.649374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77119.200395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92575.763292                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80570.617556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73887.671096                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80479.649374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77119.200395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92575.763292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72852.592703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78376.564389                       # average overall mshr miss latency
system.l2.replacements                       14422742                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6871556                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6871556                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6871556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6871556                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     28358967                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         28358967                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     28358967                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     28358967                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2354332                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2354332                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 171519190283                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 171519190283                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72852.592703                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72852.592703                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            73                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 90                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       393500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       573500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.890244                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5390.410959                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 10588.235294                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6372.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           73                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1469500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       340000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1809500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.890244                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20130.136986                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20105.555556                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        61500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       139500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       201000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19928.571429                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20100                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4548045                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           108826                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4656871                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1186138                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         746079                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1932217                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 102809681990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  75452355000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  178262036990                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5734183                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       854905                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6589088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.206854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.872704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.293245                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86675.987103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101131.857350                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92257.772802                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        49822                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         8126                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            57948                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1136316                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       737953                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1874269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  88112548996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  67422860002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 155535408998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.198165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.863199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.284450                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77542.293689                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91364.707511                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82984.571050                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12118824                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         48393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12167217                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1968651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4057                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1972708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 165145082000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    353195000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 165498277000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14087475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52450                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14139925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.139745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.077350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.139513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83887.434594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87058.171062                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83893.955416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1968634                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1972686                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 145457781500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    312487000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 145770268500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.139744                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.077255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.139512                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73887.671096                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77119.200395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73894.308826                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12340669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       154231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12494900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1745465                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       387226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2132691                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 159508611491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  40197909497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 199706520988                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14086134                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       541457                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      14627591                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.123914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.715156                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.145799                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91384.594644                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103809.944314                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93640.626320                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        45504                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6636                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        52140                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1699961                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       380590                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2080551                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 140150029491                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  36127111998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 176277141489                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.120683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.702900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.142235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82443.085160                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94923.965417                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84726.181425                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                24                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          300                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             310                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6035500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       132500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      6168000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          324                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           10                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           334                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.925926                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.928144                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20118.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        13250                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19896.774194                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           85                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           87                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          215                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          223                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4254496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       156500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4410996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.663580                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.667665                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19788.353488                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19562.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19780.251121                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999861                       # Cycle average of tags in use
system.l2.tags.total_refs                    72684474                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14422849                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.039537                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.010509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.924281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.596926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.017433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.598258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.852454                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.500164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.014442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.325820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            53                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.828125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.171875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 579123473                       # Number of tag accesses
system.l2.tags.data_accesses                579123473                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     125992512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     181622528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        259328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      71600960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    141166528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          520641856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    125992512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       259328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     126251840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    143107328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       143107328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1968633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2837852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4052                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1118765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2205727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8135029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2236052                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2236052                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        171052684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        246578312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           352074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         97208447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    191653561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             706845078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    171052684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       352074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        171404759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194288472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194288472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194288472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       171052684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       246578312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          352074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        97208447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    191653561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            901133550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1971672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1968633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2549788.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1094909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2169510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004130555250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       119959                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       119959                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16334989                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1856397                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8135030                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2236052                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8135030                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2236052                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 348138                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                264380                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            221077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            296800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            275246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            275719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1014960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1832258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            365643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            323905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            280952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            268132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           259008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           389282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           408316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           408038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           215793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           951763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            149628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            130506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            151737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            169266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            153368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           112223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           134922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           133914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86308                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 191965752274                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                38934460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            337969977274                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24652.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43402.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5073699                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1326629                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.28                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8135030                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2236052                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4339440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1126668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  677685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  562828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  439929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  222691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  120788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   90149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   65351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   44929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  30576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  24511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  16980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  55622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  98010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 121924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 124344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 124930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 125316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 126166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 128769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 136055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 127247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 126168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 123608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 121528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 120810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 121062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3358190                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.976145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.126323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.632061                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2136311     63.61%     63.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       510652     15.21%     78.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       257874      7.68%     86.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       112158      3.34%     89.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60168      1.79%     91.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37232      1.11%     92.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        52408      1.56%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        38199      1.14%     95.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       153188      4.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3358190                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       119959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.912762                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    353.107968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       119954    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        119959                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       119959                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.435957                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.406585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.031069                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            98467     82.08%     82.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2464      2.05%     84.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11521      9.60%     93.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4716      3.93%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1796      1.50%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              650      0.54%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              248      0.21%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               68      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        119959                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              498361088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                22280832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               126185024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               520641920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            143107328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       676.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    706.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  736571369002                       # Total gap between requests
system.mem_ctrls.avgGap                      71021.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    125992512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    163186432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       259328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     70074176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    138848640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    126185024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 171052684.205425709486                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 221548699.810875892639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 352074.498598969425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 95135621.220754936337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 188506699.273309528828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171314046.518304705620                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1968633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2837852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4052                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1118765                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2205728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2236052                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  64316297975                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 114060302073                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    142746315                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  57377617049                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 102073013862                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17700375940625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32670.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40192.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35228.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51286.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46276.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7915905.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7694485260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4089689340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22714367760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4673867940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     58143714720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     313858628040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18541408320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       429716161380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        583.400566                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  45118939818                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24595480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 666856962182                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          16283098440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8654641710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32884041120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5618098080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     58143714720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     324582333870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9510919200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       455676847140                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        618.645875                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  21045532358                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24595480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 690930369642                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      7691755675                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   35922577947.509071                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     96.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 279157527000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   121230928000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 615340454000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9854548                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9854548                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9854548                       # number of overall hits
system.cpu1.icache.overall_hits::total        9854548                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        53245                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         53245                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        53245                       # number of overall misses
system.cpu1.icache.overall_misses::total        53245                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1043206000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1043206000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1043206000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1043206000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9907793                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9907793                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9907793                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9907793                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005374                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005374                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005374                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005374                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19592.562682                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19592.562682                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19592.562682                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19592.562682                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          236                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          118                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52418                       # number of writebacks
system.cpu1.icache.writebacks::total            52418                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          795                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          795                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          795                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          795                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52450                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52450                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52450                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52450                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    973341000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    973341000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    973341000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    973341000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005294                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005294                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005294                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005294                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18557.502383                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18557.502383                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18557.502383                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18557.502383                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52418                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9854548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9854548                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        53245                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        53245                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1043206000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1043206000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9907793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9907793                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005374                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005374                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19592.562682                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19592.562682                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          795                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          795                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52450                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52450                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    973341000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    973341000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005294                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005294                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18557.502383                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18557.502383                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.983616                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9870931                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52418                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           188.311859                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        375646000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.983616                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999488                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999488                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19868036                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19868036                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16253369                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16253369                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16253369                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16253369                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4110160                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4110160                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4110160                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4110160                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 383767887337                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 383767887337                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 383767887337                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 383767887337                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20363529                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20363529                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20363529                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20363529                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.201839                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.201839                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.201839                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.201839                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93370.546971                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93370.546971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93370.546971                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93370.546971                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1273291                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       162530                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21139                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1735                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.234212                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    93.677233                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1395387                       # number of writebacks
system.cpu1.dcache.writebacks::total          1395387                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3131431                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3131431                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3131431                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3131431                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       978729                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       978729                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       978729                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       978729                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  86113659405                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  86113659405                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  86113659405                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  86113659405                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.048063                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048063                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.048063                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048063                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87985.192433                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87985.192433                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87985.192433                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87985.192433                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1395387                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12433172                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12433172                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2326076                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2326076                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 178524483500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 178524483500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14759248                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14759248                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76749.204884                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76749.204884                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1784318                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1784318                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       541758                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       541758                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  43049625500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43049625500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036706                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036706                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79462.833036                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79462.833036                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3820197                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3820197                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1784084                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1784084                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 205243403837                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 205243403837                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604281                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604281                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.318343                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.318343                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 115041.334285                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115041.334285                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1347113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1347113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       436971                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       436971                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  43064033905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  43064033905                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077971                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077971                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98551.240025                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98551.240025                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5861500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5861500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.326039                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.326039                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39338.926174                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39338.926174                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002188                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002188                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       643000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       643000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5899.082569                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5899.082569                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       534000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       534000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4899.082569                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4899.082569                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588628                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588628                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429309                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429309                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35761781000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35761781000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017937                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017937                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421744                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421744                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 83300.794998                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 83300.794998                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429309                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429309                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35332472000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35332472000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421744                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421744                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 82300.794998                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 82300.794998                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.634819                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18244570                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1407909                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.958629                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        375657500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.634819                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926088                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926088                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44172656                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44172656                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 736571382000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          28768255                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9107609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     28485290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12186689                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3905161                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              61                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             370                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6612385                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6612382                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14139925                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14628331                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          334                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42262391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59475890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       157318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4199959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             106095558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1803194624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2537084544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6711552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    178673728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4525664448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18352525                       # Total snoops (count)
system.tol2bus.snoopTraffic                 144649664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         53709533                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.143305                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.353472                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               46071091     85.78%     85.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7580063     14.11%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  58379      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           53709533                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        70726108469                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29751771054                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21267408559                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2112755986                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          78694460                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            91569                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1417996076000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150782                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718004                       # Number of bytes of host memory used
host_op_rate                                   151511                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6118.08                       # Real time elapsed on the host
host_tick_rate                              111378806                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   922496199                       # Number of instructions simulated
sim_ops                                     926958531                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.681425                       # Number of seconds simulated
sim_ticks                                681424694000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.111490                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               16211444                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            18609995                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2911349                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         32780683                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            912416                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1123610                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          211194                       # Number of indirect misses.
system.cpu0.branchPred.lookups               37724191                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       146827                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        185649                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2334693                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21675557                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6220665                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3066786                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51346132                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           119387275                       # Number of instructions committed
system.cpu0.commit.committedOps             120748217                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    663804176                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.181903                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.942351                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    621596549     93.64%     93.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     20372603      3.07%     96.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5273466      0.79%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6162110      0.93%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1620376      0.24%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       838520      0.13%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1136281      0.17%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       583606      0.09%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6220665      0.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    663804176                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     27360                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1838154                       # Number of function calls committed.
system.cpu0.commit.int_insts                117172291                       # Number of committed integer instructions.
system.cpu0.commit.loads                     37922239                       # Number of loads committed
system.cpu0.commit.membars                    2101874                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2108156      1.75%      1.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        69788419     57.80%     59.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1255713      1.04%     60.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          604596      0.50%     61.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     61.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          4188      0.00%     61.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         12565      0.01%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2094      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2128      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     61.10% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       38103646     31.56%     92.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8860327      7.34%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         4242      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2127      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        120748217                       # Class of committed instruction
system.cpu0.commit.refs                      46970342                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  119387275                       # Number of Instructions Simulated
system.cpu0.committedOps                    120748217                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.168480                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.168480                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            513161789                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               583482                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13516040                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             183527895                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                85845865                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 65496921                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2374371                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1267687                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5259338                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   37724191                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 14025939                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    572982420                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               818584                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         7922                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     217126274                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                2157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         5475                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5903534                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038683                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          96188543                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          17123860                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.222645                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         672138284                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.326591                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871624                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               548356297     81.58%     81.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                78458019     11.67%     93.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16842596      2.51%     95.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                13032483      1.94%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12557634      1.87%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1514972      0.23%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  232238      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   77530      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1066515      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           672138284                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    23287                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   16895                       # number of floating regfile writes
system.cpu0.idleCycles                      303074232                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2494868                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25451824                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.165999                       # Inst execution rate
system.cpu0.iew.exec_refs                    71772970                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   9726363                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               15195905                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             57787803                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1320664                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           584153                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10404200                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          170943583                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             62046607                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1588194                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            161884373                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                150852                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            148295303                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2374371                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            148245611                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2377685                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          294006                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4517                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3214                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          337                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19865564                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1356108                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3214                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1048071                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1446797                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                115376334                       # num instructions consuming a value
system.cpu0.iew.wb_count                    148336870                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.779555                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 89942200                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.152107                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     148769595                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               208257806                       # number of integer regfile reads
system.cpu0.int_regfile_writes              113668214                       # number of integer regfile writes
system.cpu0.ipc                              0.122422                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.122422                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2147097      1.31%      1.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             86167443     52.71%     54.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1840542      1.13%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               604835      0.37%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 19      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               4188      0.00%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              12565      0.01%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             27      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2094      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2128      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            63063900     38.58%     94.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9621150      5.89%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4417      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2161      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             163472566                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  28318                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              55948                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        27422                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             27874                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2013089                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012315                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 561082     27.87%     27.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1868      0.09%     27.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     20      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1321701     65.66%     93.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               127699      6.34%     99.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              719      0.04%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             163310240                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1001541228                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    148309448                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        221113285                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 166921798                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                163472566                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4021785                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50195450                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           500670                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        954999                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28688546                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    672138284                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.243213                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.754959                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          580993142     86.44%     86.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           51994733      7.74%     94.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           21106429      3.14%     97.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8766995      1.30%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5730848      0.85%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1910330      0.28%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1174126      0.17%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             249256      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             212425      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      672138284                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.167628                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3321351                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          565618                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            57787803                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10404200                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  69357                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 20991                       # number of misc regfile writes
system.cpu0.numCycles                       975212516                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   387637185                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              166686637                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             89841472                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2398624                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                89988141                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             131677586                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               157299                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            229476164                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             174943818                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          134196706                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 66079960                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3043016                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2374371                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            136717563                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44355302                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            23328                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       229452836                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     210291612                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1125814                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 28751808                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1145014                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   829343422                       # The number of ROB reads
system.cpu0.rob.rob_writes                  352532342                       # The number of ROB writes
system.cpu0.timesIdled                        3426472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                37854                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.417789                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15886827                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19044891                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2772951                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31050823                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1387369                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1634481                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          247112                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36501134                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       226319                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        165991                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2246616                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  22752906                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5680539                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2476032                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       44767317                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           122127643                       # Number of instructions committed
system.cpu1.commit.committedOps             123191426                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    596960875                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.206364                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.970173                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    550720665     92.25%     92.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23065289      3.86%     96.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6784616      1.14%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6295005      1.05%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1916016      0.32%     98.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       927530      0.16%     98.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1072641      0.18%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       498574      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5680539      0.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    596960875                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                     98276                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2620714                       # Number of function calls committed.
system.cpu1.commit.int_insts                120159267                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36154567                       # Number of loads committed
system.cpu1.commit.membars                    1641206                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1663874      1.35%      1.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        73068094     59.31%     60.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1138671      0.92%     61.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          511483      0.42%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         15112      0.01%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         45336      0.04%     62.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7556      0.01%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7556      0.01%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.06% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       36305414     29.47%     91.53% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      10405614      8.45%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        15144      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7572      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        123191426                       # Class of committed instruction
system.cpu1.commit.refs                      46733744                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  122127643                       # Number of Instructions Simulated
system.cpu1.committedOps                    123191426                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.526436                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.526436                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            417620744                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               531170                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13627912                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             178025799                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               110088613                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 69882416                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2308235                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1086467                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4524014                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36501134                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15577726                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    478489992                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               927183                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        33003                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     206633148                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1891                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          887                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5669414                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.035053                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         123063542                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          17274196                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.198435                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         604424022                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.344872                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.883897                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               484589131     80.17%     80.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                77329704     12.79%     92.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16670688      2.76%     95.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11863977      1.96%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11160201      1.85%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1381589      0.23%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  333773      0.06%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  125017      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  969942      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           604424022                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    83170                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   60495                       # number of floating regfile writes
system.cpu1.idleCycles                      436889523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2389579                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                25956195                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.152175                       # Inst execution rate
system.cpu1.iew.exec_refs                    68289745                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11196312                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               13599345                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             53458275                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1109251                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           639830                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11770465                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          166920769                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             57093433                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1588709                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            158461828                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                138279                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            132555871                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2308235                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            132511216                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2112149                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          598862                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3368                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3181                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          351                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     17303708                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1191288                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3181                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1063822                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1325757                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                104742900                       # num instructions consuming a value
system.cpu1.iew.wb_count                    146385910                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.783137                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 82027994                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.140578                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     146781436                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               203473773                       # number of integer regfile reads
system.cpu1.int_regfile_writes              110309160                       # number of integer regfile writes
system.cpu1.ipc                              0.117282                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.117282                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1723829      1.08%      1.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86952128     54.33%     55.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1595940      1.00%     56.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               512284      0.32%     56.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  1      0.00%     56.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              15112      0.01%     56.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              45336      0.03%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              9      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7556      0.00%     56.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7556      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.77% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            58057793     36.27%     93.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11110223      6.94%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          15180      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7590      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             160050537                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                  98340                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             196680                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses        98301                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes             98436                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1937444                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012105                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 505670     26.10%     26.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1622      0.08%     26.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    185      0.01%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     26.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1260357     65.05%     91.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               169610      8.75%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             160165812                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         926714182                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    146287609                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        210554065                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 163746882                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                160050537                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3173887                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       43729343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           448322                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        697855                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     26102864                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    604424022                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.264798                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.773852                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          512763502     84.84%     84.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54348968      8.99%     93.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20432636      3.38%     97.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8175816      1.35%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5346905      0.88%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1857095      0.31%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1055996      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             245054      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             198050      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      604424022                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.153701                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2654216                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          527525                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            53458275                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11770465                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 173082                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 75560                       # number of misc regfile writes
system.cpu1.numCycles                      1041313545                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   321442265                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              148954665                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             90338131                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2174362                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               113768763                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             109266774                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               136903                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            223090097                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             170753653                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          129165975                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 70262755                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2266523                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2308235                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            113205760                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                38827844                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            83186                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       223006911                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     155923844                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            917364                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24480022                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        930432                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   758674879                       # The number of ROB reads
system.cpu1.rob.rob_writes                  343384526                       # The number of ROB writes
system.cpu1.timesIdled                        4512217                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8193418                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               190848                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9091567                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              26453325                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25667480                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      49736842                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2672139                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1507115                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23574210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     17730365                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47200306                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       19237480                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23768977                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4148671                       # Transaction distribution
system.membus.trans_dist::WritebackClean           84                       # Transaction distribution
system.membus.trans_dist::CleanEvict         19941003                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           141627                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          78444                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1647678                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1644431                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23768975                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         10360                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     75150250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               75150250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1891978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1891978432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           171225                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25647084                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25647084    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25647084                       # Request fanout histogram
system.membus.respLayer1.occupancy       133857302785                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         72026248453                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   681424694000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   681424694000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              24588                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        12294                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15765799.536359                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   22975388.238096                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        12294    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    612225000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          12294                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   487599954500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 193824739500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10577399                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10577399                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10577399                       # number of overall hits
system.cpu0.icache.overall_hits::total       10577399                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3448529                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3448529                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3448529                       # number of overall misses
system.cpu0.icache.overall_misses::total      3448529                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 232005556910                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 232005556910                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 232005556910                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 232005556910                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     14025928                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     14025928                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     14025928                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     14025928                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.245868                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.245868                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.245868                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.245868                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67276.672723                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67276.672723                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67276.672723                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67276.672723                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       187989                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3212                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.527086                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3188408                       # number of writebacks
system.cpu0.icache.writebacks::total          3188408                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       259200                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       259200                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       259200                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       259200                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3189329                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3189329                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3189329                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3189329                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 213560930924                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 213560930924                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 213560930924                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 213560930924                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.227388                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.227388                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.227388                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.227388                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 66961.085208                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66961.085208                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 66961.085208                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66961.085208                       # average overall mshr miss latency
system.cpu0.icache.replacements               3188408                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10577399                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10577399                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3448529                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3448529                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 232005556910                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 232005556910                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     14025928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     14025928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.245868                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.245868                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67276.672723                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67276.672723                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       259200                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       259200                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3189329                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3189329                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 213560930924                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 213560930924                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.227388                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.227388                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 66961.085208                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66961.085208                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.994454                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13766837                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3189361                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.316488                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.994454                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999827                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999827                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         31241185                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        31241185                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40708117                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40708117                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40708117                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40708117                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     18307140                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      18307140                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     18307140                       # number of overall misses
system.cpu0.dcache.overall_misses::total     18307140                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1499458529575                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1499458529575                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1499458529575                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1499458529575                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     59015257                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     59015257                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     59015257                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     59015257                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.310210                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.310210                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.310210                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.310210                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81905.667929                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81905.667929                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81905.667929                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81905.667929                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    164058520                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        49757                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2646990                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            761                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.979275                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.383706                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8347446                       # number of writebacks
system.cpu0.dcache.writebacks::total          8347446                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9800578                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9800578                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9800578                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9800578                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      8506562                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8506562                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      8506562                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8506562                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 762842971552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 762842971552                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 762842971552                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 762842971552                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.144142                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.144142                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.144142                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.144142                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89677.001302                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89677.001302                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89677.001302                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89677.001302                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8347328                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     35180873                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       35180873                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15707056                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15707056                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1312435563000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1312435563000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     50887929                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     50887929                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.308660                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.308660                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83557.069065                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83557.069065                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8267578                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8267578                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7439478                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7439478                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 674582377500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 674582377500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146193                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146193                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90676.036343                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90676.036343                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5527244                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5527244                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2600084                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2600084                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 187022966575                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 187022966575                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      8127328                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8127328                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.319919                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.319919                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71929.586342                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71929.586342                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1533000                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1533000                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1067084                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1067084                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  88260594052                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  88260594052                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.131296                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.131296                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82711.945875                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82711.945875                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       716537                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       716537                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        54288                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        54288                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2347936000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2347936000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       770825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       770825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.070428                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.070428                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43249.631594                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43249.631594                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        42581                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        42581                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        11707                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        11707                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    276675000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    276675000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015188                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015188                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23633.296318                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23633.296318                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       692231                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       692231                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        42145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        42145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    461145500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    461145500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       734376                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       734376                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.057389                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.057389                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10941.879226                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10941.879226                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        41969                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        41969                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    419231500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    419231500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.057149                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.057149                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9989.075270                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9989.075270                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1411500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1411500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1356500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1356500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       123312                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         123312                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        62337                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        62337                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1319841345                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1319841345                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       185649                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       185649                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.335779                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.335779                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21172.679869                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21172.679869                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            6                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        62331                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        62331                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1257345846                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1257345846                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.335746                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.335746                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20172.078837                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20172.078837                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.756241                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           50892152                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8496363                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.989875                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.756241                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992383                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992383                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        129908545                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       129908545                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              915822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1261243                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              950699                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1177061                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4304825                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             915822                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1261243                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             950699                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1177061                       # number of overall hits
system.l2.overall_hits::total                 4304825                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2273236                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7050537                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3305429                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6296500                       # number of demand (read+write) misses
system.l2.demand_misses::total               18925702                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2273236                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7050537                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3305429                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6296500                       # number of overall misses
system.l2.overall_misses::total              18925702                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 198252402964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 733663786182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 282063520956                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 655895314208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1869875024310                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 198252402964                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 733663786182                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 282063520956                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 655895314208                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1869875024310                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3189058                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         8311780                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4256128                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7473561                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23230527                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3189058                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        8311780                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4256128                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7473561                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23230527                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.712824                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.848258                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.776628                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.842503                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.814691                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.712824                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.848258                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.776628                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.842503                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.814691                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87211.535874                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104057.859165                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85333.407844                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104168.238578                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98800.827801                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87211.535874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104057.859165                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85333.407844                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104168.238578                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98800.827801                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             165417                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4390                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.680410                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6507627                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4148659                       # number of writebacks
system.l2.writebacks::total                   4148659                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          10693                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         131494                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           9086                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         107085                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              258358                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         10693                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        131494                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          9086                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        107085                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             258358                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2262543                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6919043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3296343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6189415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18667344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2262543                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6919043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3296343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6189415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      6884105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         25551449                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 174907052534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 656176341843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 248487845014                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 587161809817                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1666733049208                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 174907052534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 656176341843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 248487845014                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 587161809817                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 575799260560                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2242532309768                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.709471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.832438                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.774493                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.828175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.803570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.709471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.832438                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.774493                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.828175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.099908                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77305.515314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 94836.286152                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75382.884916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94865.477564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89286.030686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77305.515314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 94836.286152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75382.884916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94865.477564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83641.847497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87765.367427                       # average overall mshr miss latency
system.l2.replacements                       42919325                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4929690                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4929690                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           11                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             11                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4929701                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4929701                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           11                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           11                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     16282432                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16282432                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           84                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             84                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     16282516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16282516                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           84                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           84                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      6884105                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        6884105                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 575799260560                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 575799260560                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83641.847497                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83641.847497                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8098                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3877                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11975                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         21746                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13106                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              34852                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     79031000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     54714000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    133745000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        29844                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        16983                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            46827                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.728656                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.771713                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.744271                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3634.277568                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4174.729132                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3837.512912                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           99                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           39                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             138                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        21647                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13067                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         34714                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    442625994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    264907495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    707533489                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.725338                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.769416                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.741324                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20447.452026                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20273.015612                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20381.790891                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4571                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1224                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5795                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         8512                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         7792                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            16304                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     21311000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     15137500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     36448500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        13083                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         9016                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          22099                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.650615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.864241                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.737771                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2503.641917                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1942.697639                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2235.555692                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           83                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           41                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           124                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         8429                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         7751                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        16180                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    173003968                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    157292983                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    330296951                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.644271                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.859694                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.732160                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20524.850872                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20293.250290                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20413.903028                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           121167                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           146995                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                268162                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         893546                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         794064                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1687610                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  85281202486                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  74227326482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  159508528968                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1014713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       941059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1955772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.880590                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.843798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.862887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95441.311903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93477.763105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94517.411587                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        23872                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        19074                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            42946                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       869674                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       774990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1644664                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  74744845006                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  64917702997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 139662548003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.857064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.823530                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.840928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85945.819935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 83765.858910                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84918.590060                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        915822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        950699                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1866521                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2273236                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3305429                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5578665                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 198252402964                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 282063520956                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 480315923920                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3189058                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4256128                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7445186                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.712824                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.776628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.749298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87211.535874                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85333.407844                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86098.721454                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        10693                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         9086                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         19779                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2262543                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3296343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5558886                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 174907052534                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 248487845014                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 423394897548                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.709471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.774493                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.746642                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77305.515314                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75382.884916                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76165.421912                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1140076                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1030066                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2170142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6156991                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5502436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11659427                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 648382583696                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 581667987726                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1230050571422                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7297067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6532502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13829569                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.843762                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.842317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.843080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105308.353333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105710.995589                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105498.372383                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       107622                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        88011                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       195633                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6049369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5414425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11463794                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 581431496837                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 522244106820                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1103675603657                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.829014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.828844                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.828934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96114.404137                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96454.213849                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96274.898490                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2675                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          797                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3472                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         5309                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         5099                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           10408                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1644500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       736000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2380500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         7984                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         5896                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         13880                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.664955                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.864824                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.749856                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data   309.757016                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   144.342028                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   228.718294                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           36                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           13                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           49                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         5273                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         5086                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        10359                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    102231999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     98822000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    201053999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.660446                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.862619                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.746326                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19387.824578                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19430.200551                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19408.630080                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998447                       # Cycle average of tags in use
system.l2.tags.total_refs                    50957868                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  42922910                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.187195                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.029907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.835291                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.288592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.615304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.740339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.489014                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.641092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.059926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.035759                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.056489                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.027193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.179516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999976                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 399128926                       # Number of tag accesses
system.l2.tags.data_accesses                399128926                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     144802816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     443315072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     210965952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     396558208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    430815936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1626457984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    144802816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    210965952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     355768768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    265514944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       265514944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2262544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6926798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3296343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6196222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6731499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25413406                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4148671                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4148671                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        212500101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        650570893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        309595402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        581954560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    632228241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2386849197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    212500101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    309595402                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        522095502                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      389646789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            389646789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      389646789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       212500101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       650570893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       309595402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       581954560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    632228241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2776495987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3970166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2262503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6652712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3296320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5948287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6704318.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000330336750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       245260                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       245260                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            44227730                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3736836                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25413405                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4148755                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25413405                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4148755                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 549265                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                178589                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            576376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            655788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1492979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            948467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1070016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3913639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3327734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2860061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1607831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1619674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1437251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2064848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1022175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1094766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           582229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           590306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            171548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            252782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            264589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            307756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            281551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            272253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            225441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            261775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            213022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            273850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           242983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           388542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           376566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           181233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           109298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146979                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 792160685225                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               124320700000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1258363310225                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31859.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50609.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16171179                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2630673                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              25413405                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4148755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6342507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4475639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3300077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2550367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1967612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1495236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1164433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  921205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  723357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  563641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 434782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 354740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 227642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 148483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  94582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  55771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  28939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 132232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 202356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 235806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 249405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 254063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 255439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 256181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 258834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 262345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 270612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 260145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 257739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 255619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 253730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 252319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 252207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10032464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    183.942612                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.956914                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   228.554626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5598550     55.80%     55.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2354180     23.47%     79.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       744990      7.43%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       392632      3.91%     90.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       231532      2.31%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       163523      1.63%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        99502      0.99%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        75901      0.76%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       371654      3.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10032464                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       245260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     101.378456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     81.973399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.680256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          17024      6.94%      6.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         72196     29.44%     36.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         53721     21.90%     58.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        37164     15.15%     73.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        22951      9.36%     82.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        15009      6.12%     88.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         9994      4.07%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         7502      3.06%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         4352      1.77%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         2603      1.06%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         1294      0.53%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          736      0.30%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          416      0.17%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          133      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           86      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           37      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           21      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           13      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        245260                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       245260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.187589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.175258                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.663594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           223911     91.30%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4660      1.90%     93.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10787      4.40%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4305      1.76%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1238      0.50%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              274      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               63      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        245260                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1591304960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                35152960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               254090752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1626457920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            265520320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2335.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       372.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2386.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    389.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  681424638998                       # Total gap between requests
system.mem_ctrls.avgGap                      23050.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    144800192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    425773568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    210964480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    380690368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    429076352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    254090752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 212496249.805704861879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 624828497.923498988152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 309593241.714835762978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 558668289.177086949348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 629675378.333148479462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 372881632.023743450642                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2262544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6926798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3296343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6196222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6731498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4148755                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  81138596080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 370475343972                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 112038001612                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 331724273169                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 362987095392                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16910414542117                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35861.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53484.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33988.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53536.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53923.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4076021.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          34661158560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18422861655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         71536231200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10087509060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53791448880.000320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     305025955920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4803119520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       498328284795.002502                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        731.303531                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9953559171                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22754420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 648716714829                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          36970577280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19650339225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        105993728400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10636767900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53791448880.000320                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     307913047530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2371884480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       537327793695.002502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        788.535840                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3602628551                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22754420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 655067645449                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              32732                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16367                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9823188.977821                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   39891731.779138                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16367    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    940327000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16367                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   520648560000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 160776134000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11032833                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11032833                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11032833                       # number of overall hits
system.cpu1.icache.overall_hits::total       11032833                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4544885                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4544885                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4544885                       # number of overall misses
system.cpu1.icache.overall_misses::total      4544885                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 322738660054                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 322738660054                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 322738660054                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 322738660054                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15577718                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15577718                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15577718                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15577718                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.291756                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.291756                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.291756                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.291756                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71011.402941                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71011.402941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71011.402941                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71011.402941                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       490414                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             6258                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    78.365932                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4255672                       # number of writebacks
system.cpu1.icache.writebacks::total          4255672                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       288625                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       288625                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       288625                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       288625                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4256260                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4256260                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4256260                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4256260                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 299612689557                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 299612689557                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 299612689557                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 299612689557                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.273227                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.273227                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.273227                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.273227                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70393.418061                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70393.418061                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70393.418061                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70393.418061                       # average overall mshr miss latency
system.cpu1.icache.replacements               4255672                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11032833                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11032833                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4544885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4544885                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 322738660054                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 322738660054                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15577718                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15577718                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.291756                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.291756                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71011.402941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71011.402941                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       288625                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       288625                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4256260                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4256260                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 299612689557                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 299612689557                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.273227                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.273227                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70393.418061                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70393.418061                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994900                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15325160                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4256292                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.600589                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994900                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999841                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999841                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         35411696                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        35411696                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     39935011                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        39935011                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     39935011                       # number of overall hits
system.cpu1.dcache.overall_hits::total       39935011                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16772481                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16772481                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16772481                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16772481                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1350612708756                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1350612708756                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1350612708756                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1350612708756                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56707492                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56707492                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56707492                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56707492                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.295772                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.295772                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.295772                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.295772                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80525.517290                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80525.517290                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80525.517290                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80525.517290                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    145549410                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        44278                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2343244                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            652                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.114492                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.911043                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7541028                       # number of writebacks
system.cpu1.dcache.writebacks::total          7541028                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9100382                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9100382                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9100382                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9100382                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7672099                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7672099                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7672099                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7672099                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 681163722113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 681163722113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 681163722113                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 681163722113                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.135293                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.135293                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.135293                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.135293                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88784.532383                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88784.532383                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88784.532383                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88784.532383                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7541027                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32770548                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32770548                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     14110190                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     14110190                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1171081925500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1171081925500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     46880738                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     46880738                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.300981                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.300981                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82995.475291                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82995.475291                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7441715                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7441715                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6668475                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6668475                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 603107493500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 603107493500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.142243                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.142243                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90441.591743                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90441.591743                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7164463                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7164463                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2662291                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2662291                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 179530783256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 179530783256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9826754                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9826754                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.270923                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.270923                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67434.695627                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67434.695627                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1658667                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1658667                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1003624                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1003624                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78056228613                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78056228613                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102132                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102132                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 77774.374281                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77774.374281                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       557897                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       557897                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        73526                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        73526                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4020324000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4020324000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       631423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       631423                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.116445                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.116445                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54678.943503                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54678.943503                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        39623                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        39623                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        33903                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        33903                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2501336500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2501336500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.053693                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.053693                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 73779.208330                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73779.208330                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       541682                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       541682                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        42516                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        42516                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    406534500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    406534500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       584198                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       584198                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.072777                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.072777                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9561.917866                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9561.917866                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        42504                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        42504                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    364168500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    364168500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.072756                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.072756                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8567.864201                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8567.864201                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      3463000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3463000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      3325000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3325000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       116085                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         116085                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        49906                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        49906                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    804479484                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    804479484                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       165991                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       165991                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.300655                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.300655                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 16119.895083                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 16119.895083                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          104                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          104                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        49802                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        49802                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    750962984                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    750962984                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.300028                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.300028                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 15078.972411                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 15078.972411                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.750019                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48979947                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7687688                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.371219                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.750019                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992188                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992188                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        123865867                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       123865867                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 681424694000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21599123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9078360                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18402821                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        38770676                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11941157                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          152623                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         84280                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         236903                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          193                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          193                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2016500                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2016503                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7445588                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14153534                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        13880                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        13880                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9566794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     25332764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     12768059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22844851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70512468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    408157824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1066190720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    544755136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    960932416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2980036096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        55413768                       # Total snoops (count)
system.tol2bus.snoopTraffic                 290173312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         78727745                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.300348                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498433                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               56589375     71.88%     71.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1               20631063     26.21%     98.09% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1507225      1.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     82      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           78727745                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46933617614                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12809250099                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4791439063                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11589652247                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6391174894                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16509                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
