Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Dec  7 09:07:29 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_36_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 Delay1No28_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.813ns (23.572%)  route 2.636ns (76.428%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 6.225 - 4.000 ) 
    Source Clock Delay      (SCD):    2.815ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.864ns (routing 0.711ns, distribution 1.153ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.646ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=55077, routed)       1.864     2.815    Delay1No28_instance/clk_IBUF_BUFG
    SLICE_X116Y341       FDCE                                         r  Delay1No28_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y341       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.894 r  Delay1No28_instance/Y_reg[8]/Q
                         net (fo=4, routed)           1.149     4.043    Delay1No28_instance/Q[8]
    SLICE_X131Y359       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     4.094 r  Delay1No28_instance/geqOp_carry_i_12__3/O
                         net (fo=1, routed)           0.007     4.101    Sum10_5_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X131Y359       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.254 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.280    Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X131Y360       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.295 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.321    Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X131Y361       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.373 r  Sum10_5_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.308     4.681    Delay1No29_instance/CO[0]
    SLICE_X129Y364       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     4.749 f  Delay1No29_instance/shiftedFracY_d1[12]_i_4__3/O
                         net (fo=3, routed)           0.147     4.896    Delay1No28_instance/Y_reg[23]_0[0]
    SLICE_X129Y363       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.021 f  Delay1No28_instance/shiftedFracY_d1[32]_i_9__3/O
                         net (fo=3, routed)           0.142     5.163    Delay1No28_instance/shiftedFracY_d1[32]_i_9__3_n_0
    SLICE_X132Y363       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     5.260 r  Delay1No28_instance/shiftedFracY_d1[45]_i_4__3/O
                         net (fo=31, routed)          0.239     5.499    Delay1No29_instance/Y_reg[23]_0
    SLICE_X130Y357       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.549 r  Delay1No29_instance/shiftedFracY_d1[15]_i_2__3/O
                         net (fo=4, routed)           0.259     5.808    Delay1No28_instance/level2[2]
    SLICE_X132Y359       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.123     5.931 r  Delay1No28_instance/shiftedFracY_d1[3]_i_1__3/O
                         net (fo=2, routed)           0.333     6.264    Sum10_5_impl_instance/FPAddSubOp_instance/level4__0[3]
    SLICE_X131Y361       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=55077, routed)       1.565     6.225    Sum10_5_impl_instance/FPAddSubOp_instance/clk
    SLICE_X131Y361       FDRE                                         r  Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/C
                         clock pessimism              0.360     6.585    
                         clock uncertainty           -0.035     6.549    
    SLICE_X131Y361       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.574    Sum10_5_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.574    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  0.311    




