 
****************************************
Report : area
Design : benes_simple_seq
Version: J-2014.09-SP3
Date   : Sat Jun 19 11:54:49 2021
****************************************

Library(s) Used:

    tcbn28hpcplusbwp30p140tt0p8v25c (File: /usr/scratch/DRBE-shared/TSMC-library/IP/TSMC28_STD_CELLS/custom_utils_ck/tsmc_ip/tcbn28hpcplusbwp30p140/nldm/tcbn28hpcplusbwp30p140tt0p8v25c.db)

Number of ports:                        42499
Number of nets:                        403406
Number of cells:                        94923
Number of combinational cells:          20939
Number of sequential cells:             69632
Number of macros/black boxes:               0
Number of buf/inv:                      20939
Number of references:                    4361

Combinational area:             376467.333938
Buf/Inv area:                   134529.192754
Noncombinational area:          683397.910576
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               1059865.244514
Total area:                 undefined
1
