Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec  4 16:44:02 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SP_OV_wrapper_timing_summary_routed.rpt -pb SP_OV_wrapper_timing_summary_routed.pb -rpx SP_OV_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SP_OV_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.511    -6683.178                   1609                11771        0.052        0.000                      0                11771        0.067        0.000                       0                  5902  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk_fpga_0                    {0.000 5.000}        10.000          100.000         
sys_clock                     {0.000 4.000}        8.000           125.000         
  clk_out1_SP_OV_TIMER_CLK_0  {0.000 1.111}        2.222           450.000         
  clk_out1_SP_OV_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clkfbout_SP_OV_TIMER_CLK_0  {0.000 20.000}       40.000          25.000          
  clkfbout_SP_OV_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                          0.816        0.000                      0                 9741        0.052        0.000                      0                 9741        4.020        0.000                       0                  4916  
sys_clock                                                                                                                                                                       2.000        0.000                       0                     2  
  clk_out1_SP_OV_TIMER_CLK_0       -5.004    -1403.305                    623                  904        0.056        0.000                      0                  904        0.067        0.000                       0                   708  
  clk_out1_SP_OV_clk_wiz_0_0        2.984        0.000                      0                  268        0.264        0.000                      0                  268        3.500        0.000                       0                   270  
  clkfbout_SP_OV_TIMER_CLK_0                                                                                                                                                   37.845        0.000                       0                     3  
  clkfbout_SP_OV_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_SP_OV_TIMER_CLK_0  clk_fpga_0                       -4.866       -4.866                      1                    1        1.447        0.000                      0                    1  
clk_fpga_0                  clk_out1_SP_OV_TIMER_CLK_0       -6.511    -4736.659                    853                  853        1.527        0.000                      0                  853  
clk_fpga_0                  clk_out1_SP_OV_clk_wiz_0_0       -5.034    -1722.247                    392                  392        1.654        0.000                      0                  392  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.872ns  (logic 1.450ns (16.343%)  route 7.422ns (83.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=24, routed)          7.422    11.903    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[31]
    SLICE_X28Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.523    12.702    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)       -0.058    12.719    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.825ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 1.450ns (16.425%)  route 7.378ns (83.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=24, routed)          7.378    11.859    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[31]
    SLICE_X29Y55         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.525    12.704    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y55         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X29Y55         FDSE (Setup_fdse_C_D)       -0.095    12.684    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.636ns  (logic 1.450ns (16.790%)  route 7.186ns (83.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=22, routed)          7.186    11.667    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[20]
    SLICE_X27Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.519    12.698    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)       -0.081    12.692    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -11.667    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.149ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.521ns  (logic 1.450ns (17.017%)  route 7.071ns (82.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=24, routed)          7.071    11.552    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_wdata[31]
    SLICE_X32Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.478    12.657    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X32Y57         FDRE (Setup_fdre_C_D)       -0.031    12.701    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.497ns  (logic 1.450ns (17.065%)  route 7.047ns (82.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=23, routed)          7.047    11.528    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[2]
    SLICE_X28Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.524    12.703    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                         clock pessimism              0.229    12.932    
                         clock uncertainty           -0.154    12.778    
    SLICE_X28Y57         FDRE (Setup_fdre_C_D)       -0.061    12.717    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -11.528    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 1.450ns (17.457%)  route 6.856ns (82.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=24, routed)          6.856    11.337    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_wdata[31]
    SLICE_X51Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.466    12.645    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X51Y56         FDRE (Setup_fdre_C_D)       -0.067    12.553    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.370ns  (logic 1.450ns (17.324%)  route 6.920ns (82.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=24, routed)          6.920    11.401    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_wdata[31]
    SLICE_X32Y53         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.479    12.658    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y53         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y53         FDSE (Setup_fdse_C_D)       -0.031    12.702    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -11.401    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.395ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.258ns  (logic 1.450ns (17.559%)  route 6.808ns (82.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=22, routed)          6.808    11.289    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_wdata[20]
    SLICE_X31Y54         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.525    12.704    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y54         FDSE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[11]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X31Y54         FDSE (Setup_fdse_C_D)       -0.095    12.684    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio_OE_reg[11]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 1.306ns (17.237%)  route 6.271ns (82.763%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.635     2.929    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y77         FDRE                                         r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.456     3.385 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=108, routed)         1.461     4.846    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X40Y71         LUT4 (Prop_lut4_I2_O)        0.152     4.998 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=11, routed)          1.013     6.011    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2_0
    SLICE_X38Y70         LUT6 (Prop_lut6_I1_O)        0.326     6.337 f  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.694     7.031    SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg_1
    SLICE_X37Y77         LUT5 (Prop_lut5_I4_O)        0.124     7.155 r  SP_OV_i/axi_interconnect_0/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.405     8.560    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X36Y113        LUT6 (Prop_lut6_I0_O)        0.124     8.684 f  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.641     9.325    SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/skid_buffer_reg[61]
    SLICE_X33Y110        LUT5 (Prop_lut5_I4_O)        0.124     9.449 r  SP_OV_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.057    10.506    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.562    12.742    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.229    12.971    
                         clock uncertainty           -0.154    12.817    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.934    SP_OV_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 1.450ns (18.004%)  route 6.604ns (81.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.737     3.031    SP_OV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  SP_OV_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=36, routed)          6.604    11.084    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/s_axi_wdata[0]
    SLICE_X48Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.478    12.657    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X48Y99         FDRE (Setup_fdre_C_D)       -0.062    12.670    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.670    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  1.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/ip2bus_data_i_D1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.591%)  route 0.224ns (61.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.551     0.887    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/ip2bus_data_i_D1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/ip2bus_data_i_D1_reg[17]/Q
                         net (fo=1, routed)           0.224     1.252    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[14]
    SLICE_X47Y88         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.822     1.188    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y88         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.047     1.200    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/ip2bus_data_i_D1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.076%)  route 0.250ns (63.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.551     0.887    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/s_axi_aclk
    SLICE_X52Y90         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/ip2bus_data_i_D1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/ip2bus_data_i_D1_reg[15]/Q
                         net (fo=1, routed)           0.250     1.277    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[16]
    SLICE_X47Y88         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.822     1.188    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y88         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X47Y88         FDRE (Hold_fdre_C_D)         0.072     1.225    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.603%)  route 0.230ns (58.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.629     0.965    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/s_axi_aclk
    SLICE_X50Y116        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDRE (Prop_fdre_C_Q)         0.164     1.129 r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[22]/Q
                         net (fo=1, routed)           0.230     1.359    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[9]
    SLICE_X47Y115        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.904     1.270    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y115        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X47Y115        FDRE (Hold_fdre_C_D)         0.075     1.306    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.697%)  route 0.223ns (61.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.547     0.883    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.223     1.247    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio2_io_o[10]
    SLICE_X50Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.811     1.177    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.052     1.194    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.225%)  route 0.248ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.265ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.625     0.961    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/s_axi_aclk
    SLICE_X52Y120        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y120        FDRE (Prop_fdre_C_Q)         0.141     1.102 r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.248     1.350    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[0]
    SLICE_X47Y120        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.899     1.265    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y120        FDRE                                         r  SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.039     1.226    
    SLICE_X47Y120        FDRE (Hold_fdre_C_D)         0.070     1.296    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/axi_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.522%)  route 0.196ns (60.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.547     0.883    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y69         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.128     1.011 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.196     1.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio2_io_o[25]
    SLICE_X50Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.811     1.177    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[6].reg3_reg[6]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.010     1.152    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[6].reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.421%)  route 0.223ns (54.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.563     0.899    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y47         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio_Data_In_reg[25]/Q
                         net (fo=1, routed)           0.223     1.263    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/gpio_Data_In[25]
    SLICE_X39Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.308 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1[25]_i_1/O
                         net (fo=1, routed)           0.000     1.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1[25]_i_1_n_0
    SLICE_X39Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.825     1.191    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.092     1.253    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[25].reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.984%)  route 0.251ns (64.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.546     0.882    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X51Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y67         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[12]/Q
                         net (fo=1, routed)           0.251     1.273    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[19]
    SLICE_X43Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.816     1.182    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y67         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X43Y67         FDRE (Hold_fdre_C_D)         0.070     1.217    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.687%)  route 0.334ns (70.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.557     0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y98         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.334     1.368    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/gpio2_io_o[21]
    SLICE_X49Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.909     1.275    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y107        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/C
                         clock pessimism             -0.035     1.240    
    SLICE_X49Y107        FDRE (Hold_fdre_C_D)         0.071     1.311    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[10].reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.432%)  route 0.223ns (54.568%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.563     0.899    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y49         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/Q
                         net (fo=1, routed)           0.223     1.263    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/gpio_Data_In[2]
    SLICE_X45Y55         LUT5 (Prop_lut5_I0_O)        0.045     1.308 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.308    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[2]_i_1_n_0
    SLICE_X45Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.824     1.190    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]/C
                         clock pessimism             -0.030     1.160    
    SLICE_X45Y55         FDRE (Hold_fdre_C_D)         0.091     1.251    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X49Y95    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y95    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y107   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y100   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y114   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/gpio_xferAck_Reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y114   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/iGPIO_xferAck_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y102   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y102   SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y91    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/ip2bus_data_i_D1_reg[11]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y108   SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y108   SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X62Y68    SP_OV_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y95    SP_OV_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_TIMER_CLK_0
  To Clock:  clk_out1_SP_OV_TIMER_CLK_0

Setup :          623  Failing Endpoints,  Worst Slack       -5.004ns,  Total Violation    -1403.305ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.004ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.262ns (49.584%)  route 3.317ns (50.416%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 0.519 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.831    -0.885    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           0.981     0.515    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X53Y101        LUT1 (Prop_lut1_I0_O)        0.299     0.814 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.814    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.364    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.478 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.478    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.592 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.592    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.706 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.706    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.820    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.173 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.934     3.107    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[27]
    SLICE_X51Y103        LUT6 (Prop_lut6_I1_O)        0.302     3.409 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.409    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.979 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.701     4.679    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.313     4.992 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.701     5.693    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.466     0.519    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X53Y95         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[31]/C
                         clock pessimism              0.466     0.986    
                         clock uncertainty           -0.091     0.894    
    SLICE_X53Y95         FDRE (Setup_fdre_C_CE)      -0.205     0.689    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 -5.004    

Slack (VIOLATED) :        -5.004ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.262ns (49.584%)  route 3.317ns (50.416%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 0.519 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.831    -0.885    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           0.981     0.515    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X53Y101        LUT1 (Prop_lut1_I0_O)        0.299     0.814 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.814    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.364    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.478 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.478    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.592 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.592    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.706 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.706    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.820    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.173 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.934     3.107    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[27]
    SLICE_X51Y103        LUT6 (Prop_lut6_I1_O)        0.302     3.409 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.409    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.979 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.701     4.679    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.313     4.992 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.701     5.693    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.466     0.519    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X53Y95         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[3]/C
                         clock pessimism              0.466     0.986    
                         clock uncertainty           -0.091     0.894    
    SLICE_X53Y95         FDRE (Setup_fdre_C_CE)      -0.205     0.689    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 -5.004    

Slack (VIOLATED) :        -5.004ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.262ns (49.584%)  route 3.317ns (50.416%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 0.519 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.831    -0.885    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           0.981     0.515    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X53Y101        LUT1 (Prop_lut1_I0_O)        0.299     0.814 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.814    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.364    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.478 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.478    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.592 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.592    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.706 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.706    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.820    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.173 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.934     3.107    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[27]
    SLICE_X51Y103        LUT6 (Prop_lut6_I1_O)        0.302     3.409 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.409    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.979 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.701     4.679    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.313     4.992 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.701     5.693    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.466     0.519    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X53Y95         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[5]/C
                         clock pessimism              0.466     0.986    
                         clock uncertainty           -0.091     0.894    
    SLICE_X53Y95         FDRE (Setup_fdre_C_CE)      -0.205     0.689    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 -5.004    

Slack (VIOLATED) :        -5.004ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 3.262ns (49.584%)  route 3.317ns (50.416%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 0.519 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.831    -0.885    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           0.981     0.515    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X53Y101        LUT1 (Prop_lut1_I0_O)        0.299     0.814 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.814    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.364    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.478 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.478    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.592 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.592    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.706 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.706    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.820    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.173 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.934     3.107    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[27]
    SLICE_X51Y103        LUT6 (Prop_lut6_I1_O)        0.302     3.409 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.409    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.979 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.701     4.679    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.313     4.992 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.701     5.693    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.466     0.519    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X53Y95         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[6]/C
                         clock pessimism              0.466     0.986    
                         clock uncertainty           -0.091     0.894    
    SLICE_X53Y95         FDRE (Setup_fdre_C_CE)      -0.205     0.689    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 -5.004    

Slack (VIOLATED) :        -4.993ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 3.262ns (49.146%)  route 3.375ns (50.854%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 0.589 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.831    -0.885    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           0.981     0.515    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X53Y101        LUT1 (Prop_lut1_I0_O)        0.299     0.814 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.814    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.364    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.478 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.478    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.592 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.592    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.706 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.706    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.820    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.173 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.934     3.107    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[27]
    SLICE_X51Y103        LUT6 (Prop_lut6_I1_O)        0.302     3.409 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.409    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.979 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.701     4.679    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.313     4.992 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.760     5.752    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.536     0.589    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X55Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[11]/C
                         clock pessimism              0.466     1.056    
                         clock uncertainty           -0.091     0.964    
    SLICE_X55Y96         FDRE (Setup_fdre_C_CE)      -0.205     0.759    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -4.993    

Slack (VIOLATED) :        -4.993ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 3.262ns (49.146%)  route 3.375ns (50.854%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.633ns = ( 0.589 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.831    -0.885    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           0.981     0.515    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X53Y101        LUT1 (Prop_lut1_I0_O)        0.299     0.814 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.814    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.364    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.478 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.478    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.592 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.592    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.706 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.706    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.820    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.173 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.934     3.107    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[27]
    SLICE_X51Y103        LUT6 (Prop_lut6_I1_O)        0.302     3.409 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.409    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.979 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.701     4.679    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.313     4.992 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.760     5.752    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.536     0.589    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X55Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[8]/C
                         clock pessimism              0.466     1.056    
                         clock uncertainty           -0.091     0.964    
    SLICE_X55Y96         FDRE (Setup_fdre_C_CE)      -0.205     0.759    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                 -4.993    

Slack (VIOLATED) :        -4.850ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 3.262ns (50.213%)  route 3.234ns (49.787%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 0.591 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.831    -0.885    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           0.981     0.515    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X53Y101        LUT1 (Prop_lut1_I0_O)        0.299     0.814 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.814    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.364    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.478 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.478    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.592 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.592    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.706 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.706    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.820    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.173 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.934     3.107    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[27]
    SLICE_X51Y103        LUT6 (Prop_lut6_I1_O)        0.302     3.409 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.409    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.979 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.701     4.679    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.313     4.992 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.619     5.611    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X57Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.538     0.591    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X57Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[29]/C
                         clock pessimism              0.466     1.058    
                         clock uncertainty           -0.091     0.966    
    SLICE_X57Y99         FDRE (Setup_fdre_C_CE)      -0.205     0.761    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[29]
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 -4.850    

Slack (VIOLATED) :        -4.850ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 3.262ns (50.213%)  route 3.234ns (49.787%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 0.591 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.831    -0.885    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           0.981     0.515    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X53Y101        LUT1 (Prop_lut1_I0_O)        0.299     0.814 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.814    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.364    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.478 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.478    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.592 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.592    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.706 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.706    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.820    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.173 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.934     3.107    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[27]
    SLICE_X51Y103        LUT6 (Prop_lut6_I1_O)        0.302     3.409 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.409    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.979 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.701     4.679    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.313     4.992 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.619     5.611    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X57Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.538     0.591    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X57Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[4]/C
                         clock pessimism              0.466     1.058    
                         clock uncertainty           -0.091     0.966    
    SLICE_X57Y99         FDRE (Setup_fdre_C_CE)      -0.205     0.761    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 -4.850    

Slack (VIOLATED) :        -4.850ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 3.262ns (50.213%)  route 3.234ns (49.787%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 0.591 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.831    -0.885    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           0.981     0.515    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X53Y101        LUT1 (Prop_lut1_I0_O)        0.299     0.814 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.814    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.364    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.478 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.478    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.592 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.592    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.706 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.706    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.820    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.173 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.934     3.107    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[27]
    SLICE_X51Y103        LUT6 (Prop_lut6_I1_O)        0.302     3.409 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.409    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.979 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.701     4.679    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.313     4.992 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.619     5.611    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X57Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.538     0.591    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X57Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[8]/C
                         clock pessimism              0.466     1.058    
                         clock uncertainty           -0.091     0.966    
    SLICE_X57Y99         FDRE (Setup_fdre_C_CE)      -0.205     0.761    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 -4.850    

Slack (VIOLATED) :        -4.850ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@2.222ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        6.496ns  (logic 3.262ns (50.213%)  route 3.234ns (49.787%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 0.591 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.885ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285     2.736    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.831    -0.885    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y104        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.419    -0.466 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2_reg[2]/Q
                         net (fo=4, routed)           0.981     0.515    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[2]
    SLICE_X53Y101        LUT1 (Prop_lut1_I0_O)        0.299     0.814 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.814    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry_i_3__1_n_0
    SLICE_X53Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.364 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.364    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry_n_0
    SLICE_X53Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.478 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.478    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__0_n_0
    SLICE_X53Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.592 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.592    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__1_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.706 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.706    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__2_n_0
    SLICE_X53Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.820 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.820    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__3_n_0
    SLICE_X53Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.934 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__4_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.173 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp_inferred__1/i__carry__5/O[2]
                         net (fo=1, routed)           0.934     3.107    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/minusOp2_in[27]
    SLICE_X51Y103        LUT6 (Prop_lut6_I1_O)        0.302     3.409 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2/O
                         net (fo=1, routed)           0.000     3.409    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/i__carry__1_i_2__2_n_0
    SLICE_X51Y103        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.979 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs0_inferred__1/i__carry__1/CO[2]
                         net (fo=2, routed)           0.701     4.679    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTs03_out
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.313     4.992 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1/O
                         net (fo=64, routed)          0.619     5.611    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM2[31]_i_1_n_0
    SLICE_X57Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     4.765    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.538     0.591    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X57Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[9]/C
                         clock pessimism              0.466     1.058    
                         clock uncertainty           -0.091     0.966    
    SLICE_X57Y99         FDRE (Setup_fdre_C_CE)      -0.205     0.761    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 -4.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.557    -0.674    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/Q
                         net (fo=6, routed)           0.117    -0.416    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[24]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.219 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.218    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.164 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.164    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[28]
    SLICE_X43Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.578    -0.653    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y98         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=6, routed)           0.120    -0.392    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.232 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.232    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.193 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.192    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.138 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.138    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[16]
    SLICE_X59Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.934    -0.806    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism              0.504    -0.302    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.105    -0.197    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.556    -0.675    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y98         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=9, routed)           0.120    -0.414    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.254 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.254    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.215 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.214    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.160 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.160    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[8]
    SLICE_X49Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.557    -0.674    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/Q
                         net (fo=6, routed)           0.117    -0.416    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[24]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.219 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.218    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.153 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.153    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[30]
    SLICE_X43Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.578    -0.653    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y98         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=6, routed)           0.120    -0.392    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.232 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.232    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.193 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.192    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.127 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.127    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[18]
    SLICE_X59Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.934    -0.806    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                         clock pessimism              0.504    -0.302    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.105    -0.197    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.556    -0.675    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y98         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=9, routed)           0.120    -0.414    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.254 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.254    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.215 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.214    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.149 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.149    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[10]
    SLICE_X49Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.557    -0.674    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/Q
                         net (fo=6, routed)           0.117    -0.416    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[24]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.219 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.218    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.128 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.128    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[29]
    SLICE_X43Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.557    -0.674    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/Q
                         net (fo=6, routed)           0.117    -0.416    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[24]
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.219 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.218    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.128 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.128    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[31]
    SLICE_X43Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X43Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X43Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.578    -0.653    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y98         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=6, routed)           0.120    -0.392    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.232 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.232    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.193 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.192    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.102 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.102    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[17]
    SLICE_X59Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.934    -0.806    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism              0.504    -0.302    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.105    -0.197    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.578    -0.653    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y98         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.512 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=6, routed)           0.120    -0.392    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X59Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.232 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.232    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X59Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.193 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.192    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X59Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.102 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.102    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[19]
    SLICE_X59Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.934    -0.806    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X59Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism              0.504    -0.302    
    SLICE_X59Y100        FDRE (Hold_fdre_C_D)         0.105    -0.197    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CR_3/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_TIMER_CLK_0
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.222       0.067      BUFGCTRL_X0Y17   SP_OV_i/REF_CLK/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.222       0.973      MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         2.222       1.222      SLICE_X62Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH0_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         2.222       1.222      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X65Y118    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X65Y118    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X65Y118    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X65Y119    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X65Y119    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X65Y119    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.222       211.138    MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X62Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH0_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y118    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y118    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y118    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y119    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y119    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y119    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y119    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X62Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH0_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         1.111       0.611      SLICE_X64Y121    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/LCH1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y118    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y118    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y118    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y119    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y119    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y119    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y119    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X65Y120    SP_OV_i/CT_AXI_PERIPH_wrapper_0/U0/CT_AXI_PERIPH_i/CT_CTRL_0/U0/TCTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_clk_wiz_0_0
  To Clock:  clk_out1_SP_OV_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.984ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.658ns (35.148%)  route 3.059ns (64.852%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 6.477 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.653    -0.872    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X34Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.124     0.769    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.893 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     0.893    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_7__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.443 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.443    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.557 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.671 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.671    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.785 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.275     3.060    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.184 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.661     3.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X32Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479     6.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X32Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[0]/C
                         clock pessimism              0.590     7.068    
                         clock uncertainty           -0.069     6.998    
    SLICE_X32Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.829    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -3.845    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.658ns (35.148%)  route 3.059ns (64.852%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 6.477 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.653    -0.872    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X34Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.124     0.769    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.893 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     0.893    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_7__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.443 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.443    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.557 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.671 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.671    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.785 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.275     3.060    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.184 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.661     3.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X32Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479     6.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X32Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[31]/C
                         clock pessimism              0.590     7.068    
                         clock uncertainty           -0.069     6.998    
    SLICE_X32Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.829    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[31]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -3.845    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.658ns (35.148%)  route 3.059ns (64.852%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 6.477 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.653    -0.872    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X34Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.124     0.769    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.893 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     0.893    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_7__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.443 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.443    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.557 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.671 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.671    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.785 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.275     3.060    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.184 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.661     3.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X32Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479     6.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X32Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[5]/C
                         clock pessimism              0.590     7.068    
                         clock uncertainty           -0.069     6.998    
    SLICE_X32Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.829    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[5]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -3.845    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.658ns (35.148%)  route 3.059ns (64.852%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 6.477 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.653    -0.872    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X34Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.354 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.124     0.769    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.893 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_7__0/O
                         net (fo=1, routed)           0.000     0.893    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_i_7__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.443 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.443    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry_n_0
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.557 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__0_n_0
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.671 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.671    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__1_n_0
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.785 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.275     3.060    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim1_carry__2_n_0
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.124     3.184 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0/O
                         net (fo=32, routed)          0.661     3.845    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim[31]_i_1__0_n_0
    SLICE_X32Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479     6.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X32Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[7]/C
                         clock pessimism              0.590     7.068    
                         clock uncertainty           -0.069     6.998    
    SLICE_X32Y56         FDRE (Setup_fdre_C_CE)      -0.169     6.829    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[7]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -3.845    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.732ns (37.182%)  route 2.926ns (62.818%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 6.518 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.698    -0.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X29Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/Q
                         net (fo=2, routed)           1.125     0.717    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[3]
    SLICE_X27Y55         LUT4 (Prop_lut4_I0_O)        0.297     1.014 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     1.014    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_7__2_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.564 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.564    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.678 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.678    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.792 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.792    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.906 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.273     3.179    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.124     3.303 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.528     3.831    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X27Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.520     6.518    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]/C
                         clock pessimism              0.590     7.109    
                         clock uncertainty           -0.069     7.039    
    SLICE_X27Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.834    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.732ns (37.182%)  route 2.926ns (62.818%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 6.518 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.698    -0.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X29Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/Q
                         net (fo=2, routed)           1.125     0.717    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[3]
    SLICE_X27Y55         LUT4 (Prop_lut4_I0_O)        0.297     1.014 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     1.014    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_7__2_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.564 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.564    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.678 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.678    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.792 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.792    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.906 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.273     3.179    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.124     3.303 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.528     3.831    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X27Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.520     6.518    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]/C
                         clock pessimism              0.590     7.109    
                         clock uncertainty           -0.069     7.039    
    SLICE_X27Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.834    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[10]
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.732ns (37.182%)  route 2.926ns (62.818%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 6.518 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.698    -0.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X29Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/Q
                         net (fo=2, routed)           1.125     0.717    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[3]
    SLICE_X27Y55         LUT4 (Prop_lut4_I0_O)        0.297     1.014 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     1.014    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_7__2_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.564 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.564    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.678 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.678    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.792 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.792    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.906 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.273     3.179    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.124     3.303 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.528     3.831    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X27Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.520     6.518    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/C
                         clock pessimism              0.590     7.109    
                         clock uncertainty           -0.069     7.039    
    SLICE_X27Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.834    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.732ns (37.182%)  route 2.926ns (62.818%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 6.518 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.698    -0.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X29Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/Q
                         net (fo=2, routed)           1.125     0.717    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[3]
    SLICE_X27Y55         LUT4 (Prop_lut4_I0_O)        0.297     1.014 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     1.014    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_7__2_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.564 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.564    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.678 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.678    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.792 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.792    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.906 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.273     3.179    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.124     3.303 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.528     3.831    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X27Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.520     6.518    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]/C
                         clock pessimism              0.590     7.109    
                         clock uncertainty           -0.069     7.039    
    SLICE_X27Y58         FDRE (Setup_fdre_C_CE)      -0.205     6.834    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 1.732ns (37.193%)  route 2.925ns (62.807%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 6.518 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.698    -0.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X29Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/Q
                         net (fo=2, routed)           1.125     0.717    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[3]
    SLICE_X27Y55         LUT4 (Prop_lut4_I0_O)        0.297     1.014 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     1.014    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_7__2_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.564 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.564    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.678 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.678    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.792 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.792    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.906 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.273     3.179    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.124     3.303 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.527     3.829    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X27Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.520     6.518    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/C
                         clock pessimism              0.590     7.109    
                         clock uncertainty           -0.069     7.039    
    SLICE_X27Y57         FDRE (Setup_fdre_C_CE)      -0.205     6.834    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@8.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 1.732ns (37.193%)  route 2.925ns (62.807%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 6.518 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.590ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.440     2.891    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.515 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.626    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.525 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.698    -0.827    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X29Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.408 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[3]/Q
                         net (fo=2, routed)           1.125     0.717    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg_n_0_[3]
    SLICE_X27Y55         LUT4 (Prop_lut4_I0_O)        0.297     1.014 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_7__2/O
                         net (fo=1, routed)           0.000     1.014    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_i_7__2_n_0
    SLICE_X27Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.564 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.564    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry_n_0
    SLICE_X27Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.678 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.678    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__0_n_0
    SLICE_X27Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.792 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.792    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__1_n_0
    SLICE_X27Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.906 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.273     3.179    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim1_carry__2_n_0
    SLICE_X29Y56         LUT4 (Prop_lut4_I1_O)        0.124     3.303 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2/O
                         net (fo=32, routed)          0.527     3.829    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim[31]_i_1__2_n_0
    SLICE_X27Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    10.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500     3.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     4.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.520     6.518    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]/C
                         clock pessimism              0.590     7.109    
                         clock uncertainty           -0.069     7.039    
    SLICE_X27Y57         FDRE (Setup_fdre_C_CE)      -0.205     6.834    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                          6.834    
                         arrival time                          -3.829    
  -------------------------------------------------------------------
                         slack                                  3.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.552    -0.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.368    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[7]
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.260 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.260    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1_n_4
    SLICE_X47Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.818    -0.866    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
                         clock pessimism              0.237    -0.629    
    SLICE_X47Y65         FDRE (Hold_fdre_C_D)         0.105    -0.524    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.558    -0.623    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X34Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[18]/Q
                         net (fo=4, routed)           0.127    -0.332    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[18]
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.222 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.222    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[16]_i_1__0_n_5
    SLICE_X34Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.825    -0.859    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X34Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[18]/C
                         clock pessimism              0.236    -0.623    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.134    -0.489    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.573    -0.608    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X26Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[14]/Q
                         net (fo=4, routed)           0.127    -0.317    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[14]
    SLICE_X26Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.207    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[12]_i_1__2_n_5
    SLICE_X26Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.843    -0.841    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X26Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[14]/C
                         clock pessimism              0.233    -0.608    
    SLICE_X26Y55         FDRE (Hold_fdre_C_D)         0.134    -0.474    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.573    -0.608    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X26Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.444 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[18]/Q
                         net (fo=4, routed)           0.127    -0.317    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[18]
    SLICE_X26Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.207 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[16]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.207    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[16]_i_1__2_n_5
    SLICE_X26Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.843    -0.841    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X26Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[18]/C
                         clock pessimism              0.233    -0.608    
    SLICE_X26Y56         FDRE (Hold_fdre_C_D)         0.134    -0.474    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.559    -0.622    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X34Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/Q
                         net (fo=4, routed)           0.127    -0.331    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]
    SLICE_X34Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.221 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.221    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[0]_i_1__0_n_5
    SLICE_X34Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.826    -0.858    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X34Y51         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]/C
                         clock pessimism              0.236    -0.622    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134    -0.488    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.574    -0.607    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X26Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[2]/Q
                         net (fo=4, routed)           0.127    -0.316    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[2]
    SLICE_X26Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.206 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.206    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]_i_1__2_n_5
    SLICE_X26Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.844    -0.840    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X26Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[2]/C
                         clock pessimism              0.233    -0.607    
    SLICE_X26Y52         FDRE (Hold_fdre_C_D)         0.134    -0.473    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.552    -0.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/Q
                         net (fo=4, routed)           0.117    -0.371    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]
    SLICE_X47Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.256 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.256    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1_n_7
    SLICE_X47Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.818    -0.866    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y65         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
                         clock pessimism              0.237    -0.629    
    SLICE_X47Y65         FDRE (Hold_fdre_C_D)         0.105    -0.524    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.635ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.546    -0.635    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.494 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/Q
                         net (fo=4, routed)           0.117    -0.377    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[28]
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.262 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.262    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[28]_i_1_n_7
    SLICE_X47Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.812    -0.872    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y71         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
                         clock pessimism              0.237    -0.635    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.105    -0.530    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.551    -0.630    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y66         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/Q
                         net (fo=4, routed)           0.122    -0.367    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
    SLICE_X47Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.256 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.256    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1_n_5
    SLICE_X47Y66         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.817    -0.867    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y66         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
                         clock pessimism              0.237    -0.630    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.105    -0.525    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.489     0.708    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.736 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.207    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.552    -0.629    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=4, routed)           0.122    -0.366    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.255 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.255    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[0]_i_1_n_5
    SLICE_X47Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.819    -0.865    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                         clock pessimism              0.236    -0.629    
    SLICE_X47Y64         FDRE (Hold_fdre_C_D)         0.105    -0.524    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SP_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   SP_OV_i/TIMER_CLK/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y18      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y17      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_2/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X1Y18      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_3/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y20      SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X47Y67     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X34Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/CLK_EN_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X52Y58     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_2/U0/CLK_EN_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X28Y56     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_3/U0/CLK_EN_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X47Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X47Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X47Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X47Y65     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X47Y67     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X34Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/CLK_EN_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X52Y58     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_2/U0/CLK_EN_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X52Y58     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_2/U0/CLK_EN_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X28Y56     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_3/U0/CLK_EN_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X28Y56     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_3/U0/CLK_EN_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X47Y67     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X47Y67     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X34Y55     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_1/U0/CLK_EN_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X52Y58     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_2/U0/CLK_EN_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X52Y58     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_2/U0/CLK_EN_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X28Y56     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/CTR_CTL_3/U0/CLK_EN_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X47Y69     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X47Y64     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X47Y64     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X47Y67     SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_TIMER_CLK_0
  To Clock:  clkfbout_SP_OV_TIMER_CLK_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_TIMER_CLK_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   SP_OV_i/REF_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SP_OV_clk_wiz_0_0
  To Clock:  clkfbout_SP_OV_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SP_OV_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y20   SP_OV_i/TIMER_CLK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SP_OV_TIMER_CLK_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.866ns,  Total Violation       -4.866ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.866ns  (required time - arrival time)
  Source:                 SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_fpga_0 rise@10.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@8.889ns)
  Data Path Delay:        9.147ns  (logic 0.518ns (5.663%)  route 8.629ns (94.337%))
  Logic Levels:           0  
  Clock Path Skew:        3.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 12.816 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns = ( 8.065 - 8.889 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      8.889     8.889 r  
    H16                                               0.000     8.889 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.889    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    10.340 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.285    11.625    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     3.866 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     6.072    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     6.173 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.892     8.065    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X62Y121        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.518     8.583 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          8.629    17.212    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/I151
    SLICE_X47Y123        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.637    12.816    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/aclk
    SLICE_X47Y123        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/C
                         clock pessimism              0.000    12.816    
                         clock uncertainty           -0.410    12.407    
    SLICE_X47Y123        FDRE (Setup_fdre_C_D)       -0.061    12.346    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                         -17.212    
  -------------------------------------------------------------------
                         slack                                 -4.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.447ns  (arrival time - required time)
  Source:                 SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.164ns (4.352%)  route 3.604ns (95.648%))
  Logic Levels:           0  
  Clock Path Skew:        1.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.659    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.651    -0.580    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/HS_CLK_IN
    SLICE_X62Y121        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/SCH_IA_wrapper_0/U0/SCH_IA_i/S_EDGE_DET_0/U0/dn_reg/Q
                         net (fo=38, routed)          3.604     3.188    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/I151
    SLICE_X47Y123        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.895     1.261    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/aclk
    SLICE_X47Y123        FDRE                                         r  SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.410     1.671    
    SLICE_X47Y123        FDRE (Hold_fdre_C_D)         0.070     1.741    SP_OV_i/ST_AXI_PERIPH_wrapper_0/U0/ST_AXI_PERIPH_i/T_META_HARDEN_0/U0/META_0/S_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  1.447    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_TIMER_CLK_0

Setup :          853  Failing Endpoints,  Worst Slack       -6.511ns,  Total Violation    -4736.659ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.527ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.511ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.052ns  (logic 0.580ns (28.265%)  route 1.472ns (71.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 9.409 - 11.111 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 12.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    12.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    13.390 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.839    14.229    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X46Y97         LUT3 (Prop_lut3_I2_O)        0.124    14.353 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP[1]_i_1/O
                         net (fo=1, routed)           0.633    14.986    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP[1]_i_1_n_0
    SLICE_X50Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.467     9.409    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X50Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[1]/C
                         clock pessimism              0.000     9.409    
                         clock uncertainty           -0.410     8.999    
    SLICE_X50Y99         FDRE (Setup_fdre_C_R)       -0.524     8.475    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[1]
  -------------------------------------------------------------------
                         required time                          8.475    
                         arrival time                         -14.986    
  -------------------------------------------------------------------
                         slack                                 -6.511    

Slack (VIOLATED) :        -6.311ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.946ns  (logic 0.580ns (29.807%)  route 1.366ns (70.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 9.408 - 11.111 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 12.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    12.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    13.390 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.440    13.830    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.954 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_i_1/O
                         net (fo=169, routed)         0.926    14.880    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/SINIT
    SLICE_X51Y96         FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.466     9.408    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y96         FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[1]/C
                         clock pessimism              0.000     9.408    
                         clock uncertainty           -0.410     8.998    
    SLICE_X51Y96         FDSE (Setup_fdse_C_S)       -0.429     8.569    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[1]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                 -6.311    

Slack (VIOLATED) :        -6.311ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.946ns  (logic 0.580ns (29.807%)  route 1.366ns (70.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 9.408 - 11.111 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 12.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    12.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    13.390 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.440    13.830    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.954 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_i_1/O
                         net (fo=169, routed)         0.926    14.880    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/SINIT
    SLICE_X51Y96         FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.466     9.408    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y96         FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[2]/C
                         clock pessimism              0.000     9.408    
                         clock uncertainty           -0.410     8.998    
    SLICE_X51Y96         FDSE (Setup_fdse_C_S)       -0.429     8.569    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[2]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                 -6.311    

Slack (VIOLATED) :        -6.311ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.946ns  (logic 0.580ns (29.807%)  route 1.366ns (70.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 9.408 - 11.111 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 12.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    12.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    13.390 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.440    13.830    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.954 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_i_1/O
                         net (fo=169, routed)         0.926    14.880    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/SINIT
    SLICE_X51Y96         FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.466     9.408    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y96         FDSE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[3]/C
                         clock pessimism              0.000     9.408    
                         clock uncertainty           -0.410     8.998    
    SLICE_X51Y96         FDSE (Setup_fdse_C_S)       -0.429     8.569    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/RSTo_reg[3]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                 -6.311    

Slack (VIOLATED) :        -6.311ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.946ns  (logic 0.580ns (29.807%)  route 1.366ns (70.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 9.408 - 11.111 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 12.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    12.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    13.390 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.440    13.830    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.954 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_i_1/O
                         net (fo=169, routed)         0.926    14.880    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/SINIT
    SLICE_X51Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.466     9.408    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_reg/C
                         clock pessimism              0.000     9.408    
                         clock uncertainty           -0.410     8.998    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429     8.569    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_reg
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                         -14.880    
  -------------------------------------------------------------------
                         slack                                 -6.311    

Slack (VIOLATED) :        -6.308ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.129ns  (logic 0.580ns (27.247%)  route 1.549ns (72.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.593 - 11.111 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 12.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    12.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    13.390 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.440    13.830    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.954 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_i_1/O
                         net (fo=169, routed)         1.108    15.063    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X49Y105        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.651     9.593    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y105        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.000     9.593    
                         clock uncertainty           -0.410     9.184    
    SLICE_X49Y105        FDRE (Setup_fdre_C_R)       -0.429     8.755    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                 -6.308    

Slack (VIOLATED) :        -6.308ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.129ns  (logic 0.580ns (27.247%)  route 1.549ns (72.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.593 - 11.111 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 12.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    12.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    13.390 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.440    13.830    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.954 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_i_1/O
                         net (fo=169, routed)         1.108    15.063    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X49Y105        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.651     9.593    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y105        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                         clock pessimism              0.000     9.593    
                         clock uncertainty           -0.410     9.184    
    SLICE_X49Y105        FDRE (Setup_fdre_C_R)       -0.429     8.755    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                 -6.308    

Slack (VIOLATED) :        -6.308ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.129ns  (logic 0.580ns (27.247%)  route 1.549ns (72.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.593 - 11.111 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 12.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    12.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    13.390 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.440    13.830    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.954 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_i_1/O
                         net (fo=169, routed)         1.108    15.063    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X49Y105        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.651     9.593    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y105        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                         clock pessimism              0.000     9.593    
                         clock uncertainty           -0.410     9.184    
    SLICE_X49Y105        FDRE (Setup_fdre_C_R)       -0.429     8.755    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                 -6.308    

Slack (VIOLATED) :        -6.308ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.129ns  (logic 0.580ns (27.247%)  route 1.549ns (72.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 9.593 - 11.111 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 12.934 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    12.934    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.456    13.390 f  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=11, routed)          0.440    13.830    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio_io_o[0]
    SLICE_X52Y99         LUT1 (Prop_lut1_I0_O)        0.124    13.954 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/STABLE_i_1/O
                         net (fo=169, routed)         1.108    15.063    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X49Y105        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.651     9.593    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X49Y105        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                         clock pessimism              0.000     9.593    
                         clock uncertainty           -0.410     9.184    
    SLICE_X49Y105        FDRE (Setup_fdre_C_R)       -0.429     8.755    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CD_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                          8.755    
                         arrival time                         -15.063    
  -------------------------------------------------------------------
                         slack                                 -6.308    

Slack (VIOLATED) :        -6.307ns  (required time - arrival time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.106ns  (logic 0.580ns (27.540%)  route 1.526ns (72.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 9.583 - 11.111 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.652    12.946    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_utility/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.887    14.289    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/gpio2_io_o[2]
    SLICE_X48Y99         LUT3 (Prop_lut3_I0_O)        0.124    14.413 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP[2]_i_1/O
                         net (fo=1, routed)           0.639    15.052    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP[2]_i_1_n_0
    SLICE_X51Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    13.653    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         1.641     9.583    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[2]/C
                         clock pessimism              0.000     9.583    
                         clock uncertainty           -0.410     9.174    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429     8.745    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/CHOUTP_reg[2]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                         -15.052    
  -------------------------------------------------------------------
                         slack                                 -6.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.527ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.577     0.913    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y95         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y95         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.066     1.120    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[31]_0[20]
    SLICE_X58Y95         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.847    -0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X58Y95         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[20]/C
                         clock pessimism              0.000    -0.893    
                         clock uncertainty            0.410    -0.483    
    SLICE_X58Y95         FDRE (Hold_fdre_C_D)         0.076    -0.407    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM3_reg[20]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.542ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.521%)  route 0.162ns (53.479%))
  Logic Levels:           0  
  Clock Path Skew:        -1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.556     0.892    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.162     1.195    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[31]_0[4]
    SLICE_X48Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X48Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[4]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.410    -0.419    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.072    -0.347    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.556ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.805%)  route 0.174ns (55.195%))
  Logic Levels:           0  
  Clock Path Skew:        -1.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.557     0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.174     1.207    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[31]_0[7]
    SLICE_X47Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X47Y100        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[7]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.410    -0.419    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.070    -0.349    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.153%)  route 0.110ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.557     0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.110     1.144    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[31]_0[20]
    SLICE_X46Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.825    -0.915    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X46Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[20]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.410    -0.505    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.076    -0.429    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[20]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.424%)  route 0.113ns (44.576%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.891ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.580     0.916    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.113     1.170    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[31]_0[22]
    SLICE_X61Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.849    -0.891    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X61Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[22]/C
                         clock pessimism              0.000    -0.891    
                         clock uncertainty            0.410    -0.481    
    SLICE_X61Y99         FDRE (Hold_fdre_C_D)         0.078    -0.403    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.576ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.364%)  route 0.114ns (44.636%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.557     0.893    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.114     1.147    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[31]_0[14]
    SLICE_X46Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.825    -0.915    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X46Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[14]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.410    -0.505    
    SLICE_X46Y97         FDRE (Hold_fdre_C_D)         0.076    -0.429    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDC0_reg[14]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.577ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.746%)  route 0.112ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        -1.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.639     0.975    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y101        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_ch_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.112     1.228    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[31]_0[27]
    SLICE_X47Y101        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.911    -0.829    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X47Y101        FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[27]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.410    -0.419    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.070    -0.349    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uTLIM0_reg[27]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.580ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.601%)  route 0.117ns (45.399%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.551     0.887    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y92         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.117     1.145    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[31]_0[9]
    SLICE_X52Y93         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.820    -0.920    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X52Y93         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[9]/C
                         clock pessimism              0.000    -0.920    
                         clock uncertainty            0.410    -0.510    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.075    -0.435    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.361%)  route 0.114ns (44.639%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.553     0.889    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.114     1.143    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/D[31]
    SLICE_X51Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.821    -0.919    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X51Y99         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[31]/C
                         clock pessimism              0.000    -0.919    
                         clock uncertainty            0.410    -0.509    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.072    -0.437    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL0_reg[31]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (arrival time - required time)
  Source:                 SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_TIMER_CLK_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_SP_OV_TIMER_CLK_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_TIMER_CLK_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.555     0.891    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y96         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/axi_delay_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.120     1.152    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[31]_0[24]
    SLICE_X49Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_TIMER_CLK_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.886    SP_OV_i/REF_CLK/inst/clk_in1_SP_OV_TIMER_CLK_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  SP_OV_i/REF_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    SP_OV_i/REF_CLK/inst/clk_out1_SP_OV_TIMER_CLK_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  SP_OV_i/REF_CLK/inst/clkout1_buf/O
                         net (fo=706, routed)         0.825    -0.915    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/MCLK
    SLICE_X49Y97         FDRE                                         r  SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[24]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.410    -0.505    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.076    -0.429    SP_OV_i/PG_AXI_PERIPH_wrapper_0/U0/PG_AXI_PERIPH_i/PG_CORE_1/U0/uDEL2_reg[24]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  1.580    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SP_OV_clk_wiz_0_0

Setup :          392  Failing Endpoints,  Worst Slack       -5.034ns,  Total Violation    -1722.247ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.034ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.779ns  (logic 0.580ns (32.608%)  route 1.199ns (67.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 30.477 - 32.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 32.946 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.652    32.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456    33.402 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.370    33.772    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/gpio_io_o[0]
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.896 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/CLK_EN_i_1__0/O
                         net (fo=34, routed)          0.829    34.725    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X34Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479    30.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X34Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[28]/C
                         clock pessimism              0.000    30.477    
                         clock uncertainty           -0.262    30.215    
    SLICE_X34Y58         FDRE (Setup_fdre_C_R)       -0.524    29.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         29.691    
                         arrival time                         -34.725    
  -------------------------------------------------------------------
                         slack                                 -5.034    

Slack (VIOLATED) :        -5.034ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.779ns  (logic 0.580ns (32.608%)  route 1.199ns (67.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 30.477 - 32.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 32.946 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.652    32.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456    33.402 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.370    33.772    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/gpio_io_o[0]
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.896 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/CLK_EN_i_1__0/O
                         net (fo=34, routed)          0.829    34.725    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X34Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479    30.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X34Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[29]/C
                         clock pessimism              0.000    30.477    
                         clock uncertainty           -0.262    30.215    
    SLICE_X34Y58         FDRE (Setup_fdre_C_R)       -0.524    29.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         29.691    
                         arrival time                         -34.725    
  -------------------------------------------------------------------
                         slack                                 -5.034    

Slack (VIOLATED) :        -5.034ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.779ns  (logic 0.580ns (32.608%)  route 1.199ns (67.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 30.477 - 32.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 32.946 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.652    32.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456    33.402 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.370    33.772    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/gpio_io_o[0]
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.896 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/CLK_EN_i_1__0/O
                         net (fo=34, routed)          0.829    34.725    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X34Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479    30.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X34Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[30]/C
                         clock pessimism              0.000    30.477    
                         clock uncertainty           -0.262    30.215    
    SLICE_X34Y58         FDRE (Setup_fdre_C_R)       -0.524    29.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         29.691    
                         arrival time                         -34.725    
  -------------------------------------------------------------------
                         slack                                 -5.034    

Slack (VIOLATED) :        -5.034ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.779ns  (logic 0.580ns (32.608%)  route 1.199ns (67.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 30.477 - 32.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 32.946 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.652    32.946    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.456    33.402 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.370    33.772    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/gpio_io_o[0]
    SLICE_X33Y54         LUT1 (Prop_lut1_I0_O)        0.124    33.896 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/CLK_EN_i_1__0/O
                         net (fo=34, routed)          0.829    34.725    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X34Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.479    30.477    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X34Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[31]/C
                         clock pessimism              0.000    30.477    
                         clock uncertainty           -0.262    30.215    
    SLICE_X34Y58         FDRE (Setup_fdre_C_R)       -0.524    29.691    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         29.691    
                         arrival time                         -34.725    
  -------------------------------------------------------------------
                         slack                                 -5.034    

Slack (VIOLATED) :        -5.025ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.871ns  (logic 0.642ns (34.307%)  route 1.229ns (65.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 30.471 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    32.934    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.518    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.850    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.124    33.974 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.832    34.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X47Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.473    30.471    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
                         clock pessimism              0.000    30.471    
                         clock uncertainty           -0.262    30.209    
    SLICE_X47Y64         FDRE (Setup_fdre_C_R)       -0.429    29.780    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         29.780    
                         arrival time                         -34.805    
  -------------------------------------------------------------------
                         slack                                 -5.025    

Slack (VIOLATED) :        -5.025ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.871ns  (logic 0.642ns (34.307%)  route 1.229ns (65.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 30.471 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    32.934    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.518    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.850    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.124    33.974 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.832    34.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X47Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.473    30.471    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/C
                         clock pessimism              0.000    30.471    
                         clock uncertainty           -0.262    30.209    
    SLICE_X47Y64         FDRE (Setup_fdre_C_R)       -0.429    29.780    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.780    
                         arrival time                         -34.805    
  -------------------------------------------------------------------
                         slack                                 -5.025    

Slack (VIOLATED) :        -5.025ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.871ns  (logic 0.642ns (34.307%)  route 1.229ns (65.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 30.471 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    32.934    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.518    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.850    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.124    33.974 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.832    34.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X47Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.473    30.471    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                         clock pessimism              0.000    30.471    
                         clock uncertainty           -0.262    30.209    
    SLICE_X47Y64         FDRE (Setup_fdre_C_R)       -0.429    29.780    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         29.780    
                         arrival time                         -34.805    
  -------------------------------------------------------------------
                         slack                                 -5.025    

Slack (VIOLATED) :        -5.025ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.871ns  (logic 0.642ns (34.307%)  route 1.229ns (65.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 30.471 - 32.000 ) 
    Source Clock Delay      (SCD):    2.934ns = ( 32.934 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.640    32.934    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.518    33.452 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.398    33.850    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X46Y68         LUT1 (Prop_lut1_I0_O)        0.124    33.974 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.832    34.805    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X47Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.473    30.471    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y64         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                         clock pessimism              0.000    30.471    
                         clock uncertainty           -0.262    30.209    
    SLICE_X47Y64         FDRE (Setup_fdre_C_R)       -0.429    29.780    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         29.780    
                         arrival time                         -34.805    
  -------------------------------------------------------------------
                         slack                                 -5.025    

Slack (VIOLATED) :        -5.003ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.744ns  (logic 0.580ns (33.260%)  route 1.164ns (66.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 30.520 - 32.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.699    32.993    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.312    33.761    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/gpio_io_o[0]
    SLICE_X28Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.885 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/CLK_EN_i_1__2/O
                         net (fo=34, routed)          0.851    34.737    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X26Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.522    30.520    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X26Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]/C
                         clock pessimism              0.000    30.520    
                         clock uncertainty           -0.262    30.258    
    SLICE_X26Y52         FDRE (Setup_fdre_C_R)       -0.524    29.734    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         29.734    
                         arrival time                         -34.737    
  -------------------------------------------------------------------
                         slack                                 -5.003    

Slack (VIOLATED) :        -5.003ns  (required time - arrival time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.744ns  (logic 0.580ns (33.260%)  route 1.164ns (66.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 30.520 - 32.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 32.993 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        1.699    32.993    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y56         FDRE (Prop_fdre_C_Q)         0.456    33.449 f  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_util3/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.312    33.761    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/gpio_io_o[0]
    SLICE_X28Y56         LUT1 (Prop_lut1_I0_O)        0.124    33.885 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/CLK_EN_i_1__2/O
                         net (fo=34, routed)          0.851    34.737    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X26Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           1.302    34.682    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    27.182 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    28.908    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    28.999 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         1.522    30.520    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X26Y52         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[1]/C
                         clock pessimism              0.000    30.520    
                         clock uncertainty           -0.262    30.258    
    SLICE_X26Y52         FDRE (Setup_fdre_C_R)       -0.524    29.734    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.734    
                         arrival time                         -34.737    
  -------------------------------------------------------------------
                         slack                                 -5.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.654ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.657%)  route 0.071ns (33.342%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.551     0.887    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.071     1.098    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[20]
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.819    -0.865    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]/C
                         clock pessimism              0.000    -0.865    
                         clock uncertainty            0.262    -0.602    
    SLICE_X52Y57         FDRE (Hold_fdre_C_D)         0.047    -0.555    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[20]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                           1.098    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.670ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.574     0.910    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.075     1.112    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[7]
    SLICE_X29Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.842    -0.842    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X29Y60         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[7]/C
                         clock pessimism              0.000    -0.842    
                         clock uncertainty            0.262    -0.579    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.022    -0.557    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[7]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.677ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.552     0.888    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           0.122     1.151    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[30]
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.819    -0.865    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]/C
                         clock pessimism              0.000    -0.865    
                         clock uncertainty            0.262    -0.602    
    SLICE_X52Y57         FDRE (Hold_fdre_C_D)         0.076    -0.526    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[30]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.457%)  route 0.128ns (47.543%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.551     0.887    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.128     1.155    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/D[22]
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.819    -0.865    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/TCLK
    SLICE_X52Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[22]/C
                         clock pessimism              0.000    -0.865    
                         clock uncertainty            0.262    -0.602    
    SLICE_X52Y57         FDRE (Hold_fdre_C_D)         0.075    -0.527    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_2/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.683ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.558     0.894    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.122     1.157    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[13]
    SLICE_X35Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.825    -0.859    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X35Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.262    -0.596    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.070    -0.526    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  1.683    

Slack (MET) :             1.685ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.558     0.894    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y56         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.120     1.154    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/D[24]
    SLICE_X35Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.825    -0.859    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/TCLK
    SLICE_X35Y55         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[24]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.262    -0.596    
    SLICE_X35Y55         FDRE (Hold_fdre_C_D)         0.066    -0.530    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_1/U0/th_lim_reg[24]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.651%)  route 0.111ns (40.349%))
  Logic Levels:           0  
  Clock Path Skew:        -1.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.575     0.911    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y57         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[22]/Q
                         net (fo=2, routed)           0.111     1.186    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[9]
    SLICE_X29Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.843    -0.841    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X29Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]/C
                         clock pessimism              0.000    -0.841    
                         clock uncertainty            0.262    -0.578    
    SLICE_X29Y57         FDRE (Hold_fdre_C_D)         0.078    -0.500    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.384%)  route 0.128ns (47.616%))
  Logic Levels:           0  
  Clock Path Skew:        -1.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.572     0.908    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y59         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.128     1.177    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[12]
    SLICE_X27Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.842    -0.842    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y57         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]/C
                         clock pessimism              0.000    -0.842    
                         clock uncertainty            0.262    -0.579    
    SLICE_X27Y57         FDRE (Hold_fdre_C_D)         0.070    -0.509    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[12]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.686ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.172%)  route 0.129ns (47.828%))
  Logic Levels:           0  
  Clock Path Skew:        -1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.549     0.885    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[13]/Q
                         net (fo=2, routed)           0.129     1.155    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/D[18]
    SLICE_X45Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.815    -0.869    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y68         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]/C
                         clock pessimism              0.000    -0.869    
                         clock uncertainty            0.262    -0.606    
    SLICE_X45Y68         FDRE (Hold_fdre_C_D)         0.075    -0.531    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[18]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.690ns  (arrival time - required time)
  Source:                 SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SP_OV_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_SP_OV_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SP_OV_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.264%)  route 0.129ns (47.736%))
  Logic Levels:           0  
  Clock Path Skew:        -1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SP_OV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SP_OV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SP_OV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4916, routed)        0.575     0.911    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/s_axi_aclk
    SLICE_X28Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y58         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/axi_gpio_data3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.129     1.180    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/D[11]
    SLICE_X27Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SP_OV_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SP_OV_i/REF_CLK/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  SP_OV_i/REF_CLK/inst/clkin1_ibufg/O
                         net (fo=2, routed)           0.536     0.942    SP_OV_i/TIMER_CLK/inst/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.289 r  SP_OV_i/TIMER_CLK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.713    SP_OV_i/TIMER_CLK/inst/clk_out1_SP_OV_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  SP_OV_i/TIMER_CLK/inst/clkout1_buf/O
                         net (fo=268, routed)         0.842    -0.842    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/TCLK
    SLICE_X27Y58         FDRE                                         r  SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]/C
                         clock pessimism              0.000    -0.842    
                         clock uncertainty            0.262    -0.579    
    SLICE_X27Y58         FDRE (Hold_fdre_C_D)         0.070    -0.509    SP_OV_i/P_COUNTER_wrapper_0/U0/P_COUNTER_i/DIG_TIMER_3/U0/th_lim_reg[11]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  1.690    





