WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2508301 heartbeat IPC: 3.987 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5017152 heartbeat IPC: 3.986 cumulative IPC: 3.986 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6267153 cumulative IPC: 3.989 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6267153 cumulative IPC: 3.989 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 9711326 heartbeat IPC: 2.13 cumulative IPC: 1.452 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 16929798 heartbeat IPC: 1.385 cumulative IPC: 1.407 (Simulation time: 00 hr 01 min 35 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 24197870 heartbeat IPC: 1.376 cumulative IPC: 1.394 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 31642956 heartbeat IPC: 1.343 cumulative IPC: 1.379 (Simulation time: 00 hr 02 min 49 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 42138212 heartbeat IPC: 0.9528 cumulative IPC: 1.254 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 49543304 heartbeat IPC: 1.35 cumulative IPC: 1.271 (Simulation time: 00 hr 04 min 15 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_905.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000002 cycles: 54382930 heartbeat IPC: 2.066 cumulative IPC: 1.351 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 59879826 heartbeat IPC: 1.819 cumulative IPC: 1.399 (Simulation time: 00 hr 05 min 10 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 65988314 heartbeat IPC: 1.637 cumulative IPC: 1.423 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 73174066 heartbeat IPC: 1.392 cumulative IPC: 1.42 (Simulation time: 00 hr 06 min 14 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 70630715 cumulative IPC: 1.416 (Simulation time: 00 hr 06 min 31 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 70630715 cumulative IPC: 1.416 (Simulation time: 00 hr 06 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_905.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.416 instructions: 100000002 cycles: 70630715
CPU 0 Branch Prediction Accuracy: 87.4% MPKI: 24.64 Average ROB Occupancy at Mispredict: 11.41
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 2.3
BRANCH_CONDITIONAL: 22.3
BRANCH_DIRECT_CALL: 0.00011
BRANCH_INDIRECT_CALL: 0.00116
BRANCH_RETURN: 0.00012

LLC TOTAL        ACCESS:     685888 HIT:     437622 MISS:     248266
LLC LOAD         ACCESS:     434474 HIT:     267869 MISS:     166605
LLC RFO          ACCESS:     103346 HIT:      21866 MISS:      81480
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     148017 HIT:     147867 MISS:        150
LLC TRANSLATION  ACCESS:         51 HIT:         20 MISS:         31
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 331.6 cycles
cpu0_DTLB TOTAL        ACCESS:   24374902 HIT:   23814467 MISS:     560435
cpu0_DTLB LOAD         ACCESS:   24374902 HIT:   23814467 MISS:     560435
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.091 cycles
cpu0_ITLB TOTAL        ACCESS:      18950 HIT:      17918 MISS:       1032
cpu0_ITLB LOAD         ACCESS:      18950 HIT:      17918 MISS:       1032
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.925 cycles
cpu0_L1D TOTAL        ACCESS:   27256812 HIT:   25308671 MISS:    1948141
cpu0_L1D LOAD         ACCESS:   17142765 HIT:   15749164 MISS:    1393601
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10113040 HIT:    9558753 MISS:     554287
cpu0_L1D TRANSLATION  ACCESS:       1007 HIT:        754 MISS:        253
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 47.66 cycles
cpu0_L1I TOTAL        ACCESS:      21311 HIT:      16524 MISS:       4787
cpu0_L1I LOAD         ACCESS:      21311 HIT:      16524 MISS:       4787
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 55.04 cycles
cpu0_L2C TOTAL        ACCESS:    1093641 HIT:     555705 MISS:     537936
cpu0_L2C LOAD         ACCESS:     814859 HIT:     380385 MISS:     434474
cpu0_L2C RFO          ACCESS:     111801 HIT:       8455 MISS:     103346
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     166728 HIT:     166663 MISS:         65
cpu0_L2C TRANSLATION  ACCESS:        253 HIT:        202 MISS:         51
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 173.5 cycles
cpu0_STLB TOTAL        ACCESS:     544382 HIT:     543376 MISS:       1006
cpu0_STLB LOAD         ACCESS:     544382 HIT:     543376 MISS:       1006
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 316.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      37375
  ROW_BUFFER_MISS:     210490
 AVG DBUS CONGESTED CYCLE: 3.939
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      13037
  FULL:      87247
