I 000046 55 1356          1643931228453 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 38 ))
  (_version v35)
  (_time 1643931228453 2022.02.04 01:33:48)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643931220451)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 4063          1643932314131 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 41 ))
  (_version v35)
  (_time 1643932314131 2022.02.04 01:51:54)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932301367)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 46 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~136 0 48 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 59 (_for ~INTEGER~range~0~to~3~13 )
    (_instantiation creg 0 60 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 2)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 3)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~3~13 0 59 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 4 )(c 5))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 53 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 53 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~3~13 0 59 (_scalar (_to (i 0)(i 3)))))
    (_process
      (line__64(_architecture 0 0 64 (_assignment (_simple)(_target(6))(_sensitivity(3)))))
      (line__72(_architecture 1 0 72 (_process (_simple)(_target(7))(_sensitivity(1)(0))(_read(6)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
  )
  (_model . REGISTERFILE_a 6 -1
  )
)
I 000055 55 6281          1643932566326 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643932566326 2022.02.04 01:56:06)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 50 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 61 (_for ~INTEGER~range~0~to~3~13 )
    (_instantiation creg 0 62 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 4)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 5)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~0~to~3~13 0 61 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~0~to~3~13 0 61 (_scalar (_to (i 0)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{1*32}-1}~downto~{0*32}}~13 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{1*32}-1}~downto~{0*32}}~1311 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1312 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1313 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1314 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__74(_architecture 1 0 74 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_target(6))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(10(d_31_0))(4)))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(7))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(10(d_31_0))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 8 -1
  )
)
I 000053 55 1650          1643932734690 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1643932734689 2022.02.04 01:58:54)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3511          1643933242901 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643933242901 2022.02.04 02:07:22)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(0)(6)(7)))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_target(3))(_sensitivity(10(d_31_0))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1643933750085 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643933750084 2022.02.04 02:15:50)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(3)(0)(1)(2))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1643933873107 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1643933873106 2022.02.04 02:17:53)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2117          1643934467976 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643934467975 2022.02.04 02:27:47)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_sensitivity(0)(1)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000057 55 2117          1643934521490 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643934521489 2022.02.04 02:28:41)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_sensitivity(1)(2)(0)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 1356          1643934618371 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643934618371 2022.02.04 02:30:18)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000059 55 2054          1643935349539 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1643935349539 2022.02.04 02:42:29)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000061 55 9296          1643937830250 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643937830249 2022.02.04 03:23:50)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643937816518)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1210 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{31~downto~0}~1210 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1313 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1312 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1311 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1315 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1314 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1317 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1319 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1318 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1321 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1320 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1323 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1322 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1327 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1326 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1329 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1328 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__69(_architecture 11 0 69 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 3 3 2 2 )
    (2 2 )
    (2 2 3 2 3 3 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 12 -1
  )
)
I 000061 55 9575          1643938999236 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643938999236 2022.02.04 03:43:19)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 3 3 2 2 )
    (2 2 )
    (2 2 3 2 3 3 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000046 55 16248         1643939117956 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643939117956 2022.02.04 03:45:17)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 161 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cregfile 0 162 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 163 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 164 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 165 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 166 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 167 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 168 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1368 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal immediateValue ~std_logic_vector{15~downto~0}~1368 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 156 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 157 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 5925          1643972247342 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643972247342 2022.02.04 12:57:27)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 50 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 61 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 62 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 4)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 5)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 61 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 61 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__74(_architecture 1 0 74 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(8)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_target(6))(_sensitivity(4)(10(d_127_96))(10(d_95_64))(10(d_63_32))))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(7))(_sensitivity(5)(10(d_127_96))(10(d_95_64))(10(d_63_32))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 8 -1
  )
)
I 000054 55 1452          1643972570223 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643972570223 2022.02.04 13:02:50)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000046 55 16428         1643972570288 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643972570287 2022.02.04 13:02:50)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 161 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cregfile 0 162 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 163 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 164 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 165 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 166 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 167 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 168 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1368 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal immediateValue ~std_logic_vector{15~downto~0}~1368 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 156 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 157 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__169(_architecture 0 0 169 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . CPU_a 1 -1
  )
)
I 000046 55 16620         1643972736590 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643972736590 2022.02.04 13:05:36)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 161 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cregfile 0 162 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 163 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 164 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 165 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 166 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 167 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 168 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~1368 0 154 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal immediateValue ~std_logic_vector{15~downto~0}~1368 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 156 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 157 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{7~downto~0}~13 0 166 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__169(_architecture 0 0 169 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__170(_architecture 1 0 170 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
  )
  (_model . CPU_a 2 -1
  )
)
I 000057 55 2129          1643972788332 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643972788332 2022.02.04 13:06:28)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(2)(0)(3)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000046 55 17546         1643973165040 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643973165039 2022.02.04 13:12:45)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 3 -1
  )
)
I 000046 55 3511          1643973274991 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643973274991 2022.02.04 13:14:34)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(0)(8)(9)))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_target(3))(_sensitivity(10(d_31_0))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000057 55 2129          1643973420841 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643973420841 2022.02.04 13:17:00)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(2)(1)(0)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 1836          1643973866924 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643973866924 2022.02.04 13:24:26)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000046 55 17671         1643974033268 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643974033268 2022.02.04 13:27:13)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000054 55 2796          1643974916985 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643974916984 2022.02.04 13:41:56)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 3 )
    (2 2 2 2 3 3 2 2 )
    (2 2 2 2 3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000054 55 2796          1643974947249 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643974947249 2022.02.04 13:42:27)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 3 )
    (2 2 2 2 3 3 2 2 )
    (2 2 2 2 3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000054 55 2796          1643974948517 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643974948517 2022.02.04 13:42:28)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 3 )
    (2 2 2 2 3 3 2 2 )
    (2 2 2 2 3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1643975431624 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643975431624 2022.02.04 13:50:31)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000046 55 1356          1643975470742 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 38 ))
  (_version v35)
  (_time 1643975470741 2022.02.04 13:51:10)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643931220451)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5925          1643975470819 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643975470819 2022.02.04 13:51:10)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 50 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 61 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 62 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 4)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 5)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 61 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 61 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__74(_architecture 1 0 74 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(8)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_target(6))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(4)))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(7))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 8 -1
  )
)
I 000053 55 1650          1643975470882 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1643975470882 2022.02.04 13:51:10)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3511          1643975470947 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643975470947 2022.02.04 13:51:10)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)(0)))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_target(3))(_sensitivity(10(d_31_0))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1643975471007 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643975471006 2022.02.04 13:51:11)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(0)(2)(3)(1))(_read(5)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1643975471067 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1643975471067 2022.02.04 13:51:11)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1643975471126 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643975471125 2022.02.04 13:51:11)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(3)(1)(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 2796          1643975471185 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643975471185 2022.02.04 13:51:11)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 3 )
    (2 2 2 2 3 3 2 2 )
    (2 2 2 2 3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1643975471249 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643975471249 2022.02.04 13:51:11)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1643975471319 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1643975471318 2022.02.04 13:51:11)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1643975471384 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643975471384 2022.02.04 13:51:11)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000046 55 1356          1643975896629 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 38 ))
  (_version v35)
  (_time 1643975896628 2022.02.04 13:58:16)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643931220451)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5925          1643975896694 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643975896694 2022.02.04 13:58:16)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 50 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 61 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 62 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 4)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 5)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 61 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 61 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__74(_architecture 1 0 74 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(8)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_target(6))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(4)))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(7))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 8 -1
  )
)
I 000053 55 1650          1643975896755 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1643975896754 2022.02.04 13:58:16)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3511          1643975896819 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643975896819 2022.02.04 13:58:16)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(0)(8)(9)))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_target(3))(_sensitivity(10(d_31_0))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1643975896881 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643975896880 2022.02.04 13:58:16)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2)(3)(0)(1))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1643975896941 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1643975896941 2022.02.04 13:58:16)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1643975897000 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643975897000 2022.02.04 13:58:17)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(0)(2)(1)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 2796          1643975897062 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643975897061 2022.02.04 13:58:17)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 3 )
    (2 2 2 2 3 3 2 2 )
    (2 2 2 2 3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1643975897126 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643975897126 2022.02.04 13:58:17)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1643975897191 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1643975897190 2022.02.04 13:58:17)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1643975897254 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643975897253 2022.02.04 13:58:17)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000046 55 1356          1643975972787 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 38 ))
  (_version v35)
  (_time 1643975972786 2022.02.04 13:59:32)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643931220451)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5925          1643975972850 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643975972849 2022.02.04 13:59:32)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 50 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 61 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 62 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 4)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 5)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 61 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 61 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__74(_architecture 1 0 74 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(8)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_target(6))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(4)))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(7))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 8 -1
  )
)
I 000053 55 1650          1643975972911 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1643975972910 2022.02.04 13:59:32)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3511          1643975972981 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643975972981 2022.02.04 13:59:32)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(0)(8)(9)))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_target(3))(_sensitivity(10(d_31_0))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1643975973043 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643975973043 2022.02.04 13:59:33)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2)(3)(0)(1))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1643975973104 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1643975973104 2022.02.04 13:59:33)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1643975973163 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643975973162 2022.02.04 13:59:33)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(0)(3)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 2796          1643975973224 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643975973224 2022.02.04 13:59:33)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 3 )
    (2 2 2 2 3 3 2 2 )
    (2 2 2 2 3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1643975973294 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643975973294 2022.02.04 13:59:33)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1643975973367 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1643975973367 2022.02.04 13:59:33)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1643975973428 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643975973428 2022.02.04 13:59:33)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000053 55 2462          1643976262269 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643976262268 2022.02.04 14:04:22)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(1)(0)(3)(2))(_read(5)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000046 55 1356          1643976322239 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 38 ))
  (_version v35)
  (_time 1643976322238 2022.02.04 14:05:22)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643931220451)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5925          1643976322320 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643976322320 2022.02.04 14:05:22)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 50 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 61 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 62 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 4)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 5)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 61 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 61 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__74(_architecture 1 0 74 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(8)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_target(6))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(4)))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(7))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 8 -1
  )
)
I 000053 55 1650          1643976322450 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1643976322450 2022.02.04 14:05:22)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3511          1643976322594 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643976322594 2022.02.04 14:05:22)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(0)(8)(9)))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_target(3))(_sensitivity(10(d_31_0))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1643976322689 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643976322689 2022.02.04 14:05:22)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2)(0)(1)(3))(_read(5)(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1643976322812 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1643976322812 2022.02.04 14:05:22)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1643976322964 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643976322964 2022.02.04 14:05:22)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(0)(1)(3)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 2796          1643976323098 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643976323098 2022.02.04 14:05:23)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 3 )
    (2 2 2 2 3 3 2 2 )
    (2 2 2 2 3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1643976323198 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643976323199 2022.02.04 14:05:23)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1643976323396 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1643976323396 2022.02.04 14:05:23)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1643976323531 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643976323531 2022.02.04 14:05:23)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000046 55 1356          1643976396243 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 38 ))
  (_version v35)
  (_time 1643976396243 2022.02.04 14:06:36)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643931220451)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5925          1643976396408 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643976396408 2022.02.04 14:06:36)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 50 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 61 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 62 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 4)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 5)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 61 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 61 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__74(_architecture 1 0 74 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(8)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_target(6))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(4)))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(7))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 8 -1
  )
)
I 000053 55 1650          1643976396535 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1643976396534 2022.02.04 14:06:36)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3511          1643976396622 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643976396622 2022.02.04 14:06:36)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(0)(8)(9)))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_target(3))(_sensitivity(10(d_31_0))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1643976396710 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643976396710 2022.02.04 14:06:36)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(1)(0)(2)(3))(_read(4)(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1643976396799 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1643976396798 2022.02.04 14:06:36)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1643976396879 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643976396879 2022.02.04 14:06:36)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(1)(2)(3)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 2796          1643976397003 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643976397003 2022.02.04 14:06:37)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 3 )
    (2 2 2 2 3 3 2 2 )
    (2 2 2 2 3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1643976397141 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643976397141 2022.02.04 14:06:37)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1643976397281 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1643976397280 2022.02.04 14:06:37)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1643976397415 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643976397415 2022.02.04 14:06:37)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000053 55 2462          1643976635468 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643976635468 2022.02.04 14:10:35)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(1)(2)(3)(4)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000046 55 1356          1643976640809 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 38 ))
  (_version v35)
  (_time 1643976640809 2022.02.04 14:10:40)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643931220451)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5925          1643976640944 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643976640944 2022.02.04 14:10:40)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 50 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 61 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 62 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 4)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 5)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 61 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 61 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__74(_architecture 1 0 74 (_process (_simple)(_target(9))(_sensitivity(1)(0))(_read(8)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_target(6))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(4)))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(7))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 8 -1
  )
)
I 000053 55 1650          1643976641081 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1643976641080 2022.02.04 14:10:41)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3511          1643976641208 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643976641208 2022.02.04 14:10:41)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(0)(8)(9)))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_target(3))(_sensitivity(10(d_31_0))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1643976641287 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643976641286 2022.02.04 14:10:41)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(1)(3)(4)(2)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1643976641366 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1643976641365 2022.02.04 14:10:41)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1643976641472 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643976641472 2022.02.04 14:10:41)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(2)(3)(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 2796          1643976641604 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643976641604 2022.02.04 14:10:41)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 3 )
    (2 2 2 2 3 3 2 2 )
    (2 2 2 2 3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1643976641731 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643976641731 2022.02.04 14:10:41)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1643976641850 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1643976641850 2022.02.04 14:10:41)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(2)(3)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1643976642005 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643976642004 2022.02.04 14:10:42)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000046 55 1356          1643977472164 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 38 ))
  (_version v35)
  (_time 1643977472163 2022.02.04 14:24:32)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643931220451)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5925          1643977472281 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643977472281 2022.02.04 14:24:32)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 50 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 61 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 62 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 4)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 5)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 61 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 61 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__74(_architecture 1 0 74 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(8)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_target(6))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(4)))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(7))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 8 -1
  )
)
I 000053 55 1650          1643977472398 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1643977472398 2022.02.04 14:24:32)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3511          1643977472545 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643977472544 2022.02.04 14:24:32)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(0)(8)(9)))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_target(3))(_sensitivity(10(d_31_0))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1643977472681 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643977472681 2022.02.04 14:24:32)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2)(4)(0)(3)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1643977472788 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1643977472787 2022.02.04 14:24:32)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1643977472920 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643977472919 2022.02.04 14:24:32)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(2)(0)(3)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000061 55 9575          1643977473039 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643977473039 2022.02.04 14:24:33)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1643977473177 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1643977473176 2022.02.04 14:24:33)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(1)(2)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1643977473321 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643977473321 2022.02.04 14:24:33)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000054 55 2028          1643978043343 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643978043343 2022.02.04 14:34:03)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 3 2 3 2 2 2 2 3 2 2 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 3 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000046 55 1356          1643978045488 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 38 ))
  (_version v35)
  (_time 1643978045488 2022.02.04 14:34:05)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643931220451)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5925          1643978045584 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643978045584 2022.02.04 14:34:05)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 50 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 61 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 62 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 4)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 5)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 61 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 61 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__74(_architecture 1 0 74 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(8)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_target(6))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(4)))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(7))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 8 -1
  )
)
I 000053 55 1650          1643978045700 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1643978045700 2022.02.04 14:34:05)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3511          1643978045843 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643978045842 2022.02.04 14:34:05)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(0)(8)(9)))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_target(3))(_sensitivity(10(d_31_0))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1643978045977 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643978045976 2022.02.04 14:34:05)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2)(0)(3)(1)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1643978046103 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1643978046103 2022.02.04 14:34:06)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1643978046176 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643978046176 2022.02.04 14:34:06)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(0)(2)(3)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 2028          1643978046256 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643978046255 2022.02.04 14:34:06)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 3 2 3 2 2 2 2 3 2 2 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 3 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1643978046338 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643978046338 2022.02.04 14:34:06)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1643978046455 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1643978046454 2022.02.04 14:34:06)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(2)(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1643978046604 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643978046604 2022.02.04 14:34:06)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000046 55 1356          1643978254703 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 38 ))
  (_version v35)
  (_time 1643978254703 2022.02.04 14:37:34)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643931220451)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5925          1643978254841 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643978254841 2022.02.04 14:37:34)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 50 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 61 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 62 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 4)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 5)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 61 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 61 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__74(_architecture 1 0 74 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(8)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_target(6))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(4)))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(7))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 8 -1
  )
)
I 000053 55 1650          1643978254965 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1643978254965 2022.02.04 14:37:34)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3583          1643978255099 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643978255098 2022.02.04 14:37:35)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~135 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(0)(8)(9)))))
      (line__60(_architecture 5 0 60 (_assignment (_simple)(_target(3))(_sensitivity(10(d_31_0))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__65(_architecture 7 0 65 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1643978255211 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643978255211 2022.02.04 14:37:35)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(3)(2)(4)(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1643978255317 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1643978255317 2022.02.04 14:37:35)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1643978255471 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643978255471 2022.02.04 14:37:35)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(2)(3)(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 2028          1643978255587 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643978255587 2022.02.04 14:37:35)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 3 2 3 2 2 2 2 3 2 2 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 3 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1643978255705 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643978255705 2022.02.04 14:37:35)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1643978255842 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1643978255842 2022.02.04 14:37:35)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(2)(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1643978255994 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643978255994 2022.02.04 14:37:35)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000046 55 1356          1643978380978 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 38 ))
  (_version v35)
  (_time 1643978380977 2022.02.04 14:39:40)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643931220451)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5925          1643978381059 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643978381059 2022.02.04 14:39:41)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 50 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 61 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 62 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 4)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 5)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 61 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 61 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__74(_architecture 1 0 74 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(8)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_target(6))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(4)))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(7))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 8 -1
  )
)
I 000053 55 1650          1643978381176 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1643978381176 2022.02.04 14:39:41)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3437          1643978381314 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643978381313 2022.02.04 14:39:41)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(0)(8)(9)))))
      (line__61(_architecture 5 0 61 (_process (_simple)(_target(3))(_sensitivity(10)))))
      (line__71(_architecture 6 0 71 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__73(_architecture 7 0 73 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1643978381441 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643978381441 2022.02.04 14:39:41)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(4)(2)(3)(0)(1))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1643978381530 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1643978381529 2022.02.04 14:39:41)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1643978381610 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643978381610 2022.02.04 14:39:41)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(2)(1)(0)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 2028          1643978381762 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643978381761 2022.02.04 14:39:41)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 3 2 3 2 2 2 2 3 2 2 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 3 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1643978381878 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643978381878 2022.02.04 14:39:41)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1643978381962 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1643978381962 2022.02.04 14:39:41)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1643978382088 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643978382088 2022.02.04 14:39:42)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000046 55 1356          1643979120604 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 38 ))
  (_version v35)
  (_time 1643979120603 2022.02.04 14:52:00)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643931220451)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5925          1643979120679 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643979120678 2022.02.04 14:52:00)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 49 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 50 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 61 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 62 (_component reg )
      (_port
        ((clk)(clocksRegs(_index 4)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 5)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 61 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 6 )(c 7))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_signal (_internal clocksRegs ~std_logic_vector{3~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 61 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__66(_architecture 0 0 66 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__74(_architecture 1 0 74 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(8)))))
      (line__82(_architecture 2 0 82 (_assignment (_simple)(_target(6))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(4)))))
      (line__90(_architecture 3 0 90 (_assignment (_simple)(_target(7))(_sensitivity(10(d_127_96))(10(d_95_64))(10(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 8 -1
  )
)
I 000053 55 1650          1643979120807 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1643979120807 2022.02.04 14:52:00)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3437          1643979120936 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643979120936 2022.02.04 14:52:00)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(0)(8)(9)))))
      (line__61(_architecture 5 0 61 (_process (_simple)(_target(3))(_sensitivity(10)))))
      (line__71(_architecture 6 0 71 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__73(_architecture 7 0 73 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1643979121028 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643979121028 2022.02.04 14:52:01)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(4)(3)(2)(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1643979121147 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1643979121147 2022.02.04 14:52:01)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1643979121272 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643979121272 2022.02.04 14:52:01)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(1)(0)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 2028          1643979121414 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643979121414 2022.02.04 14:52:01)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 3 2 3 2 2 2 2 3 2 2 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 3 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1643979121645 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643979121645 2022.02.04 14:52:01)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1643979121735 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1643979121735 2022.02.04 14:52:01)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1643979121895 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643979121895 2022.02.04 14:52:01)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000055 55 5788          1643979904204 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643979904204 2022.02.04 15:05:04)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 62 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 63 (_component reg )
      (_port
        ((clk)(clk))
        ((enableWr)(dmuxOut(_index 3)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 4)))
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 62 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(c 6))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 62 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(6))(_sensitivity(4)(9(d_127_96))(9(d_95_64))(9(d_63_32))))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(7))(_sensitivity(5)(9(d_127_96))(9(d_95_64))(9(d_63_32))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 7 -1
  )
)
I 000046 55 1449          1643979917482 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 39 ))
  (_version v35)
  (_time 1643979917482 2022.02.04 15:05:17)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643979917475)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000046 55 1449          1643979919198 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 39 ))
  (_version v35)
  (_time 1643979919198 2022.02.04 15:05:19)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643979917475)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5826          1643979919318 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643979919318 2022.02.04 15:05:19)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 62 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 63 (_component reg )
      (_port
        ((clk)(clk))
        ((enableWr)(dmuxOut(_index 3)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 4)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 62 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(c 6))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 62 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(6))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(4)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(7))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 7 -1
  )
)
I 000053 55 1650          1643979919438 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1643979919438 2022.02.04 15:05:19)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3437          1643979919545 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1643979919544 2022.02.04 15:05:19)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(0)(8)(9)))))
      (line__61(_architecture 5 0 61 (_process (_simple)(_target(3))(_sensitivity(10)))))
      (line__71(_architecture 6 0 71 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__73(_architecture 7 0 73 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1643979919629 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1643979919628 2022.02.04 15:05:19)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(3)(0)(1)(2)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1643979919708 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1643979919708 2022.02.04 15:05:19)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1643979919805 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1643979919805 2022.02.04 15:05:19)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(0)(2)(3)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 2028          1643979919901 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1643979919900 2022.02.04 15:05:19)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 3 2 3 2 2 2 2 3 2 2 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 3 3 3 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1643979920019 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1643979920019 2022.02.04 15:05:20)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1643979920154 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1643979920154 2022.02.04 15:05:20)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(0)(2)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1643979920273 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1643979920273 2022.02.04 15:05:20)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000055 55 5826          1643979923858 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1643979923858 2022.02.04 15:05:23)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 62 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 63 (_component reg )
      (_port
        ((clk)(clk))
        ((enableWr)(dmuxOut(_index 3)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 4)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 62 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(c 6))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 62 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(6))(_sensitivity(4)(9(d_127_96))(9(d_95_64))(9(d_63_32))))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(7))(_sensitivity(5)(9(d_127_96))(9(d_95_64))(9(d_63_32))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 7 -1
  )
)
I 000046 55 1449          1644240776819 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 39 ))
  (_version v35)
  (_time 1644240776819 2022.02.07 15:32:56)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643979917475)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5826          1644240776938 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1644240776938 2022.02.07 15:32:56)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 62 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 63 (_component reg )
      (_port
        ((clk)(clk))
        ((enableWr)(dmuxOut(_index 3)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 4)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 62 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(c 6))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 62 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(6))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(4)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(7))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 7 -1
  )
)
I 000053 55 1650          1644240777044 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1644240777043 2022.02.07 15:32:57)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3437          1644240777157 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1644240777157 2022.02.07 15:32:57)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)(0)))))
      (line__61(_architecture 5 0 61 (_process (_simple)(_target(3))(_sensitivity(10)))))
      (line__71(_architecture 6 0 71 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__73(_architecture 7 0 73 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1644240777263 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1644240777262 2022.02.07 15:32:57)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1644240777369 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1644240777368 2022.02.07 15:32:57)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1644240777472 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1644240777471 2022.02.07 15:32:57)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(1)(3)(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 1836          1644240777578 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1644240777577 2022.02.07 15:32:57)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1644240777683 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1644240777683 2022.02.07 15:32:57)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1644240777795 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1644240777795 2022.02.07 15:32:57)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1644240777907 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1644240777906 2022.02.07 15:32:57)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000046 55 1449          1644326528134 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 39 ))
  (_version v35)
  (_time 1644326528134 2022.02.08 15:22:08)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643979917475)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5826          1644326528256 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1644326528256 2022.02.08 15:22:08)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 62 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 63 (_component reg )
      (_port
        ((clk)(clk))
        ((enableWr)(dmuxOut(_index 3)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 4)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 62 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(c 6))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 62 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(6))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(4)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(7))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 7 -1
  )
)
I 000053 55 1650          1644326528325 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1644326528324 2022.02.08 15:22:08)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3437          1644326528403 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1644326528402 2022.02.08 15:22:08)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)(0)))))
      (line__61(_architecture 5 0 61 (_process (_simple)(_target(3))(_sensitivity(10)))))
      (line__71(_architecture 6 0 71 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__73(_architecture 7 0 73 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1644326528475 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1644326528474 2022.02.08 15:22:08)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(0)(3)(1)(2)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1644326528545 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1644326528544 2022.02.08 15:22:08)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1644326528630 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1644326528629 2022.02.08 15:22:08)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(0)(2)(3)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 2796          1644326528725 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1644326528725 2022.02.08 15:22:08)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 3 3 3 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 2 3 2 2 3 )
    (2 2 2 2 3 2 3 2 )
    (2 2 2 2 3 2 3 3 )
    (2 2 2 2 3 3 2 2 )
    (2 2 2 2 3 3 2 3 )
    (2 2 2 2 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 3 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 3 2 2 2 2 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 3 3 2 2 2 2 2 3 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1644326528802 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1644326528802 2022.02.08 15:22:08)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1644326528873 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1644326528873 2022.02.08 15:22:08)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1644326528944 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1644326528944 2022.02.08 15:22:08)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000046 55 1449          1644327660305 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 39 ))
  (_version v35)
  (_time 1644327660305 2022.02.08 15:41:00)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643979917475)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5826          1644327660371 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1644327660370 2022.02.08 15:41:00)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 62 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 63 (_component reg )
      (_port
        ((clk)(clk))
        ((enableWr)(dmuxOut(_index 3)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 4)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 62 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(c 6))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 62 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(6))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(4)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(7))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 7 -1
  )
)
I 000053 55 1650          1644327660440 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1644327660439 2022.02.08 15:41:00)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3437          1644327660512 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1644327660511 2022.02.08 15:41:00)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932921478)
    (_use )
  )
  (_object
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__50(_architecture 2 0 50 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__51(_architecture 3 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(8)(9)(0)))))
      (line__61(_architecture 5 0 61 (_process (_simple)(_target(3))(_sensitivity(10)))))
      (line__71(_architecture 6 0 71 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(10(32))))))
      (line__73(_architecture 7 0 73 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(10(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 8 -1
  )
)
I 000053 55 2462          1644327660575 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1644327660574 2022.02.08 15:41:00)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(0)(1)(2)(3)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1644327660640 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1644327660639 2022.02.08 15:41:00)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1644327660703 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1644327660702 2022.02.08 15:41:00)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(1)(0)(2)(3))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 2028          1644327660771 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1644327660771 2022.02.08 15:41:00)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 3 3 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 3 2 3 3 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 3 2 3 2 2 2 2 3 2 2 2 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 2 3 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 9575          1644327660840 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1644327660840 2022.02.08 15:41:00)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643938999229)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~128 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{15~downto~0}~13 0 54 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{15{2~downto~1}~13 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{15{4~downto~3}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{15{6~downto~5}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{15{8~downto~7}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{15{15~downto~14}~13 0 67 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1311 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1310 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~139 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1314 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1313 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1312 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1315 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1321 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1320 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1323 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1324 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1326 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__57(_architecture 0 0 57 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__59(_architecture 2 0 59 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__60(_architecture 3 0 60 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__61(_architecture 4 0 61 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__62(_architecture 5 0 62 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__63(_architecture 6 0 63 (_assignment (_simple)(_alias((comOperation)(commands(10))))(_target(7))(_sensitivity(13(10))))))
      (line__64(_architecture 7 0 64 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__65(_architecture 8 0 65 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__66(_architecture 9 0 66 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__67(_architecture 10 0 67 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__68(_architecture 11 0 68 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__70(_architecture 12 0 70 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1644327660914 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1644327660913 2022.02.08 15:41:00)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17671         1644327660983 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1644327660982 2022.02.08 15:41:00)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1330 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1336 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1338 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1332 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1334 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1340 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1342 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1344 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1346 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1348 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1352 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1354 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1356 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1358 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~extieee.std_logic_1164.std_logic 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1360 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1338 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1340 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1342 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1352 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1362 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1362 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1364 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1364 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1366 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1366 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1366 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1366 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1366 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~extieee.std_logic_1164.std_logic 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1366 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1362 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1362 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1364 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000046 55 3802          1644333087602 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1644333087601 2022.02.08 17:11:27)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1644333087588)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comOperation ~std_logic_vector{1~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultAnd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(6)(7)))))
      (line__57(_architecture 5 0 57 (_assignment (_simple)(_target(11))(_sensitivity(0)(8)(9)(10)))))
      (line__66(_architecture 6 0 66 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__76(_architecture 7 0 76 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(11(32))))))
      (line__78(_architecture 8 0 78 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(11(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 9 -1
  )
)
I 000046 55 1449          1644334234623 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 39 ))
  (_version v35)
  (_time 1644334234622 2022.02.08 17:30:34)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643979917475)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5826          1644334234687 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1644334234687 2022.02.08 17:30:34)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 62 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 63 (_component reg )
      (_port
        ((clk)(clk))
        ((enableWr)(dmuxOut(_index 3)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 4)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 62 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(c 6))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 62 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(6))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(4)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(7))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 7 -1
  )
)
I 000053 55 1650          1644334234750 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1644334234749 2022.02.08 17:30:34)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3802          1644334234821 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1644334234821 2022.02.08 17:30:34)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1644333087588)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comOperation ~std_logic_vector{1~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultAnd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(6)(7)))))
      (line__57(_architecture 5 0 57 (_assignment (_simple)(_target(11))(_sensitivity(8)(9)(10)(0)))))
      (line__66(_architecture 6 0 66 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__76(_architecture 7 0 76 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(11(32))))))
      (line__78(_architecture 8 0 78 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(11(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 9 -1
  )
)
I 000053 55 2462          1644334234885 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1644334234884 2022.02.08 17:30:34)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2)(4)(3)(1)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1644334234954 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1644334234953 2022.02.08 17:30:34)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1644334235020 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1644334235019 2022.02.08 17:30:35)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(0)(3)(1)(2))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 1932          1644334235089 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1644334235088 2022.02.08 17:30:35)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 2 3 3 2 2 2 2 2 3 2 2 3 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 10216         1644334235153 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1644334235153 2022.02.08 17:30:35)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1644334235147)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comOperation ~std_logic_vector{1~downto~0}~128 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1210 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{16~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{16{2~downto~1}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{16{4~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{16{6~downto~5}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{16{8~downto~7}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{16{15~downto~14}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1313 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1312 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1311 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1315 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1314 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1324 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1323 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1329 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1332 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1331 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((comOperation)(commands(16))(commands(10))))(_target(7))(_sensitivity(13(10))(13(16))))))
      (line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__70(_architecture 11 0 70 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__73(_architecture 12 0 73 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 3 2 3 2 )
    (3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (2 3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1644334235226 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1644334235226 2022.02.08 17:30:35)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 1449          1644334360658 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 39 ))
  (_version v35)
  (_time 1644334360658 2022.02.08 17:32:40)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643979917475)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(1)(0))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5826          1644334360724 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1644334360723 2022.02.08 17:32:40)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 62 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 63 (_component reg )
      (_port
        ((clk)(clk))
        ((enableWr)(dmuxOut(_index 3)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 4)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 62 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(c 6))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 62 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(6))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(4)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(7))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 7 -1
  )
)
I 000053 55 1650          1644334360789 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1644334360788 2022.02.08 17:32:40)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3802          1644334360858 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1644334360857 2022.02.08 17:32:40)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1644333087588)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comOperation ~std_logic_vector{1~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultAnd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(6)(7)))))
      (line__57(_architecture 5 0 57 (_assignment (_simple)(_target(11))(_sensitivity(8)(9)(10)(0)))))
      (line__66(_architecture 6 0 66 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__76(_architecture 7 0 76 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(11(32))))))
      (line__78(_architecture 8 0 78 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(11(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 9 -1
  )
)
I 000053 55 2462          1644334360918 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1644334360917 2022.02.08 17:32:40)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(3)(2)(1)(0)(4))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1644334360979 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1644334360979 2022.02.08 17:32:40)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1644334361045 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1644334361044 2022.02.08 17:32:41)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(3)(1)(2)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 1932          1644334361112 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1644334361111 2022.02.08 17:32:41)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 2 3 3 2 2 2 2 2 3 2 2 3 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 10216         1644334361179 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1644334361179 2022.02.08 17:32:41)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1644334235147)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comOperation ~std_logic_vector{1~downto~0}~128 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1210 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{16~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{16{2~downto~1}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{16{4~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{16{6~downto~5}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{16{8~downto~7}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{16{15~downto~14}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1313 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1312 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1311 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1315 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1314 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1324 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1323 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1329 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1332 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1331 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((comOperation)(commands(16))(commands(10))))(_target(7))(_sensitivity(13(10))(13(16))))))
      (line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__70(_architecture 11 0 70 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__73(_architecture 12 0 73 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 3 2 3 2 )
    (3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (2 3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1644334361252 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1644334361252 2022.02.08 17:32:41)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(0)(1)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 1449          1644334376354 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 39 ))
  (_version v35)
  (_time 1644334376354 2022.02.08 17:32:56)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643979917475)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5826          1644334376418 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1644334376418 2022.02.08 17:32:56)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 62 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 63 (_component reg )
      (_port
        ((clk)(clk))
        ((enableWr)(dmuxOut(_index 3)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 4)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 62 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(c 6))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 62 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(6))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(4)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(7))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 7 -1
  )
)
I 000053 55 1650          1644334376482 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1644334376481 2022.02.08 17:32:56)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3802          1644334376553 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1644334376552 2022.02.08 17:32:56)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1644333087588)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comOperation ~std_logic_vector{1~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultAnd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(6)(7)))))
      (line__57(_architecture 5 0 57 (_assignment (_simple)(_target(11))(_sensitivity(8)(9)(10)(0)))))
      (line__66(_architecture 6 0 66 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__76(_architecture 7 0 76 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(11(32))))))
      (line__78(_architecture 8 0 78 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(11(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 9 -1
  )
)
I 000053 55 2462          1644334376616 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1644334376615 2022.02.08 17:32:56)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(3)(1)(4)(2)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1644334376679 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1644334376679 2022.02.08 17:32:56)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1644334376737 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1644334376736 2022.02.08 17:32:56)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(3)(2)(0)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 1932          1644334376807 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1644334376806 2022.02.08 17:32:56)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 2 3 3 2 2 2 2 2 3 2 2 3 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 10216         1644334376876 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1644334376876 2022.02.08 17:32:56)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1644334235147)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comOperation ~std_logic_vector{1~downto~0}~128 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1210 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{16~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{16{2~downto~1}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{16{4~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{16{6~downto~5}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{16{8~downto~7}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{16{15~downto~14}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1313 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1312 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1311 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1315 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1314 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1324 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1323 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1329 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1332 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1331 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((comOperation)(commands(16))(commands(10))))(_target(7))(_sensitivity(13(10))(13(16))))))
      (line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__70(_architecture 11 0 70 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__73(_architecture 12 0 73 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 3 2 3 2 )
    (3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (2 3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1644334376944 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1644334376943 2022.02.08 17:32:56)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)(3)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17937         1644334377006 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1644334377006 2022.02.08 17:32:57)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~std_logic_vector{1~downto~0}~1326 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1338 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1340 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1334 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1336 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1342 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1344 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1346 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1348 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1352 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1354 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1356 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1358 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1360 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~std_logic_vector{1~downto~0}~1362 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1364 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1342 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1364 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1368 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1368 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1370 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1370 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1370 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1370 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1370 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~std_logic_vector{1~downto~0}~1370 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1370 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1366 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1366 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1368 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
I 000046 55 1449          1644334380158 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 39 ))
  (_version v35)
  (_time 1644334380157 2022.02.08 17:33:00)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643979917475)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
I 000055 55 5826          1644334380230 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1644334380229 2022.02.08 17:33:00)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 62 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 63 (_component reg )
      (_port
        ((clk)(clk))
        ((enableWr)(dmuxOut(_index 3)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 4)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 62 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(c 6))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 62 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(6))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(4)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(7))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 7 -1
  )
)
I 000053 55 1650          1644334380294 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1644334380294 2022.02.08 17:33:00)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
I 000046 55 3802          1644334380363 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1644334380362 2022.02.08 17:33:00)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1644333087588)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comOperation ~std_logic_vector{1~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultAnd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(6)(7)))))
      (line__57(_architecture 5 0 57 (_assignment (_simple)(_target(11))(_sensitivity(8)(9)(10)(0)))))
      (line__66(_architecture 6 0 66 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__76(_architecture 7 0 76 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(11(32))))))
      (line__78(_architecture 8 0 78 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(11(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 9 -1
  )
)
I 000053 55 2462          1644334380423 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1644334380423 2022.02.08 17:33:00)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(2)(3)(1)(4)(0))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
I 000062 55 1463          1644334380484 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1644334380483 2022.02.08 17:33:00)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
I 000057 55 2129          1644334380542 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1644334380542 2022.02.08 17:33:00)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(3)(0)(2)(1))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
I 000054 55 1932          1644334380605 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1644334380604 2022.02.08 17:33:00)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 3 2 2 2 3 3 2 2 2 2 2 3 2 2 3 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
I 000061 55 10216         1644334380666 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1644334380666 2022.02.08 17:33:00)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1644334235147)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comOperation ~std_logic_vector{1~downto~0}~128 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1210 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{16~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{16{2~downto~1}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{16{4~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{16{6~downto~5}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{16{8~downto~7}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{16{15~downto~14}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1313 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1312 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1311 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1315 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1314 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1324 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1323 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1329 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1332 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1331 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((comOperation)(commands(16))(commands(10))))(_target(7))(_sensitivity(13(10))(13(16))))))
      (line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__70(_architecture 11 0 70 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__73(_architecture 12 0 73 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 3 2 3 2 )
    (3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (2 3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
I 000059 55 2054          1644334380731 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1644334380730 2022.02.08 17:33:00)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(3)(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
I 000046 55 17937         1644334380801 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1644334380800 2022.02.08 17:33:00)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~std_logic_vector{1~downto~0}~1326 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1338 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1340 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1334 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1336 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1342 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1344 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1346 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1348 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1352 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1354 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1356 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1358 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1360 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~std_logic_vector{1~downto~0}~1362 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1364 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1342 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1364 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1368 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1368 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1370 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1370 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1370 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1370 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1370 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~std_logic_vector{1~downto~0}~1370 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1370 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1366 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1366 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1368 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
V 000046 55 1449          1644334563049 reg_a
(_unit VHDL (reg 0 28 (reg_a 0 39 ))
  (_version v35)
  (_time 1644334563048 2022.02.08 17:36:03)
  (_source (\./src/REGISTERSFILE_register.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643979917475)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in )(_event))))
    (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . reg_a 1 -1
  )
)
V 000055 55 5826          1644334563110 REGISTERFILE_a
(_unit VHDL (registerfile 0 28 (registerfile_a 0 43 ))
  (_version v35)
  (_time 1644334563109 2022.02.08 17:36:03)
  (_source (\./src/REGISTERFILE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932549494)
    (_use )
  )
  (_component
    (reg
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 48 (_entity (_in ))))
        (_port (_internal enableWr ~extieee.std_logic_1164.std_logic 0 49 (_entity (_in ))))
        (_port (_internal paralelIn ~std_logic_vector{31~downto~0}~13 0 50 (_entity (_in ))))
        (_port (_internal paralelOut ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_out ))))
      )
    )
  )
  (_generate regs 0 62 (_for ~INTEGER~range~1~to~3~13 )
    (_instantiation creg 0 63 (_component reg )
      (_port
        ((clk)(clk))
        ((enableWr)(dmuxOut(_index 3)))
        ((paralelIn)(DatWr))
        ((paralelOut)(registersOutputs(_range 4)))
      )
      (_use (_entity . reg)
      )
    )
    (_object
      (_constant (_internal i ~INTEGER~range~1~to~3~13 0 62 (_architecture )))
      (_type (_internal ~std_logic_vector{{4*32-1}{{{i+1}*32-1}~downto~{i*32}}~13 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (c 5 )(c 6))))))
      (_subprogram
      )
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatWr ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~128 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal dmuxOut ~std_logic_vector{3~downto~0}~13 0 56 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 0))))))
    (_signal (_internal registersOutputs ~std_logic_vector{{4*32-1}~downto~0}~13 0 57 (_architecture (_uni ))))
    (_type (_internal ~INTEGER~range~1~to~3~13 0 62 (_scalar (_to (i 1)(i 3)))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~13 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{2*32}-1}~downto~{1*32}}~1311 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 63)(i 32))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{3*32}-1}~downto~{2*32}}~1312 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 95)(i 64))))))
    (_type (_internal ~std_logic_vector{{4*32-1}{{{4*32}-1}~downto~{3*32}}~1313 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 127)(i 96))))))
    (_process
      (line__67(_architecture 0 0 67 (_assignment (_simple)(_target(8))(_sensitivity(3)))))
      (line__76(_architecture 1 0 76 (_assignment (_simple)(_target(6))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(4)))))
      (line__84(_architecture 2 0 84 (_assignment (_simple)(_target(7))(_sensitivity(9(d_127_96))(9(d_95_64))(9(d_63_32))(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 3 2 2 )
    (3 2 2 2 )
    (2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . REGISTERFILE_a 7 -1
  )
)
V 000053 55 1650          1644334563172 selectiion_a
(_unit VHDL (selection 0 28 (selectiion_a 0 39 ))
  (_version v35)
  (_time 1644334563171 2022.02.08 17:36:03)
  (_source (\./src/SELECTION.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643932719391)
    (_use )
  )
  (_object
    (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~124 0 33 (_entity (_out ))))
    (_process
      (line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selectiion_a 1 -1
  )
)
V 000046 55 3802          1644334563241 ALU_a
(_unit VHDL (alu 0 29 (alu_a 0 42 ))
  (_version v35)
  (_time 1644334563241 2022.02.08 17:36:03)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1644333087588)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comOperation ~std_logic_vector{1~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand1 ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operand2 ~std_logic_vector{31~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal result ~std_logic_vector{31~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{32~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 32)(i 0))))))
    (_signal (_internal signedOperand1 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal signedOperand2 ~std_logic_vector{32~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal resultAdd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultSub ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal resultAnd ~std_logic_vector{32~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal finalResult ~std_logic_vector{32~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{32{31~downto~0}~13 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(7))(_sensitivity(2)))))
      (line__51(_architecture 2 0 51 (_assignment (_simple)(_target(8))(_sensitivity(6)(7)))))
      (line__52(_architecture 3 0 52 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
      (line__54(_architecture 4 0 54 (_assignment (_simple)(_target(10))(_sensitivity(6)(7)))))
      (line__57(_architecture 5 0 57 (_assignment (_simple)(_target(11))(_sensitivity(8)(9)(10)(0)))))
      (line__66(_architecture 6 0 66 (_process (_simple)(_target(3))(_sensitivity(11)))))
      (line__76(_architecture 7 0 76 (_assignment (_simple)(_alias((sign)(finalResult(32))))(_target(4))(_sensitivity(11(32))))))
      (line__78(_architecture 8 0 78 (_assignment (_simple)(_alias((result)(finalResult(d_31_0))))(_target(5))(_sensitivity(11(d_31_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . ALU_a 9 -1
  )
)
V 000053 55 2462          1644334563307 datamemory_a
(_unit VHDL (datamemory 0 28 (datamemory_a 0 42 ))
  (_version v35)
  (_time 1644334563307 2022.02.08 17:36:03)
  (_source (\./src/DATAMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933699452)
    (_use )
  )
  (_object
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in )(_event))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataIn ~std_logic_vector{31~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataOut ~std_logic_vector{31~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal memoryContent 0 43 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 255))))))
    (_variable (_internal content memoryContent 0 47 (_process 0 )))
    (_variable (_internal index ~extSTD.STANDARD.INTEGER 0 48 (_process 0 )))
    (_process
      (line__46(_architecture 0 0 46 (_process (_simple)(_target(6))(_sensitivity(1)(3)(4)(0)(2))(_read(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . datamemory_a 1 -1
  )
)
V 000062 55 1463          1644334563378 dataMemoryInterface_a
(_unit VHDL (datamemoryinterface 0 28 (datamemoryinterface_a 0 37 ))
  (_version v35)
  (_time 1644334563377 2022.02.08 17:36:03)
  (_source (\./src/DATAMEMORYINTERFACE.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643933873101)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal addrIn ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal addrOut ~std_logic_vector{7~downto~0}~12 0 31 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_process
      (line__41(_architecture 0 0 41 (_assignment (_simple)(_alias((addrOut)(addrIn(d_7_0))))(_target(1))(_sensitivity(0(d_7_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . dataMemoryInterface_a 1 -1
  )
)
V 000057 55 2129          1644334563439 programCounter_a
(_unit VHDL (programcounter 0 29 (programcounter_a 0 42 ))
  (_version v35)
  (_time 1644334563439 2022.02.08 17:36:03)
  (_source (\./src/PC.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934460317)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in )(_event))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~12 0 35 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~122 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~122 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_variable (_internal address ~std_logic_vector{7~downto~0}~13 0 46 (_process 0 )))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(5))(_sensitivity(2)(3)(1)(0))(_read(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . programCounter_a 1 -1
  )
)
V 000054 55 1932          1644334563500 programMemory
(_unit VHDL (programmemory 0 28 (programmemory 0 37 ))
  (_version v35)
  (_time 1644334563499 2022.02.08 17:36:03)
  (_source (\./src/PROGRAMMEMORY.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643934618366)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal address ~std_logic_vector{7~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 31 (_entity (_out ))))
    (_process
      (line__40(_architecture 0 0 40 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 3 3 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 3 2 3 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 3 3 2 2 3 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 2 2 3 3 2 2 2 2 2 3 2 2 3 2 2 )
    (3 2 3 2 3 3 2 2 2 2 2 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . programMemory 1 -1
  )
)
V 000061 55 10216         1644334563562 instructionDecoder_a
(_unit VHDL (instructiondecoder 0 28 (instructiondecoder_a 0 53 ))
  (_version v35)
  (_time 1644334563562 2022.02.08 17:36:03)
  (_source (\./src/INSTRUCTIONDECODER.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1644334235147)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal instruction ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~126 0 37 (_entity (_out ))))
    (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 38 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~128 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal comOperation ~std_logic_vector{1~downto~0}~128 0 40 (_entity (_out ))))
    (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 42 (_entity (_out ))))
    (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 43 (_entity (_out ))))
    (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 44 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1210 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1210 0 46 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~12 0 47 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{16~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_signal (_internal commands ~std_logic_vector{16~downto~0}~13 0 55 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{16{2~downto~1}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 1))))))
    (_type (_internal ~std_logic_vector{16{4~downto~3}~13 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 3))))))
    (_type (_internal ~std_logic_vector{16{6~downto~5}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 5))))))
    (_type (_internal ~std_logic_vector{16{8~downto~7}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 7))))))
    (_type (_internal ~std_logic_vector{16{15~downto~14}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 14))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{5~downto~0}~13 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1313 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1312 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1311 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1316 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1315 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1314 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1319 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1318 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{12~downto~11}~1317 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 12)(i 11))))))
    (_type (_internal ~std_logic_vector{31{31~downto~26}~1320 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 26))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1322 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1321 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1324 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1323 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1326 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1325 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1328 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1327 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1330 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1329 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{22~downto~21}~1332 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 22)(i 21))))))
    (_type (_internal ~std_logic_vector{31{17~downto~16}~1331 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 17)(i 16))))))
    (_process
      (line__58(_architecture 0 0 58 (_assignment (_simple)(_alias((comWr)(commands(0))))(_target(1))(_sensitivity(13(0))))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_alias((comWrSel)(commands(d_2_1))))(_target(2))(_sensitivity(13(d_2_1))))))
      (line__60(_architecture 2 0 60 (_assignment (_simple)(_alias((comRdCh1Sel)(commands(d_4_3))))(_target(3))(_sensitivity(13(d_4_3))))))
      (line__61(_architecture 3 0 61 (_assignment (_simple)(_alias((comRdCh2Sel)(commands(d_6_5))))(_target(4))(_sensitivity(13(d_6_5))))))
      (line__62(_architecture 4 0 62 (_assignment (_simple)(_alias((comSelection1)(commands(d_8_7))))(_target(5))(_sensitivity(13(d_8_7))))))
      (line__63(_architecture 5 0 63 (_assignment (_simple)(_alias((comSelection2)(commands(9))))(_target(6))(_sensitivity(13(9))))))
      (line__64(_architecture 6 0 64 (_assignment (_simple)(_alias((comOperation)(commands(16))(commands(10))))(_target(7))(_sensitivity(13(10))(13(16))))))
      (line__66(_architecture 7 0 66 (_assignment (_simple)(_alias((rd)(commands(11))))(_target(8))(_sensitivity(13(11))))))
      (line__67(_architecture 8 0 67 (_assignment (_simple)(_alias((wr)(commands(12))))(_target(9))(_sensitivity(13(12))))))
      (line__68(_architecture 9 0 68 (_assignment (_simple)(_alias((cs)(commands(13))))(_target(10))(_sensitivity(13(13))))))
      (line__69(_architecture 10 0 69 (_assignment (_simple)(_alias((NormalJump)(commands(d_15_14))))(_target(11))(_sensitivity(13(d_15_14))))))
      (line__70(_architecture 11 0 70 (_assignment (_simple)(_alias((immediateValue)(instruction(d_15_0))))(_target(12))(_sensitivity(0(d_15_0))))))
      (line__73(_architecture 12 0 73 (_process (_simple)(_target(13))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 )
    (3 2 2 2 2 2 )
    (3 2 2 2 3 2 )
    (3 2 3 2 3 2 )
    (3 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 3 2 3 2 )
    (3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 )
    (3 2 3 2 3 3 )
    (3 2 2 2 3 3 )
    (2 2 2 3 2 2 )
    (2 2 2 3 2 3 )
    (2 2 2 2 3 2 )
    (2 2 3 2 3 2 )
    (2 2 2 2 2 2 2 3 2 2 )
    (2 2 )
    (2 2 2 3 3 2 2 3 2 2 )
    (2 2 )
    (2 2 2 3 2 3 2 3 2 3 )
    (2 2 )
    (2 2 3 2 2 2 3 2 2 2 )
    (2 2 )
    (2 3 2 2 2 2 3 2 2 2 )
    (2 2 )
    (2 3 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 3 3 2 )
    (2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . instructionDecoder_a 13 -1
  )
)
V 000059 55 2054          1644334563630 selection3Inputs_a
(_unit VHDL (selection3inputs 0 28 (selection3inputs_a 0 40 ))
  (_version v35)
  (_time 1644334563629 2022.02.08 17:36:03)
  (_source (\./src/SELECTION3INPUTS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643935349533)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I0 ~std_logic_vector{31~downto~0}~12 0 30 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I1 ~std_logic_vector{31~downto~0}~122 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal I2 ~std_logic_vector{31~downto~0}~124 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_port (_internal sel ~std_logic_vector{1~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal Y ~std_logic_vector{31~downto~0}~126 0 34 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_assignment (_simple)(_target(4))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . selection3Inputs_a 1 -1
  )
)
V 000046 55 17937         1644334563694 CPU_a
(_unit VHDL (cpu 0 28 (cpu_a 0 38 ))
  (_version v35)
  (_time 1644334563693 2022.02.08 17:36:03)
  (_source (\./src/CPU.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1643939089042)
    (_use )
  )
  (_component
    (selection3Inputs
      (_object
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1316 0 61 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1318 0 62 (_entity (_in ))))
        (_port (_internal I2 ~std_logic_vector{31~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal sel ~std_logic_vector{1~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (selection
      (_object
        (_port (_internal comSelect ~extieee.std_logic_1164.std_logic 0 53 (_entity (_in ))))
        (_port (_internal I0 ~std_logic_vector{31~downto~0}~1310 0 54 (_entity (_in ))))
        (_port (_internal I1 ~std_logic_vector{31~downto~0}~1312 0 55 (_entity (_in ))))
        (_port (_internal Y ~std_logic_vector{31~downto~0}~1314 0 56 (_entity (_out ))))
      )
    )
    (REGISTERFILE
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 42 (_entity (_in ))))
        (_port (_internal DatWr ~std_logic_vector{31~downto~0}~13 0 43 (_entity (_in ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~13 0 44 (_entity (_in ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~132 0 45 (_entity (_in ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~134 0 46 (_entity (_in ))))
        (_port (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~136 0 47 (_entity (_out ))))
        (_port (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~138 0 48 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal comOperation ~std_logic_vector{1~downto~0}~1326 0 70 (_entity (_in ))))
        (_port (_internal operand1 ~std_logic_vector{31~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal operand2 ~std_logic_vector{31~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal zero ~extieee.std_logic_1164.std_logic 0 73 (_entity (_out ))))
        (_port (_internal sign ~extieee.std_logic_1164.std_logic 0 74 (_entity (_out ))))
        (_port (_internal result ~std_logic_vector{31~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (dataMemoryInterface
      (_object
        (_port (_internal addrIn ~std_logic_vector{31~downto~0}~1338 0 91 (_entity (_in ))))
        (_port (_internal addrOut ~std_logic_vector{7~downto~0}~1340 0 92 (_entity (_out ))))
      )
    )
    (datamemory
      (_object
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 83 (_entity (_in ))))
        (_port (_internal address ~std_logic_vector{7~downto~0}~13 0 84 (_entity (_in ))))
        (_port (_internal dataIn ~std_logic_vector{31~downto~0}~1334 0 85 (_entity (_in ))))
        (_port (_internal dataOut ~std_logic_vector{31~downto~0}~1336 0 86 (_entity (_out ))))
      )
    )
    (programCounter
      (_object
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 97 (_entity (_in ))))
        (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1342 0 99 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_logic 0 100 (_entity (_in ))))
        (_port (_internal jumpAddress ~std_logic_vector{7~downto~0}~1344 0 101 (_entity (_in ))))
        (_port (_internal instructionAddress ~std_logic_vector{7~downto~0}~1346 0 102 (_entity (_out ))))
      )
    )
    (programMemory
      (_object
        (_port (_internal address ~std_logic_vector{7~downto~0}~1348 0 107 (_entity (_in ))))
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1350 0 108 (_entity (_out ))))
      )
    )
    (instructionDecoder
      (_object
        (_port (_internal instruction ~std_logic_vector{31~downto~0}~1352 0 113 (_entity (_in ))))
        (_port (_internal comWr ~extieee.std_logic_1164.std_logic 0 115 (_entity (_out ))))
        (_port (_internal comWrSel ~std_logic_vector{1~downto~0}~1354 0 116 (_entity (_out ))))
        (_port (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1356 0 117 (_entity (_out ))))
        (_port (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1358 0 118 (_entity (_out ))))
        (_port (_internal comSelection1 ~std_logic_vector{1~downto~0}~1360 0 120 (_entity (_out ))))
        (_port (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 121 (_entity (_out ))))
        (_port (_internal comOperation ~std_logic_vector{1~downto~0}~1362 0 123 (_entity (_out ))))
        (_port (_internal rd ~extieee.std_logic_1164.std_logic 0 125 (_entity (_out ))))
        (_port (_internal wr ~extieee.std_logic_1164.std_logic 0 126 (_entity (_out ))))
        (_port (_internal cs ~extieee.std_logic_1164.std_logic 0 127 (_entity (_out ))))
        (_port (_internal NormalJump ~std_logic_vector{1~downto~0}~1364 0 129 (_entity (_out ))))
        (_port (_internal immediateValue ~std_logic_vector{15~downto~0}~13 0 130 (_entity (_out ))))
      )
    )
  )
  (_instantiation cselection1 0 162 (_component selection3Inputs )
    (_port
      ((I0)(result))
      ((I1)(DatMemRd))
      ((I2)(DatSignal))
      ((sel)(comSelection1))
      ((Y)(DatWr))
    )
    (_use (_entity . selection3inputs)
    )
  )
  (_instantiation cselection2 0 163 (_component selection )
    (_port
      ((comSelect)(comSelection2))
      ((I0)(DatRdCh2))
      ((I1)(immediateValue))
      ((Y)(Operator2))
    )
    (_use (_entity . selection)
    )
  )
  (_instantiation cregfile 0 164 (_component REGISTERFILE )
    (_port
      ((clk)(clk))
      ((comWr)(comWr))
      ((DatWr)(DatWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((DatRdCh1)(DatRdCh1))
      ((DatRdCh2)(DatRdCh2))
    )
    (_use (_entity . registerfile)
    )
  )
  (_instantiation calu 0 165 (_component ALU )
    (_port
      ((comOperation)(comOperation))
      ((operand1)(DatRdCh1))
      ((operand2)(Operator2))
      ((zero)(Z))
      ((sign)(sign))
      ((result)(result))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation cdatameminterf 0 166 (_component dataMemoryInterface )
    (_port
      ((addrIn)(result))
      ((addrOut)(address))
    )
    (_use (_entity . datamemoryinterface)
    )
  )
  (_instantiation cdatamem 0 167 (_component datamemory )
    (_port
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((clk)(clk))
      ((address)(address))
      ((dataIn)(DatMemWr))
      ((dataOut)(DatMemRd))
    )
    (_use (_entity . datamemory)
    )
  )
  (_instantiation cPC 0 168 (_component programCounter )
    (_port
      ((clk)(clk))
      ((reset)(reset))
      ((NormalJump)(NormalJump))
      ((Z)(Z))
      ((jumpAddress)(immediateValue(d_7_0)))
      ((instructionAddress)(instructionAddress))
    )
    (_use (_entity . programcounter)
    )
  )
  (_instantiation cprogmem 0 169 (_component programMemory )
    (_port
      ((address)(instructionAddress))
      ((instruction)(instruction))
    )
    (_use (_entity . programmemory)
    )
  )
  (_instantiation cinstructionDecoder 0 170 (_component instructionDecoder )
    (_port
      ((instruction)(instruction))
      ((comWr)(comWr))
      ((comWrSel)(comWrSel))
      ((comRdCh1Sel)(comRdCh1Sel))
      ((comRdCh2Sel)(comRdCh2Sel))
      ((comSelection1)(comSelection1))
      ((comSelection2)(comSelection2))
      ((comOperation)(comOperation))
      ((rd)(rd))
      ((wr)(wr))
      ((cs)(cs))
      ((NormalJump)(NormalJump))
      ((immediateValue)(immediateValue(d_15_0)))
    )
    (_use (_entity . instructiondecoder)
    )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 30 (_entity (_in ))))
    (_port (_internal reset ~extieee.std_logic_1164.std_logic 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dataMemRdOut ~std_logic_vector{31~downto~0}~12 0 32 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~132 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~134 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1318 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1326 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 84 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 85 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 86 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1340 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1342 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1344 0 101 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1346 0 102 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1348 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 108 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 113 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1354 0 116 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1356 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1358 0 118 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1360 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1362 0 123 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1364 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_logic_vector{15~downto~0}~13 0 130 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1366 0 135 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal DatWr ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh1 ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatRdCh2 ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal Operator2 ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal result ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemWr ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatMemRd ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_signal (_internal DatSignal ~std_logic_vector{31~downto~0}~1366 0 135 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1368 0 136 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal address ~std_logic_vector{7~downto~0}~1368 0 136 (_architecture (_uni ))))
    (_signal (_internal Z ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal sign ~extieee.std_logic_1164.std_logic 0 137 (_architecture (_uni ))))
    (_signal (_internal comWr ~extieee.std_logic_1164.std_logic 0 139 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{1~downto~0}~1370 0 140 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_signal (_internal comWrSel ~std_logic_vector{1~downto~0}~1370 0 140 (_architecture (_uni ))))
    (_signal (_internal comRdCh1Sel ~std_logic_vector{1~downto~0}~1370 0 141 (_architecture (_uni ))))
    (_signal (_internal comRdCh2Sel ~std_logic_vector{1~downto~0}~1370 0 142 (_architecture (_uni ))))
    (_signal (_internal comSelection1 ~std_logic_vector{1~downto~0}~1370 0 144 (_architecture (_uni ))))
    (_signal (_internal comSelection2 ~extieee.std_logic_1164.std_logic 0 145 (_architecture (_uni ))))
    (_signal (_internal comOperation ~std_logic_vector{1~downto~0}~1370 0 147 (_architecture (_uni ))))
    (_signal (_internal rd ~extieee.std_logic_1164.std_logic 0 149 (_architecture (_uni ))))
    (_signal (_internal wr ~extieee.std_logic_1164.std_logic 0 150 (_architecture (_uni ))))
    (_signal (_internal cs ~extieee.std_logic_1164.std_logic 0 151 (_architecture (_uni ))))
    (_signal (_internal NormalJump ~std_logic_vector{1~downto~0}~1370 0 153 (_architecture (_uni ))))
    (_signal (_internal immediateValue ~std_logic_vector{31~downto~0}~1366 0 154 (_architecture (_uni ))))
    (_signal (_internal instruction ~std_logic_vector{31~downto~0}~1366 0 157 (_architecture (_uni ))))
    (_signal (_internal instructionAddress ~std_logic_vector{7~downto~0}~1368 0 158 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31{7~downto~0}~13 0 168 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{31{15~downto~0}~13 0 170 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_logic_vector{31{31~downto~16}~13 0 173 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_process
      (line__171(_architecture 0 0 171 (_assignment (_simple)(_alias((dataMemRdOut)(DatMemRd)))(_target(2))(_sensitivity(9)))))
      (line__172(_architecture 1 0 172 (_assignment (_simple)(_target(10))(_sensitivity(13)))))
      (line__173(_architecture 2 0 173 (_assignment (_simple)(_target(25(d_31_16))))))
      (line__174(_architecture 3 0 174 (_assignment (_simple)(_alias((DatMemWr)(DatRdCh2)))(_target(8))(_sensitivity(5)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . CPU_a 4 -1
  )
)
