# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder.vhd" \
"../../../../Sixteen_Bit_Adder.srcs/sources_1/new/Sixteen_Bit_Adder.vhd" \
"../../../../Sixteen_Bit_Adder.srcs/sim_1/new/Test_Sixteen_Bit_Adder.vhd" \

# Do not sort compile order
nosort
