Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Jun  2 11:05:30 2025
| Host         : sidharth-Alienware-Aurora-Ryzen-Edition running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                234         
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1024        
SYNTH-10   Warning           Wide multiplier                                            7           
TIMING-18  Warning           Missing input or output delay                              15          
TIMING-20  Warning           Non-clocked latch                                          33          
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (792)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (703)
5. checking no_input_delay (8)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (792)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[12]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (703)
--------------------------------------------------
 There are 703 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.117        0.000                      0                49496        0.038        0.000                      0                49496        8.750        0.000                       0                  8342  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.117        0.000                      0                49496        0.038        0.000                      0                49496        8.750        0.000                       0                  8342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/_rom_reg_256_511_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.825ns  (logic 5.200ns (27.621%)  route 13.625ns (72.379%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 24.770 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X25Y113        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/Q
                         net (fo=19, routed)          0.701     6.412    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[3]
    SLICE_X26Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.536 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     6.536    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19_n_1
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.937 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.937    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X26Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12_n_1
    SLICE_X26Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7_n_1
    SLICE_X26Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9_n_1
    SLICE_X26Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.393    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5_n_1
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.507    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.955 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.914     8.868    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X29Y107        LUT5 (Prop_lut5_I4_O)        0.303     9.171 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_356/O
                         net (fo=1, routed)           0.297     9.468    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.592 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_149/O
                         net (fo=73, routed)          1.067    10.659    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[29]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.150    10.809 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838    11.647    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    11.979 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    13.208    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    13.358 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.291    15.649    u_ram/_ram_reg_0_255_23_23/A3
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.367    16.015 r  u_ram/_ram_reg_0_255_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.015    u_ram/_ram_reg_0_255_23_23/OA
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    16.229 r  u_ram/_ram_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.229    u_ram/_ram_reg_0_255_23_23/O1
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    16.317 r  u_ram/_ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.322    17.639    u_ram/_ram_reg_0_255_23_23_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.319    17.958 r  u_ram/acc1_i_641/O
                         net (fo=1, routed)           0.000    17.958    u_ram/acc1_i_641_n_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.238    18.196 r  u_ram/acc1_i_422/O
                         net (fo=2, routed)           0.000    18.196    u_ram/acc1_i_422_n_1
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    18.300 r  u_ram/acc1_i_209/O
                         net (fo=1, routed)           1.151    19.451    u_tinyriscv/u_id_ex/inst_ff/acc1__1_29
    SLICE_X21Y104        LUT5 (Prop_lut5_I3_O)        0.316    19.767 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_62/O
                         net (fo=2, routed)           0.314    20.082    u_tinyriscv/u_id_ex/inst_ff/acc1_i_62_n_1
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.124    20.206 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.626    20.831    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X27Y110        LUT5 (Prop_lut5_I1_O)        0.124    20.955 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.402    21.357    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X27Y110        LUT6 (Prop_lut6_I1_O)        0.124    21.481 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           1.332    22.814    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.124    22.938 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          1.141    24.079    u_rom/_rom_reg_256_511_23_23/D
    SLICE_X14Y69         RAMS64E                                      r  u_rom/_rom_reg_256_511_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.429    24.770    u_rom/_rom_reg_256_511_23_23/WCLK
    SLICE_X14Y69         RAMS64E                                      r  u_rom/_rom_reg_256_511_23_23/RAMS64E_A/CLK
                         clock pessimism              0.187    24.957    
                         clock uncertainty           -0.035    24.921    
    SLICE_X14Y69         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.196    u_rom/_rom_reg_256_511_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.196    
                         arrival time                         -24.079    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.177ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/_rom_reg_2304_2559_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.759ns  (logic 5.200ns (27.718%)  route 13.559ns (72.282%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 24.764 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X25Y113        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/Q
                         net (fo=19, routed)          0.701     6.412    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[3]
    SLICE_X26Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.536 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     6.536    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19_n_1
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.937 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.937    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X26Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12_n_1
    SLICE_X26Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7_n_1
    SLICE_X26Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9_n_1
    SLICE_X26Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.393    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5_n_1
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.507    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.955 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.914     8.868    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X29Y107        LUT5 (Prop_lut5_I4_O)        0.303     9.171 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_356/O
                         net (fo=1, routed)           0.297     9.468    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.592 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_149/O
                         net (fo=73, routed)          1.067    10.659    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[29]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.150    10.809 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838    11.647    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    11.979 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    13.208    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    13.358 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.291    15.649    u_ram/_ram_reg_0_255_23_23/A3
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.367    16.015 r  u_ram/_ram_reg_0_255_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.015    u_ram/_ram_reg_0_255_23_23/OA
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    16.229 r  u_ram/_ram_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.229    u_ram/_ram_reg_0_255_23_23/O1
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    16.317 r  u_ram/_ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.322    17.639    u_ram/_ram_reg_0_255_23_23_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.319    17.958 r  u_ram/acc1_i_641/O
                         net (fo=1, routed)           0.000    17.958    u_ram/acc1_i_641_n_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.238    18.196 r  u_ram/acc1_i_422/O
                         net (fo=2, routed)           0.000    18.196    u_ram/acc1_i_422_n_1
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    18.300 r  u_ram/acc1_i_209/O
                         net (fo=1, routed)           1.151    19.451    u_tinyriscv/u_id_ex/inst_ff/acc1__1_29
    SLICE_X21Y104        LUT5 (Prop_lut5_I3_O)        0.316    19.767 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_62/O
                         net (fo=2, routed)           0.314    20.082    u_tinyriscv/u_id_ex/inst_ff/acc1_i_62_n_1
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.124    20.206 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.626    20.831    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X27Y110        LUT5 (Prop_lut5_I1_O)        0.124    20.955 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.402    21.357    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X27Y110        LUT6 (Prop_lut6_I1_O)        0.124    21.481 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           1.332    22.814    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.124    22.938 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          1.075    24.013    u_rom/_rom_reg_2304_2559_23_23/D
    SLICE_X12Y74         RAMS64E                                      r  u_rom/_rom_reg_2304_2559_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.423    24.764    u_rom/_rom_reg_2304_2559_23_23/WCLK
    SLICE_X12Y74         RAMS64E                                      r  u_rom/_rom_reg_2304_2559_23_23/RAMS64E_A/CLK
                         clock pessimism              0.187    24.951    
                         clock uncertainty           -0.035    24.915    
    SLICE_X12Y74         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.190    u_rom/_rom_reg_2304_2559_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.190    
                         arrival time                         -24.013    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.256ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/_rom_reg_1024_1279_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.685ns  (logic 5.200ns (27.828%)  route 13.485ns (72.172%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 24.769 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X25Y113        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/Q
                         net (fo=19, routed)          0.701     6.412    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[3]
    SLICE_X26Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.536 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     6.536    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19_n_1
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.937 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.937    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X26Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12_n_1
    SLICE_X26Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7_n_1
    SLICE_X26Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9_n_1
    SLICE_X26Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.393    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5_n_1
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.507    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.955 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.914     8.868    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X29Y107        LUT5 (Prop_lut5_I4_O)        0.303     9.171 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_356/O
                         net (fo=1, routed)           0.297     9.468    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.592 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_149/O
                         net (fo=73, routed)          1.067    10.659    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[29]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.150    10.809 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838    11.647    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    11.979 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    13.208    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    13.358 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.291    15.649    u_ram/_ram_reg_0_255_23_23/A3
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.367    16.015 r  u_ram/_ram_reg_0_255_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.015    u_ram/_ram_reg_0_255_23_23/OA
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    16.229 r  u_ram/_ram_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.229    u_ram/_ram_reg_0_255_23_23/O1
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    16.317 r  u_ram/_ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.322    17.639    u_ram/_ram_reg_0_255_23_23_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.319    17.958 r  u_ram/acc1_i_641/O
                         net (fo=1, routed)           0.000    17.958    u_ram/acc1_i_641_n_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.238    18.196 r  u_ram/acc1_i_422/O
                         net (fo=2, routed)           0.000    18.196    u_ram/acc1_i_422_n_1
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    18.300 r  u_ram/acc1_i_209/O
                         net (fo=1, routed)           1.151    19.451    u_tinyriscv/u_id_ex/inst_ff/acc1__1_29
    SLICE_X21Y104        LUT5 (Prop_lut5_I3_O)        0.316    19.767 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_62/O
                         net (fo=2, routed)           0.314    20.082    u_tinyriscv/u_id_ex/inst_ff/acc1_i_62_n_1
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.124    20.206 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.626    20.831    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X27Y110        LUT5 (Prop_lut5_I1_O)        0.124    20.955 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.402    21.357    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X27Y110        LUT6 (Prop_lut6_I1_O)        0.124    21.481 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           1.332    22.814    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.124    22.938 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          1.001    23.939    u_rom/_rom_reg_1024_1279_23_23/D
    SLICE_X14Y71         RAMS64E                                      r  u_rom/_rom_reg_1024_1279_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.428    24.769    u_rom/_rom_reg_1024_1279_23_23/WCLK
    SLICE_X14Y71         RAMS64E                                      r  u_rom/_rom_reg_1024_1279_23_23/RAMS64E_A/CLK
                         clock pessimism              0.187    24.956    
                         clock uncertainty           -0.035    24.920    
    SLICE_X14Y71         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.195    u_rom/_rom_reg_1024_1279_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.195    
                         arrival time                         -23.939    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/_rom_reg_768_1023_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.675ns  (logic 5.200ns (27.843%)  route 13.475ns (72.157%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 24.766 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X25Y113        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/Q
                         net (fo=19, routed)          0.701     6.412    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[3]
    SLICE_X26Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.536 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     6.536    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19_n_1
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.937 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.937    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X26Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12_n_1
    SLICE_X26Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7_n_1
    SLICE_X26Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9_n_1
    SLICE_X26Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.393    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5_n_1
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.507    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.955 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.914     8.868    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X29Y107        LUT5 (Prop_lut5_I4_O)        0.303     9.171 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_356/O
                         net (fo=1, routed)           0.297     9.468    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.592 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_149/O
                         net (fo=73, routed)          1.067    10.659    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[29]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.150    10.809 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838    11.647    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    11.979 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    13.208    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    13.358 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.291    15.649    u_ram/_ram_reg_0_255_23_23/A3
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.367    16.015 r  u_ram/_ram_reg_0_255_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.015    u_ram/_ram_reg_0_255_23_23/OA
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    16.229 r  u_ram/_ram_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.229    u_ram/_ram_reg_0_255_23_23/O1
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    16.317 r  u_ram/_ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.322    17.639    u_ram/_ram_reg_0_255_23_23_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.319    17.958 r  u_ram/acc1_i_641/O
                         net (fo=1, routed)           0.000    17.958    u_ram/acc1_i_641_n_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.238    18.196 r  u_ram/acc1_i_422/O
                         net (fo=2, routed)           0.000    18.196    u_ram/acc1_i_422_n_1
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    18.300 r  u_ram/acc1_i_209/O
                         net (fo=1, routed)           1.151    19.451    u_tinyriscv/u_id_ex/inst_ff/acc1__1_29
    SLICE_X21Y104        LUT5 (Prop_lut5_I3_O)        0.316    19.767 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_62/O
                         net (fo=2, routed)           0.314    20.082    u_tinyriscv/u_id_ex/inst_ff/acc1_i_62_n_1
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.124    20.206 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.626    20.831    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X27Y110        LUT5 (Prop_lut5_I1_O)        0.124    20.955 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.402    21.357    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X27Y110        LUT6 (Prop_lut6_I1_O)        0.124    21.481 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           1.332    22.814    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.124    22.938 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          0.991    23.929    u_rom/_rom_reg_768_1023_23_23/D
    SLICE_X14Y73         RAMS64E                                      r  u_rom/_rom_reg_768_1023_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.425    24.766    u_rom/_rom_reg_768_1023_23_23/WCLK
    SLICE_X14Y73         RAMS64E                                      r  u_rom/_rom_reg_768_1023_23_23/RAMS64E_A/CLK
                         clock pessimism              0.187    24.953    
                         clock uncertainty           -0.035    24.917    
    SLICE_X14Y73         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.192    u_rom/_rom_reg_768_1023_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.192    
                         arrival time                         -23.929    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/_rom_reg_512_767_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.675ns  (logic 5.200ns (27.842%)  route 13.475ns (72.158%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 24.770 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X25Y113        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/Q
                         net (fo=19, routed)          0.701     6.412    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[3]
    SLICE_X26Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.536 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     6.536    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19_n_1
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.937 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.937    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X26Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12_n_1
    SLICE_X26Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7_n_1
    SLICE_X26Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9_n_1
    SLICE_X26Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.393    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5_n_1
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.507    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.955 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.914     8.868    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X29Y107        LUT5 (Prop_lut5_I4_O)        0.303     9.171 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_356/O
                         net (fo=1, routed)           0.297     9.468    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.592 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_149/O
                         net (fo=73, routed)          1.067    10.659    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[29]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.150    10.809 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838    11.647    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    11.979 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    13.208    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    13.358 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.291    15.649    u_ram/_ram_reg_0_255_23_23/A3
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.367    16.015 r  u_ram/_ram_reg_0_255_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.015    u_ram/_ram_reg_0_255_23_23/OA
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    16.229 r  u_ram/_ram_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.229    u_ram/_ram_reg_0_255_23_23/O1
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    16.317 r  u_ram/_ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.322    17.639    u_ram/_ram_reg_0_255_23_23_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.319    17.958 r  u_ram/acc1_i_641/O
                         net (fo=1, routed)           0.000    17.958    u_ram/acc1_i_641_n_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.238    18.196 r  u_ram/acc1_i_422/O
                         net (fo=2, routed)           0.000    18.196    u_ram/acc1_i_422_n_1
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    18.300 r  u_ram/acc1_i_209/O
                         net (fo=1, routed)           1.151    19.451    u_tinyriscv/u_id_ex/inst_ff/acc1__1_29
    SLICE_X21Y104        LUT5 (Prop_lut5_I3_O)        0.316    19.767 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_62/O
                         net (fo=2, routed)           0.314    20.082    u_tinyriscv/u_id_ex/inst_ff/acc1_i_62_n_1
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.124    20.206 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.626    20.831    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X27Y110        LUT5 (Prop_lut5_I1_O)        0.124    20.955 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.402    21.357    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X27Y110        LUT6 (Prop_lut6_I1_O)        0.124    21.481 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           1.332    22.814    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.124    22.938 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          0.991    23.929    u_rom/_rom_reg_512_767_23_23/D
    SLICE_X14Y70         RAMS64E                                      r  u_rom/_rom_reg_512_767_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.429    24.770    u_rom/_rom_reg_512_767_23_23/WCLK
    SLICE_X14Y70         RAMS64E                                      r  u_rom/_rom_reg_512_767_23_23/RAMS64E_A/CLK
                         clock pessimism              0.187    24.957    
                         clock uncertainty           -0.035    24.921    
    SLICE_X14Y70         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.196    u_rom/_rom_reg_512_767_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.196    
                         arrival time                         -23.929    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/_rom_reg_2560_2815_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.663ns  (logic 5.200ns (27.860%)  route 13.464ns (72.140%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 24.767 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X25Y113        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/Q
                         net (fo=19, routed)          0.701     6.412    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[3]
    SLICE_X26Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.536 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     6.536    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19_n_1
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.937 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.937    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X26Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12_n_1
    SLICE_X26Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7_n_1
    SLICE_X26Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9_n_1
    SLICE_X26Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.393    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5_n_1
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.507    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.955 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.914     8.868    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X29Y107        LUT5 (Prop_lut5_I4_O)        0.303     9.171 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_356/O
                         net (fo=1, routed)           0.297     9.468    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.592 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_149/O
                         net (fo=73, routed)          1.067    10.659    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[29]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.150    10.809 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838    11.647    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    11.979 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    13.208    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    13.358 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.291    15.649    u_ram/_ram_reg_0_255_23_23/A3
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.367    16.015 r  u_ram/_ram_reg_0_255_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.015    u_ram/_ram_reg_0_255_23_23/OA
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    16.229 r  u_ram/_ram_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.229    u_ram/_ram_reg_0_255_23_23/O1
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    16.317 r  u_ram/_ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.322    17.639    u_ram/_ram_reg_0_255_23_23_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.319    17.958 r  u_ram/acc1_i_641/O
                         net (fo=1, routed)           0.000    17.958    u_ram/acc1_i_641_n_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.238    18.196 r  u_ram/acc1_i_422/O
                         net (fo=2, routed)           0.000    18.196    u_ram/acc1_i_422_n_1
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    18.300 r  u_ram/acc1_i_209/O
                         net (fo=1, routed)           1.151    19.451    u_tinyriscv/u_id_ex/inst_ff/acc1__1_29
    SLICE_X21Y104        LUT5 (Prop_lut5_I3_O)        0.316    19.767 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_62/O
                         net (fo=2, routed)           0.314    20.082    u_tinyriscv/u_id_ex/inst_ff/acc1_i_62_n_1
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.124    20.206 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.626    20.831    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X27Y110        LUT5 (Prop_lut5_I1_O)        0.124    20.955 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.402    21.357    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X27Y110        LUT6 (Prop_lut6_I1_O)        0.124    21.481 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           1.332    22.814    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.124    22.938 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          0.980    23.918    u_rom/_rom_reg_2560_2815_23_23/D
    SLICE_X14Y72         RAMS64E                                      r  u_rom/_rom_reg_2560_2815_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.426    24.767    u_rom/_rom_reg_2560_2815_23_23/WCLK
    SLICE_X14Y72         RAMS64E                                      r  u_rom/_rom_reg_2560_2815_23_23/RAMS64E_A/CLK
                         clock pessimism              0.187    24.954    
                         clock uncertainty           -0.035    24.918    
    SLICE_X14Y72         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.193    u_rom/_rom_reg_2560_2815_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.193    
                         arrival time                         -23.918    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/_rom_reg_1280_1535_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.656ns  (logic 5.200ns (27.870%)  route 13.457ns (72.130%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 24.767 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X25Y113        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/Q
                         net (fo=19, routed)          0.701     6.412    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[3]
    SLICE_X26Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.536 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     6.536    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19_n_1
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.937 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.937    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X26Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12_n_1
    SLICE_X26Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7_n_1
    SLICE_X26Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9_n_1
    SLICE_X26Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.393    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5_n_1
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.507    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.955 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.914     8.868    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X29Y107        LUT5 (Prop_lut5_I4_O)        0.303     9.171 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_356/O
                         net (fo=1, routed)           0.297     9.468    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.592 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_149/O
                         net (fo=73, routed)          1.067    10.659    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[29]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.150    10.809 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838    11.647    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    11.979 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    13.208    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    13.358 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.291    15.649    u_ram/_ram_reg_0_255_23_23/A3
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.367    16.015 r  u_ram/_ram_reg_0_255_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.015    u_ram/_ram_reg_0_255_23_23/OA
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    16.229 r  u_ram/_ram_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.229    u_ram/_ram_reg_0_255_23_23/O1
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    16.317 r  u_ram/_ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.322    17.639    u_ram/_ram_reg_0_255_23_23_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.319    17.958 r  u_ram/acc1_i_641/O
                         net (fo=1, routed)           0.000    17.958    u_ram/acc1_i_641_n_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.238    18.196 r  u_ram/acc1_i_422/O
                         net (fo=2, routed)           0.000    18.196    u_ram/acc1_i_422_n_1
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    18.300 r  u_ram/acc1_i_209/O
                         net (fo=1, routed)           1.151    19.451    u_tinyriscv/u_id_ex/inst_ff/acc1__1_29
    SLICE_X21Y104        LUT5 (Prop_lut5_I3_O)        0.316    19.767 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_62/O
                         net (fo=2, routed)           0.314    20.082    u_tinyriscv/u_id_ex/inst_ff/acc1_i_62_n_1
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.124    20.206 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.626    20.831    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X27Y110        LUT5 (Prop_lut5_I1_O)        0.124    20.955 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.402    21.357    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X27Y110        LUT6 (Prop_lut6_I1_O)        0.124    21.481 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           1.332    22.814    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.124    22.938 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          0.973    23.911    u_rom/_rom_reg_1280_1535_23_23/D
    SLICE_X12Y72         RAMS64E                                      r  u_rom/_rom_reg_1280_1535_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.426    24.767    u_rom/_rom_reg_1280_1535_23_23/WCLK
    SLICE_X12Y72         RAMS64E                                      r  u_rom/_rom_reg_1280_1535_23_23/RAMS64E_A/CLK
                         clock pessimism              0.187    24.954    
                         clock uncertainty           -0.035    24.918    
    SLICE_X12Y72         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.193    u_rom/_rom_reg_1280_1535_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.193    
                         arrival time                         -23.911    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/_rom_reg_3840_4095_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.656ns  (logic 5.200ns (27.870%)  route 13.457ns (72.130%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 24.769 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X25Y113        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/Q
                         net (fo=19, routed)          0.701     6.412    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[3]
    SLICE_X26Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.536 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     6.536    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19_n_1
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.937 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.937    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X26Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12_n_1
    SLICE_X26Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7_n_1
    SLICE_X26Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9_n_1
    SLICE_X26Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.393    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5_n_1
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.507    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.955 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.914     8.868    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X29Y107        LUT5 (Prop_lut5_I4_O)        0.303     9.171 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_356/O
                         net (fo=1, routed)           0.297     9.468    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.592 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_149/O
                         net (fo=73, routed)          1.067    10.659    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[29]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.150    10.809 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838    11.647    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    11.979 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    13.208    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    13.358 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.291    15.649    u_ram/_ram_reg_0_255_23_23/A3
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.367    16.015 r  u_ram/_ram_reg_0_255_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.015    u_ram/_ram_reg_0_255_23_23/OA
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    16.229 r  u_ram/_ram_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.229    u_ram/_ram_reg_0_255_23_23/O1
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    16.317 r  u_ram/_ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.322    17.639    u_ram/_ram_reg_0_255_23_23_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.319    17.958 r  u_ram/acc1_i_641/O
                         net (fo=1, routed)           0.000    17.958    u_ram/acc1_i_641_n_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.238    18.196 r  u_ram/acc1_i_422/O
                         net (fo=2, routed)           0.000    18.196    u_ram/acc1_i_422_n_1
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    18.300 r  u_ram/acc1_i_209/O
                         net (fo=1, routed)           1.151    19.451    u_tinyriscv/u_id_ex/inst_ff/acc1__1_29
    SLICE_X21Y104        LUT5 (Prop_lut5_I3_O)        0.316    19.767 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_62/O
                         net (fo=2, routed)           0.314    20.082    u_tinyriscv/u_id_ex/inst_ff/acc1_i_62_n_1
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.124    20.206 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.626    20.831    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X27Y110        LUT5 (Prop_lut5_I1_O)        0.124    20.955 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.402    21.357    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X27Y110        LUT6 (Prop_lut6_I1_O)        0.124    21.481 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           1.332    22.814    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.124    22.938 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          0.973    23.911    u_rom/_rom_reg_3840_4095_23_23/D
    SLICE_X12Y71         RAMS64E                                      r  u_rom/_rom_reg_3840_4095_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.428    24.769    u_rom/_rom_reg_3840_4095_23_23/WCLK
    SLICE_X12Y71         RAMS64E                                      r  u_rom/_rom_reg_3840_4095_23_23/RAMS64E_A/CLK
                         clock pessimism              0.187    24.956    
                         clock uncertainty           -0.035    24.920    
    SLICE_X12Y71         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.195    u_rom/_rom_reg_3840_4095_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.195    
                         arrival time                         -23.911    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/_rom_reg_0_255_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.638ns  (logic 5.200ns (27.898%)  route 13.438ns (72.102%))
  Logic Levels:           25  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 24.765 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X25Y113        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/Q
                         net (fo=19, routed)          0.701     6.412    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[3]
    SLICE_X26Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.536 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     6.536    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19_n_1
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.937 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.937    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X26Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12_n_1
    SLICE_X26Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7_n_1
    SLICE_X26Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9_n_1
    SLICE_X26Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.393    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5_n_1
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.507    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.955 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.914     8.868    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X29Y107        LUT5 (Prop_lut5_I4_O)        0.303     9.171 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_356/O
                         net (fo=1, routed)           0.297     9.468    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.592 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_149/O
                         net (fo=73, routed)          1.067    10.659    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[29]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.150    10.809 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838    11.647    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    11.979 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    13.208    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    13.358 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.291    15.649    u_ram/_ram_reg_0_255_23_23/A3
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.367    16.015 r  u_ram/_ram_reg_0_255_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    16.015    u_ram/_ram_reg_0_255_23_23/OA
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    16.229 r  u_ram/_ram_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    16.229    u_ram/_ram_reg_0_255_23_23/O1
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    16.317 r  u_ram/_ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.322    17.639    u_ram/_ram_reg_0_255_23_23_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.319    17.958 r  u_ram/acc1_i_641/O
                         net (fo=1, routed)           0.000    17.958    u_ram/acc1_i_641_n_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.238    18.196 r  u_ram/acc1_i_422/O
                         net (fo=2, routed)           0.000    18.196    u_ram/acc1_i_422_n_1
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    18.300 r  u_ram/acc1_i_209/O
                         net (fo=1, routed)           1.151    19.451    u_tinyriscv/u_id_ex/inst_ff/acc1__1_29
    SLICE_X21Y104        LUT5 (Prop_lut5_I3_O)        0.316    19.767 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_62/O
                         net (fo=2, routed)           0.314    20.082    u_tinyriscv/u_id_ex/inst_ff/acc1_i_62_n_1
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.124    20.206 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.626    20.831    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X27Y110        LUT5 (Prop_lut5_I1_O)        0.124    20.955 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.402    21.357    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X27Y110        LUT6 (Prop_lut6_I1_O)        0.124    21.481 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           1.332    22.814    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.124    22.938 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          0.954    23.892    u_rom/_rom_reg_0_255_23_23/D
    SLICE_X10Y74         RAMS64E                                      r  u_rom/_rom_reg_0_255_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.424    24.765    u_rom/_rom_reg_0_255_23_23/WCLK
    SLICE_X10Y74         RAMS64E                                      r  u_rom/_rom_reg_0_255_23_23/RAMS64E_A/CLK
                         clock pessimism              0.187    24.952    
                         clock uncertainty           -0.035    24.916    
    SLICE_X10Y74         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.191    u_rom/_rom_reg_0_255_23_23/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.191    
                         arrival time                         -23.892    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/_rom_reg_1024_1279_21_21/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.710ns  (logic 5.049ns (26.986%)  route 13.661ns (73.014%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 24.838 - 20.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.733     5.254    u_tinyriscv/u_id_ex/op1_ff/clk_IBUF_BUFG
    SLICE_X25Y113        FDRE                                         r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y113        FDRE (Prop_fdre_C_Q)         0.456     5.710 r  u_tinyriscv/u_id_ex/op1_ff/qout_r_reg[3]/Q
                         net (fo=19, routed)          0.701     6.412    u_tinyriscv/u_id_ex/op1_ff/ie_op1_o[3]
    SLICE_X26Y113        LUT2 (Prop_lut2_I0_O)        0.124     6.536 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19/O
                         net (fo=1, routed)           0.000     6.536    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_19_n_1
    SLICE_X26Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.937 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.937    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[3]_i_7_n_1
    SLICE_X26Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.051 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[7]_i_12_n_1
    SLICE_X26Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[11]_i_7_n_1
    SLICE_X26Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[14]_i_9_n_1
    SLICE_X26Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.393    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[19]_i_5_n_1
    SLICE_X26Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.507 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.507    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[23]_i_5_n_1
    SLICE_X26Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.621 r  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.621    u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[27]_i_5_n_1
    SLICE_X26Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.955 f  u_tinyriscv/u_id_ex/op1_ff/reg_wdata_reg[31]_i_14/O[1]
                         net (fo=7, routed)           0.914     8.868    u_tinyriscv/u_id_ex/inst_ff/data4[29]
    SLICE_X29Y107        LUT5 (Prop_lut5_I4_O)        0.303     9.171 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_356/O
                         net (fo=1, routed)           0.297     9.468    u_tinyriscv/u_id_ex/inst_ff/ex_mem_raddr_o[29]
    SLICE_X31Y107        LUT6 (Prop_lut6_I5_O)        0.124     9.592 f  u_tinyriscv/u_id_ex/inst_ff/acc1_i_149/O
                         net (fo=73, routed)          1.067    10.659    u_tinyriscv/u_id_ex/inst_ff/m0_addr_i[29]
    SLICE_X35Y101        LUT4 (Prop_lut4_I2_O)        0.150    10.809 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838    11.647    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    11.979 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    13.208    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    13.358 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.084    15.442    u_ram/_ram_reg_2304_2559_21_21/A3
    SLICE_X52Y120        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.326    15.768 r  u_ram/_ram_reg_2304_2559_21_21/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.768    u_ram/_ram_reg_2304_2559_21_21/OD
    SLICE_X52Y120        MUXF7 (Prop_muxf7_I0_O)      0.241    16.009 r  u_ram/_ram_reg_2304_2559_21_21/F7.B/O
                         net (fo=1, routed)           0.000    16.009    u_ram/_ram_reg_2304_2559_21_21/O0
    SLICE_X52Y120        MUXF8 (Prop_muxf8_I0_O)      0.098    16.107 r  u_ram/_ram_reg_2304_2559_21_21/F8/O
                         net (fo=1, routed)           1.282    17.389    u_ram/_ram_reg_2304_2559_21_21_n_1
    SLICE_X49Y106        LUT6 (Prop_lut6_I3_O)        0.319    17.708 r  u_ram/acc1_i_437/O
                         net (fo=2, routed)           0.000    17.708    u_ram/acc1_i_437_n_1
    SLICE_X49Y106        MUXF7 (Prop_muxf7_I0_O)      0.212    17.920 r  u_ram/_rom_reg_0_255_21_21_i_19/O
                         net (fo=1, routed)           0.601    18.521    u_ram/_rom_reg_0_255_21_21_i_19_n_1
    SLICE_X51Y105        LUT5 (Prop_lut5_I1_O)        0.299    18.820 r  u_ram/_rom_reg_0_255_21_21_i_16/O
                         net (fo=1, routed)           1.015    19.835    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_21_21_i_13_0
    SLICE_X21Y105        LUT6 (Prop_lut6_I0_O)        0.124    19.959 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_21_21_i_15/O
                         net (fo=1, routed)           0.582    20.541    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_21_21_i_15_n_1
    SLICE_X19Y109        LUT6 (Prop_lut6_I3_O)        0.124    20.665 f  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_21_21_i_13/O
                         net (fo=1, routed)           0.436    21.100    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_21_21_i_13_n_1
    SLICE_X16Y108        LUT6 (Prop_lut6_I4_O)        0.124    21.224 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_21_21_i_10/O
                         net (fo=7, routed)           0.988    22.212    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[21]
    SLICE_X13Y89         LUT6 (Prop_lut6_I1_O)        0.124    22.336 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_21_21_i_1/O
                         net (fo=64, routed)          1.628    23.964    u_rom/_rom_reg_1024_1279_21_21/D
    SLICE_X6Y68          RAMS64E                                      r  u_rom/_rom_reg_1024_1279_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.497    24.838    u_rom/_rom_reg_1024_1279_21_21/WCLK
    SLICE_X6Y68          RAMS64E                                      r  u_rom/_rom_reg_1024_1279_21_21/RAMS64E_A/CLK
                         clock pessimism              0.187    25.025    
                         clock uncertainty           -0.035    24.989    
    SLICE_X6Y68          RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    24.264    u_rom/_rom_reg_1024_1279_21_21/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         24.264    
                         arrival time                         -23.964    
  -------------------------------------------------------------------
                         slack                                  0.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_uart_debug/rx_data_reg[62][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_debug/fw_file_size_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.315%)  route 0.198ns (54.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.561     1.444    u_uart_debug/clk_IBUF_BUFG
    SLICE_X34Y41         FDRE                                         r  u_uart_debug/rx_data_reg[62][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  u_uart_debug/rx_data_reg[62][6]/Q
                         net (fo=4, routed)           0.198     1.806    u_uart_debug/p_1_in__0[22]
    SLICE_X38Y38         FDRE                                         r  u_uart_debug/fw_file_size_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.830     1.957    u_uart_debug/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  u_uart_debug/fw_file_size_reg[22]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.060     1.768    u_uart_debug/fw_file_size_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_csr_reg/mstatus_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_clint/data_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.226ns (57.771%)  route 0.165ns (42.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.630     1.514    u_tinyriscv/u_csr_reg/clk_IBUF_BUFG
    SLICE_X37Y126        FDRE                                         r  u_tinyriscv/u_csr_reg/mstatus_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.128     1.642 r  u_tinyriscv/u_csr_reg/mstatus_reg[29]/Q
                         net (fo=2, routed)           0.165     1.807    u_tinyriscv/u_clint/data_o_reg[31]_1[28]
    SLICE_X35Y125        LUT4 (Prop_lut4_I0_O)        0.098     1.905 r  u_tinyriscv/u_clint/data_o[29]_i_1/O
                         net (fo=1, routed)           0.000     1.905    u_tinyriscv/u_clint/data_o[29]_i_1_n_1
    SLICE_X35Y125        FDRE                                         r  u_tinyriscv/u_clint/data_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.900     2.028    u_tinyriscv/u_clint/clk_IBUF_BUFG
    SLICE_X35Y125        FDRE                                         r  u_tinyriscv/u_clint/data_o_reg[29]/C
                         clock pessimism             -0.253     1.774    
    SLICE_X35Y125        FDRE (Hold_fdre_C_D)         0.092     1.866    u_tinyriscv/u_clint/data_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.440%)  route 0.236ns (62.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.635     1.519    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X39Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y131        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u_jtag_top/u_jtag_dm/data0_reg[3]/Q
                         net (fo=2, routed)           0.236     1.895    u_jtag_top/u_jtag_dm/data0_reg_n_1_[3]
    SLICE_X33Y132        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.908     2.036    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X33Y132        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[3]/C
                         clock pessimism             -0.253     1.782    
    SLICE_X33Y132        FDCE (Hold_fdce_C_D)         0.070     1.852    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_uart_debug/rx_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_debug/write_mem_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.547%)  route 0.222ns (54.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.561     1.444    u_uart_debug/clk_IBUF_BUFG
    SLICE_X31Y54         FDRE                                         r  u_uart_debug/rx_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  u_uart_debug/rx_data_reg[2][0]/Q
                         net (fo=4, routed)           0.222     1.808    u_uart_debug/in150[8]
    SLICE_X29Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  u_uart_debug/write_mem_data[8]_i_1/O
                         net (fo=1, routed)           0.000     1.853    u_uart_debug/write_mem_data[8]_i_1_n_1
    SLICE_X29Y49         FDRE                                         r  u_uart_debug/write_mem_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.834     1.961    u_uart_debug/clk_IBUF_BUFG
    SLICE_X29Y49         FDRE                                         r  u_uart_debug/write_mem_data_reg[8]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.092     1.809    u_uart_debug/write_mem_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.006%)  route 0.200ns (60.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.635     1.519    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X37Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y131        FDCE (Prop_fdce_C_Q)         0.128     1.647 r  u_jtag_top/u_jtag_dm/data0_reg[21]/Q
                         net (fo=2, routed)           0.200     1.847    u_jtag_top/u_jtag_dm/data0_reg_n_1_[21]
    SLICE_X30Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.907     2.035    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X30Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[21]/C
                         clock pessimism             -0.253     1.781    
    SLICE_X30Y131        FDCE (Hold_fdce_C_D)         0.009     1.790    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.354%)  route 0.247ns (63.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.634     1.518    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X36Y130        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y130        FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u_jtag_top/u_jtag_dm/data0_reg[30]/Q
                         net (fo=2, routed)           0.247     1.905    u_jtag_top/u_jtag_dm/data0_reg_n_1_[30]
    SLICE_X33Y132        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.908     2.036    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X33Y132        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[30]/C
                         clock pessimism             -0.253     1.782    
    SLICE_X33Y132        FDCE (Hold_fdce_C_D)         0.066     1.848    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_if_id/inst_ff/qout_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.211%)  route 0.259ns (64.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.637     1.521    u_tinyriscv/u_if_id/inst_ff/clk_IBUF_BUFG
    SLICE_X40Y117        FDRE                                         r  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y117        FDRE (Prop_fdre_C_Q)         0.141     1.662 r  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[29]/Q
                         net (fo=15, routed)          0.259     1.921    u_tinyriscv/u_id_ex/inst_ff/if_inst_o[26]
    SLICE_X33Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.909     2.037    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X33Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[29]/C
                         clock pessimism             -0.253     1.783    
    SLICE_X33Y116        FDRE (Hold_fdre_C_D)         0.072     1.855    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_uart_debug/write_mem_byte_index3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_debug/write_mem_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.561%)  route 0.251ns (57.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.563     1.446    u_uart_debug/clk_IBUF_BUFG
    SLICE_X29Y46         FDRE                                         r  u_uart_debug/write_mem_byte_index3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u_uart_debug/write_mem_byte_index3_reg[7]/Q
                         net (fo=9, routed)           0.251     1.838    u_uart_debug/write_mem_byte_index3_reg_n_1_[7]
    SLICE_X15Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.883 r  u_uart_debug/write_mem_data[25]_i_1/O
                         net (fo=1, routed)           0.000     1.883    u_uart_debug/write_mem_data[25]_i_1_n_1
    SLICE_X15Y50         FDRE                                         r  u_uart_debug/write_mem_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.834     1.962    u_uart_debug/clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  u_uart_debug/write_mem_data_reg[25]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.092     1.810    u_uart_debug/write_mem_data_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/data0_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.401%)  route 0.269ns (65.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.635     1.519    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X40Y130        FDCE                                         r  u_jtag_top/u_jtag_dm/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y130        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u_jtag_top/u_jtag_dm/data0_reg[5]/Q
                         net (fo=2, routed)           0.269     1.928    u_jtag_top/u_jtag_dm/data0_reg_n_1_[5]
    SLICE_X33Y132        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.908     2.036    u_jtag_top/u_jtag_dm/clk_IBUF_BUFG
    SLICE_X33Y132        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[5]/C
                         clock pessimism             -0.253     1.782    
    SLICE_X33Y132        FDCE (Hold_fdce_C_D)         0.072     1.854    u_jtag_top/u_jtag_dm/dm_reg_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_if_id/inst_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.306%)  route 0.244ns (56.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.639     1.523    u_tinyriscv/u_if_id/inst_ff/clk_IBUF_BUFG
    SLICE_X41Y115        FDRE                                         r  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y115        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  u_tinyriscv/u_if_id/inst_ff/qout_r_reg[0]/Q
                         net (fo=14, routed)          0.244     1.907    u_tinyriscv/u_id_ex/inst_ff/if_inst_o[0]
    SLICE_X32Y116        LUT5 (Prop_lut5_I4_O)        0.045     1.952 r  u_tinyriscv/u_id_ex/inst_ff/qout_r[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.952    u_tinyriscv/u_id_ex/inst_ff/p_0_in[0]
    SLICE_X32Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.909     2.037    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X32Y116        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[0]/C
                         clock pessimism             -0.253     1.783    
    SLICE_X32Y116        FDRE (Hold_fdre_C_D)         0.091     1.874    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X22Y136  over_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X24Y140  succ_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X39Y102  gpio_0/gpio_ctrl_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X28Y104  gpio_0/gpio_ctrl_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y110  gpio_0/gpio_ctrl_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X48Y114  gpio_0/gpio_ctrl_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X21Y106  gpio_0/gpio_ctrl_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X39Y116  gpio_0/gpio_ctrl_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y117  gpio_0/gpio_ctrl_reg[15]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y56   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y56   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X42Y63   u_ram/_ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y56   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X52Y56   u_ram/_ram_reg_0_255_10_10/RAMS64E_A/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           701 Endpoints
Min Delay           701 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.359ns  (logic 3.977ns (15.683%)  route 21.382ns (84.317%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          2.007    12.200    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    12.324 r  u_uart_debug/_ram_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         1.781    14.105    u_ram/_ram_reg_3328_3583_31_31/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.229 r  u_ram/_ram_reg_3328_3583_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.229    u_ram/_ram_reg_3328_3583_31_31/OD
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I0_O)      0.241    14.470 r  u_ram/_ram_reg_3328_3583_31_31/F7.B/O
                         net (fo=1, routed)           0.000    14.470    u_ram/_ram_reg_3328_3583_31_31/O0
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I0_O)      0.098    14.568 r  u_ram/_ram_reg_3328_3583_31_31/F8/O
                         net (fo=1, routed)           1.506    16.074    u_ram/_ram_reg_3328_3583_31_31_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.319    16.393 r  u_ram/qout_r[31]_i_13__0/O
                         net (fo=2, routed)           0.000    16.393    u_ram/qout_r[31]_i_13__0_n_1
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    16.610 r  u_ram/acc1_i_366/O
                         net (fo=1, routed)           0.000    16.610    u_ram/acc1_i_366_n_1
    SLICE_X33Y64         MUXF8 (Prop_muxf8_I1_O)      0.094    16.704 r  u_ram/acc1_i_158/O
                         net (fo=1, routed)           1.012    17.716    u_tinyriscv/u_id_ex/inst_ff/acc1__1_37
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.032 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_38/O
                         net (fo=2, routed)           0.389    18.421    u_tinyriscv/u_id_ex/inst_ff/acc1_i_38_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124    18.545 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_3/O
                         net (fo=9, routed)           3.062    21.608    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.732 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=2, routed)           0.881    22.612    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.736 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=16, routed)          1.630    24.367    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.124    24.491 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.868    25.359    u_tinyriscv/u_ex/D[26]
    SLICE_X12Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.345ns  (logic 3.977ns (15.691%)  route 21.368ns (84.309%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          2.007    12.200    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    12.324 r  u_uart_debug/_ram_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         1.781    14.105    u_ram/_ram_reg_3328_3583_31_31/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.229 r  u_ram/_ram_reg_3328_3583_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.229    u_ram/_ram_reg_3328_3583_31_31/OD
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I0_O)      0.241    14.470 r  u_ram/_ram_reg_3328_3583_31_31/F7.B/O
                         net (fo=1, routed)           0.000    14.470    u_ram/_ram_reg_3328_3583_31_31/O0
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I0_O)      0.098    14.568 r  u_ram/_ram_reg_3328_3583_31_31/F8/O
                         net (fo=1, routed)           1.506    16.074    u_ram/_ram_reg_3328_3583_31_31_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.319    16.393 r  u_ram/qout_r[31]_i_13__0/O
                         net (fo=2, routed)           0.000    16.393    u_ram/qout_r[31]_i_13__0_n_1
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    16.610 r  u_ram/acc1_i_366/O
                         net (fo=1, routed)           0.000    16.610    u_ram/acc1_i_366_n_1
    SLICE_X33Y64         MUXF8 (Prop_muxf8_I1_O)      0.094    16.704 r  u_ram/acc1_i_158/O
                         net (fo=1, routed)           1.012    17.716    u_tinyriscv/u_id_ex/inst_ff/acc1__1_37
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.032 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_38/O
                         net (fo=2, routed)           0.389    18.421    u_tinyriscv/u_id_ex/inst_ff/acc1_i_38_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124    18.545 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_3/O
                         net (fo=9, routed)           3.062    21.608    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.732 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=2, routed)           0.881    22.612    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.736 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=16, routed)          1.972    24.708    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X15Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.832 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.513    25.345    u_tinyriscv/u_ex/D[30]
    SLICE_X12Y125        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.289ns  (logic 3.977ns (15.726%)  route 21.312ns (84.274%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          2.007    12.200    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    12.324 r  u_uart_debug/_ram_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         1.781    14.105    u_ram/_ram_reg_3328_3583_31_31/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.229 r  u_ram/_ram_reg_3328_3583_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.229    u_ram/_ram_reg_3328_3583_31_31/OD
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I0_O)      0.241    14.470 r  u_ram/_ram_reg_3328_3583_31_31/F7.B/O
                         net (fo=1, routed)           0.000    14.470    u_ram/_ram_reg_3328_3583_31_31/O0
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I0_O)      0.098    14.568 r  u_ram/_ram_reg_3328_3583_31_31/F8/O
                         net (fo=1, routed)           1.506    16.074    u_ram/_ram_reg_3328_3583_31_31_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.319    16.393 r  u_ram/qout_r[31]_i_13__0/O
                         net (fo=2, routed)           0.000    16.393    u_ram/qout_r[31]_i_13__0_n_1
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    16.610 r  u_ram/acc1_i_366/O
                         net (fo=1, routed)           0.000    16.610    u_ram/acc1_i_366_n_1
    SLICE_X33Y64         MUXF8 (Prop_muxf8_I1_O)      0.094    16.704 r  u_ram/acc1_i_158/O
                         net (fo=1, routed)           1.012    17.716    u_tinyriscv/u_id_ex/inst_ff/acc1__1_37
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.032 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_38/O
                         net (fo=2, routed)           0.389    18.421    u_tinyriscv/u_id_ex/inst_ff/acc1_i_38_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124    18.545 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_3/O
                         net (fo=9, routed)           3.062    21.608    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.732 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=2, routed)           0.881    22.612    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.736 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=16, routed)          1.779    24.515    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X14Y122        LUT6 (Prop_lut6_I0_O)        0.124    24.639 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.649    25.289    u_tinyriscv/u_ex/D[24]
    SLICE_X12Y125        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.082ns  (logic 3.977ns (15.856%)  route 21.105ns (84.144%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          2.007    12.200    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    12.324 r  u_uart_debug/_ram_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         1.781    14.105    u_ram/_ram_reg_3328_3583_31_31/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.229 r  u_ram/_ram_reg_3328_3583_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.229    u_ram/_ram_reg_3328_3583_31_31/OD
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I0_O)      0.241    14.470 r  u_ram/_ram_reg_3328_3583_31_31/F7.B/O
                         net (fo=1, routed)           0.000    14.470    u_ram/_ram_reg_3328_3583_31_31/O0
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I0_O)      0.098    14.568 r  u_ram/_ram_reg_3328_3583_31_31/F8/O
                         net (fo=1, routed)           1.506    16.074    u_ram/_ram_reg_3328_3583_31_31_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.319    16.393 r  u_ram/qout_r[31]_i_13__0/O
                         net (fo=2, routed)           0.000    16.393    u_ram/qout_r[31]_i_13__0_n_1
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    16.610 r  u_ram/acc1_i_366/O
                         net (fo=1, routed)           0.000    16.610    u_ram/acc1_i_366_n_1
    SLICE_X33Y64         MUXF8 (Prop_muxf8_I1_O)      0.094    16.704 r  u_ram/acc1_i_158/O
                         net (fo=1, routed)           1.012    17.716    u_tinyriscv/u_id_ex/inst_ff/acc1__1_37
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.032 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_38/O
                         net (fo=2, routed)           0.389    18.421    u_tinyriscv/u_id_ex/inst_ff/acc1_i_38_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124    18.545 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_3/O
                         net (fo=9, routed)           3.062    21.608    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.732 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=2, routed)           0.881    22.612    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.736 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=16, routed)          1.481    24.217    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X17Y121        LUT6 (Prop_lut6_I0_O)        0.124    24.341 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.741    25.082    u_tinyriscv/u_ex/D[28]
    SLICE_X12Y125        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.049ns  (logic 3.977ns (15.876%)  route 21.072ns (84.124%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          2.007    12.200    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    12.324 r  u_uart_debug/_ram_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         1.781    14.105    u_ram/_ram_reg_3328_3583_31_31/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.229 r  u_ram/_ram_reg_3328_3583_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.229    u_ram/_ram_reg_3328_3583_31_31/OD
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I0_O)      0.241    14.470 r  u_ram/_ram_reg_3328_3583_31_31/F7.B/O
                         net (fo=1, routed)           0.000    14.470    u_ram/_ram_reg_3328_3583_31_31/O0
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I0_O)      0.098    14.568 r  u_ram/_ram_reg_3328_3583_31_31/F8/O
                         net (fo=1, routed)           1.506    16.074    u_ram/_ram_reg_3328_3583_31_31_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.319    16.393 r  u_ram/qout_r[31]_i_13__0/O
                         net (fo=2, routed)           0.000    16.393    u_ram/qout_r[31]_i_13__0_n_1
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    16.610 r  u_ram/acc1_i_366/O
                         net (fo=1, routed)           0.000    16.610    u_ram/acc1_i_366_n_1
    SLICE_X33Y64         MUXF8 (Prop_muxf8_I1_O)      0.094    16.704 r  u_ram/acc1_i_158/O
                         net (fo=1, routed)           1.012    17.716    u_tinyriscv/u_id_ex/inst_ff/acc1__1_37
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.032 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_38/O
                         net (fo=2, routed)           0.389    18.421    u_tinyriscv/u_id_ex/inst_ff/acc1_i_38_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124    18.545 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_3/O
                         net (fo=9, routed)           3.062    21.608    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.732 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=2, routed)           0.881    22.612    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.736 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=16, routed)          1.427    24.164    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X13Y123        LUT6 (Prop_lut6_I0_O)        0.124    24.288 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[23]_i_1/O
                         net (fo=1, routed)           0.762    25.049    u_tinyriscv/u_ex/D[23]
    SLICE_X10Y129        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.923ns  (logic 3.977ns (15.957%)  route 20.946ns (84.043%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          2.007    12.200    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    12.324 r  u_uart_debug/_ram_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         1.781    14.105    u_ram/_ram_reg_3328_3583_31_31/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.229 r  u_ram/_ram_reg_3328_3583_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.229    u_ram/_ram_reg_3328_3583_31_31/OD
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I0_O)      0.241    14.470 r  u_ram/_ram_reg_3328_3583_31_31/F7.B/O
                         net (fo=1, routed)           0.000    14.470    u_ram/_ram_reg_3328_3583_31_31/O0
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I0_O)      0.098    14.568 r  u_ram/_ram_reg_3328_3583_31_31/F8/O
                         net (fo=1, routed)           1.506    16.074    u_ram/_ram_reg_3328_3583_31_31_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.319    16.393 r  u_ram/qout_r[31]_i_13__0/O
                         net (fo=2, routed)           0.000    16.393    u_ram/qout_r[31]_i_13__0_n_1
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    16.610 r  u_ram/acc1_i_366/O
                         net (fo=1, routed)           0.000    16.610    u_ram/acc1_i_366_n_1
    SLICE_X33Y64         MUXF8 (Prop_muxf8_I1_O)      0.094    16.704 r  u_ram/acc1_i_158/O
                         net (fo=1, routed)           1.012    17.716    u_tinyriscv/u_id_ex/inst_ff/acc1__1_37
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.032 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_38/O
                         net (fo=2, routed)           0.389    18.421    u_tinyriscv/u_id_ex/inst_ff/acc1_i_38_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124    18.545 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_3/O
                         net (fo=9, routed)           3.062    21.608    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.732 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=2, routed)           0.881    22.612    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.736 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=16, routed)          1.329    24.065    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X16Y120        LUT6 (Prop_lut6_I0_O)        0.124    24.189 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.733    24.923    u_tinyriscv/u_ex/D[22]
    SLICE_X12Y124        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.897ns  (logic 3.977ns (15.974%)  route 20.920ns (84.026%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          2.007    12.200    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    12.324 r  u_uart_debug/_ram_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         1.781    14.105    u_ram/_ram_reg_3328_3583_31_31/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.229 r  u_ram/_ram_reg_3328_3583_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.229    u_ram/_ram_reg_3328_3583_31_31/OD
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I0_O)      0.241    14.470 r  u_ram/_ram_reg_3328_3583_31_31/F7.B/O
                         net (fo=1, routed)           0.000    14.470    u_ram/_ram_reg_3328_3583_31_31/O0
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I0_O)      0.098    14.568 r  u_ram/_ram_reg_3328_3583_31_31/F8/O
                         net (fo=1, routed)           1.506    16.074    u_ram/_ram_reg_3328_3583_31_31_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.319    16.393 r  u_ram/qout_r[31]_i_13__0/O
                         net (fo=2, routed)           0.000    16.393    u_ram/qout_r[31]_i_13__0_n_1
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    16.610 r  u_ram/acc1_i_366/O
                         net (fo=1, routed)           0.000    16.610    u_ram/acc1_i_366_n_1
    SLICE_X33Y64         MUXF8 (Prop_muxf8_I1_O)      0.094    16.704 r  u_ram/acc1_i_158/O
                         net (fo=1, routed)           1.012    17.716    u_tinyriscv/u_id_ex/inst_ff/acc1__1_37
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.032 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_38/O
                         net (fo=2, routed)           0.389    18.421    u_tinyriscv/u_id_ex/inst_ff/acc1_i_38_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124    18.545 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_3/O
                         net (fo=9, routed)           3.062    21.608    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.732 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=2, routed)           0.881    22.612    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.736 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=16, routed)          1.316    24.052    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X16Y121        LUT6 (Prop_lut6_I0_O)        0.124    24.176 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_1/O
                         net (fo=1, routed)           0.721    24.897    u_tinyriscv/u_ex/D[31]
    SLICE_X12Y128        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.874ns  (logic 3.977ns (15.989%)  route 20.897ns (84.011%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          2.007    12.200    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    12.324 r  u_uart_debug/_ram_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         1.781    14.105    u_ram/_ram_reg_3328_3583_31_31/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.229 r  u_ram/_ram_reg_3328_3583_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.229    u_ram/_ram_reg_3328_3583_31_31/OD
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I0_O)      0.241    14.470 r  u_ram/_ram_reg_3328_3583_31_31/F7.B/O
                         net (fo=1, routed)           0.000    14.470    u_ram/_ram_reg_3328_3583_31_31/O0
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I0_O)      0.098    14.568 r  u_ram/_ram_reg_3328_3583_31_31/F8/O
                         net (fo=1, routed)           1.506    16.074    u_ram/_ram_reg_3328_3583_31_31_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.319    16.393 r  u_ram/qout_r[31]_i_13__0/O
                         net (fo=2, routed)           0.000    16.393    u_ram/qout_r[31]_i_13__0_n_1
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    16.610 r  u_ram/acc1_i_366/O
                         net (fo=1, routed)           0.000    16.610    u_ram/acc1_i_366_n_1
    SLICE_X33Y64         MUXF8 (Prop_muxf8_I1_O)      0.094    16.704 r  u_ram/acc1_i_158/O
                         net (fo=1, routed)           1.012    17.716    u_tinyriscv/u_id_ex/inst_ff/acc1__1_37
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.032 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_38/O
                         net (fo=2, routed)           0.389    18.421    u_tinyriscv/u_id_ex/inst_ff/acc1_i_38_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124    18.545 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_3/O
                         net (fo=9, routed)           3.062    21.608    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.732 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=2, routed)           0.881    22.612    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.736 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=16, routed)          1.458    24.194    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.124    24.318 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.555    24.874    u_tinyriscv/u_ex/D[29]
    SLICE_X12Y128        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.754ns  (logic 3.977ns (16.066%)  route 20.777ns (83.934%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          2.007    12.200    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    12.324 r  u_uart_debug/_ram_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         1.781    14.105    u_ram/_ram_reg_3328_3583_31_31/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.229 r  u_ram/_ram_reg_3328_3583_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.229    u_ram/_ram_reg_3328_3583_31_31/OD
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I0_O)      0.241    14.470 r  u_ram/_ram_reg_3328_3583_31_31/F7.B/O
                         net (fo=1, routed)           0.000    14.470    u_ram/_ram_reg_3328_3583_31_31/O0
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I0_O)      0.098    14.568 r  u_ram/_ram_reg_3328_3583_31_31/F8/O
                         net (fo=1, routed)           1.506    16.074    u_ram/_ram_reg_3328_3583_31_31_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.319    16.393 r  u_ram/qout_r[31]_i_13__0/O
                         net (fo=2, routed)           0.000    16.393    u_ram/qout_r[31]_i_13__0_n_1
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    16.610 r  u_ram/acc1_i_366/O
                         net (fo=1, routed)           0.000    16.610    u_ram/acc1_i_366_n_1
    SLICE_X33Y64         MUXF8 (Prop_muxf8_I1_O)      0.094    16.704 r  u_ram/acc1_i_158/O
                         net (fo=1, routed)           1.012    17.716    u_tinyriscv/u_id_ex/inst_ff/acc1__1_37
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.032 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_38/O
                         net (fo=2, routed)           0.389    18.421    u_tinyriscv/u_id_ex/inst_ff/acc1_i_38_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124    18.545 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_3/O
                         net (fo=9, routed)           3.062    21.608    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.732 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=2, routed)           0.881    22.612    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.736 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=16, routed)          1.175    23.911    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X14Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.035 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.719    24.754    u_tinyriscv/u_ex/D[21]
    SLICE_X12Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.747ns  (logic 3.977ns (16.070%)  route 20.770ns (83.930%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          2.007    12.200    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X31Y64         LUT3 (Prop_lut3_I0_O)        0.124    12.324 r  u_uart_debug/_ram_reg_0_255_30_30_i_8/O
                         net (fo=128, routed)         1.781    14.105    u_ram/_ram_reg_3328_3583_31_31/A1
    SLICE_X38Y47         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124    14.229 r  u_ram/_ram_reg_3328_3583_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.229    u_ram/_ram_reg_3328_3583_31_31/OD
    SLICE_X38Y47         MUXF7 (Prop_muxf7_I0_O)      0.241    14.470 r  u_ram/_ram_reg_3328_3583_31_31/F7.B/O
                         net (fo=1, routed)           0.000    14.470    u_ram/_ram_reg_3328_3583_31_31/O0
    SLICE_X38Y47         MUXF8 (Prop_muxf8_I0_O)      0.098    14.568 r  u_ram/_ram_reg_3328_3583_31_31/F8/O
                         net (fo=1, routed)           1.506    16.074    u_ram/_ram_reg_3328_3583_31_31_n_1
    SLICE_X33Y64         LUT6 (Prop_lut6_I3_O)        0.319    16.393 r  u_ram/qout_r[31]_i_13__0/O
                         net (fo=2, routed)           0.000    16.393    u_ram/qout_r[31]_i_13__0_n_1
    SLICE_X33Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    16.610 r  u_ram/acc1_i_366/O
                         net (fo=1, routed)           0.000    16.610    u_ram/acc1_i_366_n_1
    SLICE_X33Y64         MUXF8 (Prop_muxf8_I1_O)      0.094    16.704 r  u_ram/acc1_i_158/O
                         net (fo=1, routed)           1.012    17.716    u_tinyriscv/u_id_ex/inst_ff/acc1__1_37
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.316    18.032 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_38/O
                         net (fo=2, routed)           0.389    18.421    u_tinyriscv/u_id_ex/inst_ff/acc1_i_38_n_1
    SLICE_X32Y87         LUT5 (Prop_lut5_I3_O)        0.124    18.545 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_3/O
                         net (fo=9, routed)           3.062    21.608    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[15]
    SLICE_X15Y112        LUT6 (Prop_lut6_I5_O)        0.124    21.732 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12/O
                         net (fo=2, routed)           0.881    22.612    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_12_n_1
    SLICE_X15Y115        LUT6 (Prop_lut6_I5_O)        0.124    22.736 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2/O
                         net (fo=16, routed)          1.271    24.008    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[31]_i_2_n_1
    SLICE_X13Y119        LUT6 (Prop_lut6_I0_O)        0.124    24.132 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.615    24.747    u_tinyriscv/u_ex/D[15]
    SLICE_X12Y122        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y132        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/C
    SLICE_X47Y132        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/Q
                         net (fo=1, routed)           0.059     0.187    u_jtag_top/u_jtag_driver/recv_data[30]
    SLICE_X46Y132        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/C
    SLICE_X53Y131        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/Q
                         net (fo=1, routed)           0.059     0.187    u_jtag_top/u_jtag_driver/recv_data[36]
    SLICE_X52Y131        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/C
    SLICE_X53Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[35]/Q
                         net (fo=1, routed)           0.054     0.195    u_jtag_top/u_jtag_driver/recv_data[35]
    SLICE_X52Y131        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.401%)  route 0.103ns (44.599%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/C
    SLICE_X53Y131        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[20]/Q
                         net (fo=1, routed)           0.103     0.231    u_jtag_top/u_jtag_driver/recv_data[20]
    SLICE_X50Y132        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.141ns (58.894%)  route 0.098ns (41.106%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y131        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[23]/C
    SLICE_X45Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[23]/Q
                         net (fo=1, routed)           0.098     0.239    u_jtag_top/u_jtag_driver/recv_data[23]
    SLICE_X46Y132        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.590%)  route 0.115ns (47.410%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y132        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[8]/C
    SLICE_X47Y132        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[8]/Q
                         net (fo=1, routed)           0.115     0.243    u_jtag_top/u_jtag_driver/recv_data[8]
    SLICE_X46Y133        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.376%)  route 0.121ns (48.624%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y132        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/C
    SLICE_X48Y132        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/Q
                         net (fo=1, routed)           0.121     0.249    u_jtag_top/u_jtag_driver/recv_data[22]
    SLICE_X50Y133        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.631%)  route 0.125ns (49.369%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y132        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/C
    SLICE_X48Y132        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/Q
                         net (fo=1, routed)           0.125     0.253    u_jtag_top/u_jtag_driver/recv_data[4]
    SLICE_X50Y132        FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[36]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[36]/C
    SLICE_X53Y132        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[36]/Q
                         net (fo=2, routed)           0.112     0.253    u_jtag_top/u_jtag_driver/shift_reg_reg_n_1_[36]
    SLICE_X51Y132        FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y133        FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[27]/C
    SLICE_X51Y133        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[27]/Q
                         net (fo=2, routed)           0.114     0.255    u_jtag_top/u_jtag_driver/shift_reg_reg_n_1_[27]
    SLICE_X51Y132        FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[27]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.859ns  (logic 9.551ns (35.560%)  route 17.308ns (64.440%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.732     5.253    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y112        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q
                         net (fo=127, routed)         5.533    11.242    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]_1
    SLICE_X32Y119        LUT3 (Prop_lut3_I0_O)        0.124    11.366 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          2.092    13.459    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34_n_1
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.124    13.583 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.612    14.195    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.231 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.233    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.751 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.302    21.053    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X54Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.573 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.573    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50_n_1
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.690 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.690    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.807 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.807    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26_n_1
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.924 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.924    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57_n_1
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.041 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.041    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20_n_1
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.158 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.158    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.275 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.275    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29_n_1
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.514 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25/O[2]
                         net (fo=2, routed)           1.213    23.727    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25_n_6
    SLICE_X55Y124        LUT1 (Prop_lut1_I0_O)        0.301    24.028 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37/O
                         net (fo=1, routed)           0.000    24.028    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37_n_1
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.426 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    24.435    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26_n_1
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.769 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45/O[1]
                         net (fo=1, routed)           1.077    25.846    u_tinyriscv/u_ex/p_16_in[17]
    SLICE_X56Y125        LUT6 (Prop_lut6_I2_O)        0.303    26.149 f  u_tinyriscv/u_ex/reg_wdata_reg[17]_i_18/O
                         net (fo=1, routed)           2.208    28.357    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_11_0
    SLICE_X24Y117        LUT6 (Prop_lut6_I0_O)        0.124    28.481 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_15/O
                         net (fo=1, routed)           1.105    29.586    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_15_n_1
    SLICE_X17Y116        LUT5 (Prop_lut5_I1_O)        0.124    29.710 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_11/O
                         net (fo=1, routed)           0.808    30.518    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_11_n_1
    SLICE_X17Y115        LUT6 (Prop_lut6_I5_O)        0.124    30.642 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_4/O
                         net (fo=1, routed)           0.633    31.275    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_4_n_1
    SLICE_X17Y116        LUT6 (Prop_lut6_I5_O)        0.124    31.399 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.713    32.112    u_tinyriscv/u_ex/D[17]
    SLICE_X12Y120        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.420ns  (logic 9.893ns (37.445%)  route 16.527ns (62.555%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.732     5.253    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y112        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q
                         net (fo=127, routed)         5.533    11.242    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]_1
    SLICE_X32Y119        LUT3 (Prop_lut3_I0_O)        0.124    11.366 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          2.092    13.459    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34_n_1
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.124    13.583 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.612    14.195    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.231 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.233    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.751 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.302    21.053    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X54Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.573 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.573    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50_n_1
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.690 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.690    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.807 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.807    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26_n_1
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.924 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.924    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57_n_1
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.041 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.041    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20_n_1
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.158 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.158    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.275 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.275    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29_n_1
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.514 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25/O[2]
                         net (fo=2, routed)           1.213    23.727    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25_n_6
    SLICE_X55Y124        LUT1 (Prop_lut1_I0_O)        0.301    24.028 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37/O
                         net (fo=1, routed)           0.000    24.028    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37_n_1
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.426 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    24.435    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26_n_1
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.549 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.549    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45_n_1
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.663 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.663    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32_n_1
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.777 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.777    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_25_n_1
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.111 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_56/O[1]
                         net (fo=1, routed)           0.591    25.702    u_tinyriscv/u_ex/p_16_in[29]
    SLICE_X56Y128        LUT6 (Prop_lut6_I2_O)        0.303    26.005 f  u_tinyriscv/u_ex/reg_wdata_reg[29]_i_23/O
                         net (fo=1, routed)           2.035    28.040    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_9_1
    SLICE_X18Y123        LUT5 (Prop_lut5_I3_O)        0.124    28.164 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_16/O
                         net (fo=1, routed)           0.808    28.972    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_16_n_1
    SLICE_X18Y121        LUT6 (Prop_lut6_I5_O)        0.124    29.096 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_9/O
                         net (fo=1, routed)           1.021    30.117    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_9_n_1
    SLICE_X16Y122        LUT4 (Prop_lut4_I2_O)        0.124    30.241 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_4/O
                         net (fo=1, routed)           0.753    30.994    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_4_n_1
    SLICE_X16Y123        LUT6 (Prop_lut6_I5_O)        0.124    31.118 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.555    31.673    u_tinyriscv/u_ex/D[29]
    SLICE_X12Y128        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.038ns  (logic 9.797ns (37.625%)  route 16.241ns (62.375%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=2 LUT1=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.732     5.253    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y112        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q
                         net (fo=127, routed)         5.533    11.242    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]_1
    SLICE_X32Y119        LUT3 (Prop_lut3_I0_O)        0.124    11.366 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          2.092    13.459    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34_n_1
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.124    13.583 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.612    14.195    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.231 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.233    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.751 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.302    21.053    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X54Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.573 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.573    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50_n_1
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.690 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.690    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.807 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.807    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26_n_1
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.924 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.924    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57_n_1
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.041 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.041    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20_n_1
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.158 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.158    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.275 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.275    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29_n_1
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.514 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25/O[2]
                         net (fo=2, routed)           1.213    23.727    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25_n_6
    SLICE_X55Y124        LUT1 (Prop_lut1_I0_O)        0.301    24.028 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37/O
                         net (fo=1, routed)           0.000    24.028    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37_n_1
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.426 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    24.435    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26_n_1
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.549 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.549    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45_n_1
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.663 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.663    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32_n_1
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.777 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.777    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_25_n_1
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.016 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_56/O[2]
                         net (fo=1, routed)           0.964    25.979    u_tinyriscv/u_ex/p_16_in[30]
    SLICE_X57Y126        LUT6 (Prop_lut6_I2_O)        0.302    26.281 f  u_tinyriscv/u_ex/reg_wdata_reg[30]_i_20/O
                         net (fo=1, routed)           2.173    28.454    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_8_2
    SLICE_X17Y121        LUT6 (Prop_lut6_I4_O)        0.124    28.578 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_15/O
                         net (fo=1, routed)           0.303    28.881    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_15_n_1
    SLICE_X20Y121        LUT6 (Prop_lut6_I5_O)        0.124    29.005 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_8/O
                         net (fo=1, routed)           0.798    29.803    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_8_n_1
    SLICE_X16Y120        LUT4 (Prop_lut4_I2_O)        0.124    29.927 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_4/O
                         net (fo=1, routed)           0.728    30.655    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_4_n_1
    SLICE_X15Y122        LUT6 (Prop_lut6_I5_O)        0.124    30.779 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.513    31.292    u_tinyriscv/u_ex/D[30]
    SLICE_X12Y125        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.977ns  (logic 9.665ns (37.206%)  route 16.312ns (62.794%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=2 LUT1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.732     5.253    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y112        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q
                         net (fo=127, routed)         5.533    11.242    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]_1
    SLICE_X32Y119        LUT3 (Prop_lut3_I0_O)        0.124    11.366 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          2.092    13.459    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34_n_1
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.124    13.583 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.612    14.195    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.231 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.233    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.751 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.302    21.053    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X54Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.573 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.573    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50_n_1
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.690 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.690    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.807 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.807    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26_n_1
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.924 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.924    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57_n_1
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.041 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.041    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20_n_1
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.158 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.158    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.275 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.275    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29_n_1
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.514 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25/O[2]
                         net (fo=2, routed)           1.213    23.727    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25_n_6
    SLICE_X55Y124        LUT1 (Prop_lut1_I0_O)        0.301    24.028 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37/O
                         net (fo=1, routed)           0.000    24.028    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37_n_1
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.426 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    24.435    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26_n_1
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.549 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.549    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45_n_1
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.883 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/O[1]
                         net (fo=1, routed)           0.987    25.870    u_tinyriscv/u_ex/p_16_in[21]
    SLICE_X56Y126        LUT6 (Prop_lut6_I2_O)        0.303    26.173 f  u_tinyriscv/u_ex/reg_wdata_reg[21]_i_21/O
                         net (fo=1, routed)           1.648    27.821    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_11_0
    SLICE_X23Y119        LUT6 (Prop_lut6_I0_O)        0.124    27.945 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_16/O
                         net (fo=1, routed)           1.035    28.979    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_16_n_1
    SLICE_X14Y119        LUT5 (Prop_lut5_I1_O)        0.124    29.103 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_11/O
                         net (fo=1, routed)           0.746    29.849    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_11_n_1
    SLICE_X15Y118        LUT6 (Prop_lut6_I5_O)        0.124    29.973 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_4/O
                         net (fo=1, routed)           0.415    30.388    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_4_n_1
    SLICE_X14Y119        LUT6 (Prop_lut6_I5_O)        0.124    30.512 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.719    31.230    u_tinyriscv/u_ex/D[21]
    SLICE_X12Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.977ns  (logic 9.533ns (36.698%)  route 16.444ns (63.302%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.732     5.253    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y112        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q
                         net (fo=127, routed)         5.533    11.242    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]_1
    SLICE_X32Y119        LUT3 (Prop_lut3_I0_O)        0.124    11.366 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          2.092    13.459    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34_n_1
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.124    13.583 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.612    14.195    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.231 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.233    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.751 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.302    21.053    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X54Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.573 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.573    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50_n_1
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.690 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.690    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.807 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.807    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26_n_1
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.924 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.924    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57_n_1
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.041 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.041    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20_n_1
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.158 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.158    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.275 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.275    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29_n_1
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.514 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25/O[2]
                         net (fo=2, routed)           1.213    23.727    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25_n_6
    SLICE_X55Y124        LUT1 (Prop_lut1_I0_O)        0.301    24.028 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37/O
                         net (fo=1, routed)           0.000    24.028    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37_n_1
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.426 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    24.435    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26_n_1
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.748 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45/O[3]
                         net (fo=1, routed)           0.865    25.613    u_tinyriscv/u_ex/p_16_in[19]
    SLICE_X56Y125        LUT6 (Prop_lut6_I2_O)        0.306    25.919 f  u_tinyriscv/u_ex/reg_wdata_reg[19]_i_24/O
                         net (fo=1, routed)           1.612    27.531    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_12_0
    SLICE_X24Y118        LUT6 (Prop_lut6_I0_O)        0.124    27.655 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_20/O
                         net (fo=1, routed)           1.119    28.774    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_20_n_1
    SLICE_X17Y118        LUT5 (Prop_lut5_I1_O)        0.124    28.898 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_12/O
                         net (fo=1, routed)           0.924    29.822    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_12_n_1
    SLICE_X16Y114        LUT6 (Prop_lut6_I5_O)        0.124    29.946 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_4/O
                         net (fo=1, routed)           0.448    30.394    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_4_n_1
    SLICE_X16Y118        LUT6 (Prop_lut6_I5_O)        0.124    30.518 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.712    31.230    u_tinyriscv/u_ex/D[19]
    SLICE_X12Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.876ns  (logic 9.539ns (36.864%)  route 16.337ns (63.136%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=2 LUT1=1 LUT3=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.732     5.253    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y112        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q
                         net (fo=127, routed)         5.533    11.242    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]_1
    SLICE_X32Y119        LUT3 (Prop_lut3_I0_O)        0.124    11.366 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          2.092    13.459    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34_n_1
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.124    13.583 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.612    14.195    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.231 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.233    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.751 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.302    21.053    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X54Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.573 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.573    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50_n_1
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.690 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.690    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.807 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.807    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26_n_1
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.924 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.924    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57_n_1
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.041 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.041    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20_n_1
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.158 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.158    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.275 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.275    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29_n_1
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.514 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25/O[2]
                         net (fo=2, routed)           1.213    23.727    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25_n_6
    SLICE_X55Y124        LUT1 (Prop_lut1_I0_O)        0.301    24.028 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37/O
                         net (fo=1, routed)           0.000    24.028    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37_n_1
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.426 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    24.435    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26_n_1
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.549 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.549    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45_n_1
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.663 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.663    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32_n_1
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.885 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_25/O[0]
                         net (fo=1, routed)           0.961    25.846    u_tinyriscv/u_ex/p_16_in[24]
    SLICE_X56Y127        LUT6 (Prop_lut6_I2_O)        0.299    26.145 f  u_tinyriscv/u_ex/reg_wdata_reg[24]_i_20/O
                         net (fo=1, routed)           2.192    28.337    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[24]_i_4_2
    SLICE_X23Y121        LUT6 (Prop_lut6_I4_O)        0.124    28.461 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[24]_i_10/O
                         net (fo=1, routed)           0.959    29.420    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[24]_i_10_n_1
    SLICE_X14Y121        LUT6 (Prop_lut6_I4_O)        0.124    29.544 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[24]_i_4/O
                         net (fo=1, routed)           0.812    30.356    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[24]_i_4_n_1
    SLICE_X14Y122        LUT6 (Prop_lut6_I5_O)        0.124    30.480 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.649    31.129    u_tinyriscv/u_ex/D[24]
    SLICE_X12Y125        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.868ns  (logic 9.989ns (38.615%)  route 15.879ns (61.385%))
  Logic Levels:           22  (CARRY4=12 DSP48E1=2 LUT1=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.732     5.253    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y112        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q
                         net (fo=127, routed)         5.533    11.242    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]_1
    SLICE_X32Y119        LUT3 (Prop_lut3_I0_O)        0.124    11.366 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          2.092    13.459    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34_n_1
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.124    13.583 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.612    14.195    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.231 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.233    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.751 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.302    21.053    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X54Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.573 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.573    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50_n_1
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.690 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.690    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.807 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.807    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26_n_1
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.924 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.924    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57_n_1
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.041 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.041    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20_n_1
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.158 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.158    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.275 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.275    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29_n_1
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.514 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25/O[2]
                         net (fo=2, routed)           1.213    23.727    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25_n_6
    SLICE_X55Y124        LUT1 (Prop_lut1_I0_O)        0.301    24.028 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37/O
                         net (fo=1, routed)           0.000    24.028    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37_n_1
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.426 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    24.435    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26_n_1
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.549 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.549    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45_n_1
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.663 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.663    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32_n_1
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.976 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_25/O[3]
                         net (fo=1, routed)           0.839    25.814    u_tinyriscv/u_ex/p_16_in[27]
    SLICE_X56Y127        LUT6 (Prop_lut6_I2_O)        0.306    26.120 f  u_tinyriscv/u_ex/reg_wdata_reg[27]_i_27/O
                         net (fo=1, routed)           1.633    27.753    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_10_2
    SLICE_X18Y123        LUT6 (Prop_lut6_I4_O)        0.124    27.877 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_20/O
                         net (fo=1, routed)           0.718    28.596    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_20_n_1
    SLICE_X18Y120        LUT6 (Prop_lut6_I5_O)        0.124    28.720 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_10/O
                         net (fo=1, routed)           0.444    29.164    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_10_n_1
    SLICE_X18Y120        LUT4 (Prop_lut4_I2_O)        0.150    29.314 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_4/O
                         net (fo=1, routed)           0.792    30.106    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_4_n_1
    SLICE_X16Y122        LUT6 (Prop_lut6_I5_O)        0.326    30.432 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[27]_i_1/O
                         net (fo=1, routed)           0.690    31.121    u_tinyriscv/u_ex/D[27]
    SLICE_X12Y126        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.759ns  (logic 9.455ns (36.706%)  route 16.304ns (63.294%))
  Logic Levels:           20  (CARRY4=10 DSP48E1=2 LUT1=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.732     5.253    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y112        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q
                         net (fo=127, routed)         5.533    11.242    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]_1
    SLICE_X32Y119        LUT3 (Prop_lut3_I0_O)        0.124    11.366 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          2.092    13.459    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34_n_1
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.124    13.583 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.612    14.195    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.231 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.233    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.751 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.302    21.053    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X54Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.573 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.573    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50_n_1
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.690 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.690    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.807 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.807    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26_n_1
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.924 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.924    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57_n_1
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.041 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.041    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20_n_1
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.158 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.158    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.275 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.275    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29_n_1
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.514 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25/O[2]
                         net (fo=2, routed)           1.213    23.727    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25_n_6
    SLICE_X55Y124        LUT1 (Prop_lut1_I0_O)        0.301    24.028 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37/O
                         net (fo=1, routed)           0.000    24.028    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37_n_1
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.426 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    24.435    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26_n_1
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.674 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45/O[2]
                         net (fo=1, routed)           0.313    24.987    u_tinyriscv/u_ex/p_16_in[18]
    SLICE_X56Y125        LUT6 (Prop_lut6_I2_O)        0.302    25.289 f  u_tinyriscv/u_ex/reg_wdata_reg[18]_i_21/O
                         net (fo=1, routed)           1.842    27.131    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[18]_i_11_2
    SLICE_X24Y119        LUT6 (Prop_lut6_I4_O)        0.124    27.255 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[18]_i_15/O
                         net (fo=1, routed)           1.042    28.297    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[18]_i_15_n_1
    SLICE_X20Y115        LUT5 (Prop_lut5_I1_O)        0.124    28.421 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[18]_i_11/O
                         net (fo=1, routed)           1.032    29.453    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[18]_i_11_n_1
    SLICE_X18Y114        LUT6 (Prop_lut6_I5_O)        0.124    29.577 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[18]_i_4/O
                         net (fo=1, routed)           0.639    30.216    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[18]_i_4_n_1
    SLICE_X19Y115        LUT6 (Prop_lut6_I5_O)        0.124    30.340 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.672    31.012    u_tinyriscv/u_ex/D[18]
    SLICE_X12Y122        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.662ns  (logic 10.005ns (38.988%)  route 15.657ns (61.012%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.732     5.253    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y112        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q
                         net (fo=127, routed)         5.533    11.242    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]_1
    SLICE_X32Y119        LUT3 (Prop_lut3_I0_O)        0.124    11.366 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          2.092    13.459    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34_n_1
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.124    13.583 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.612    14.195    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.231 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.233    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.751 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.302    21.053    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X54Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.573 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.573    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50_n_1
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.690 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.690    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.807 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.807    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26_n_1
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.924 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.924    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57_n_1
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.041 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.041    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20_n_1
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.158 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.158    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.275 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.275    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29_n_1
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.514 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25/O[2]
                         net (fo=2, routed)           1.213    23.727    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25_n_6
    SLICE_X55Y124        LUT1 (Prop_lut1_I0_O)        0.301    24.028 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37/O
                         net (fo=1, routed)           0.000    24.028    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37_n_1
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.426 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    24.435    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26_n_1
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.549 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.549    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45_n_1
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.663 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/CO[3]
                         net (fo=1, routed)           0.000    24.663    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32_n_1
    SLICE_X55Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.777 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.777    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_25_n_1
    SLICE_X55Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.999 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_56/O[0]
                         net (fo=1, routed)           0.821    25.819    u_tinyriscv/u_ex/p_16_in[28]
    SLICE_X56Y128        LUT6 (Prop_lut6_I2_O)        0.299    26.118 f  u_tinyriscv/u_ex/reg_wdata_reg[28]_i_17/O
                         net (fo=1, routed)           1.639    27.758    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[28]_i_10_1
    SLICE_X19Y123        LUT5 (Prop_lut5_I3_O)        0.124    27.882 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[28]_i_14/O
                         net (fo=1, routed)           0.952    28.834    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[28]_i_14_n_1
    SLICE_X21Y121        LUT6 (Prop_lut6_I5_O)        0.124    28.958 f  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[28]_i_10/O
                         net (fo=1, routed)           0.433    29.391    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[28]_i_10_n_1
    SLICE_X21Y121        LUT4 (Prop_lut4_I2_O)        0.150    29.541 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[28]_i_4/O
                         net (fo=1, routed)           0.307    29.848    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[28]_i_4_n_1
    SLICE_X17Y121        LUT6 (Prop_lut6_I5_O)        0.326    30.174 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.741    30.915    u_tinyriscv/u_ex/D[28]
    SLICE_X12Y125        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_ex/reg_wdata_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.610ns  (logic 9.425ns (36.802%)  route 16.185ns (63.198%))
  Logic Levels:           20  (CARRY4=11 DSP48E1=2 LUT1=1 LUT3=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.732     5.253    u_tinyriscv/u_id_ex/inst_ff/clk_IBUF_BUFG
    SLICE_X31Y112        FDRE                                         r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y112        FDRE (Prop_fdre_C_Q)         0.456     5.709 r  u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]/Q
                         net (fo=127, routed)         5.533    11.242    u_tinyriscv/u_id_ex/inst_ff/qout_r_reg[14]_1
    SLICE_X32Y119        LUT3 (Prop_lut3_I0_O)        0.124    11.366 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34/O
                         net (fo=30, routed)          2.092    13.459    u_tinyriscv/u_id_ex/inst_ff/mul_temp_i_34_n_1
    SLICE_X53Y120        LUT6 (Prop_lut6_I0_O)        0.124    13.583 r  u_tinyriscv/u_id_ex/inst_ff/mul_temp__1_i_11/O
                         net (fo=2, routed)           0.612    14.195    u_tinyriscv/u_ex/mul_op1[5]
    DSP48_X1Y48          DSP48E1 (Prop_dsp48e1_A[6]_PCOUT[47])
                                                      4.036    18.231 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    18.233    u_tinyriscv/u_ex/mul_temp__1_n_107
    DSP48_X1Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    19.751 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           1.302    21.053    u_tinyriscv/u_ex/p_1_in[17]
    SLICE_X54Y117        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.573 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50/CO[3]
                         net (fo=1, routed)           0.000    21.573    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_50_n_1
    SLICE_X54Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.690 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    21.690    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_33_n_1
    SLICE_X54Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.807 r  u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26/CO[3]
                         net (fo=1, routed)           0.000    21.807    u_tinyriscv/u_ex/reg_wdata_reg[26]_i_26_n_1
    SLICE_X54Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.924 r  u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57/CO[3]
                         net (fo=1, routed)           0.000    21.924    u_tinyriscv/u_ex/reg_wdata_reg[31]_i_57_n_1
    SLICE_X54Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.041 r  u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.041    u_tinyriscv/u_ex/reg_wdata_reg[0]_i_20_n_1
    SLICE_X54Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.158 r  u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    22.158    u_tinyriscv/u_ex/reg_wdata_reg[7]_i_32_n_1
    SLICE_X54Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.275 r  u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.275    u_tinyriscv/u_ex/reg_wdata_reg[11]_i_29_n_1
    SLICE_X54Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.514 f  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25/O[2]
                         net (fo=2, routed)           1.213    23.727    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_25_n_6
    SLICE_X55Y124        LUT1 (Prop_lut1_I0_O)        0.301    24.028 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37/O
                         net (fo=1, routed)           0.000    24.028    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_37_n_1
    SLICE_X55Y124        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.426 r  u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    24.435    u_tinyriscv/u_ex/reg_wdata_reg[15]_i_26_n_1
    SLICE_X55Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.549 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45/CO[3]
                         net (fo=1, routed)           0.000    24.549    u_tinyriscv/u_ex/reg_wdata_reg[23]_i_45_n_1
    SLICE_X55Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.771 r  u_tinyriscv/u_ex/reg_wdata_reg[23]_i_32/O[0]
                         net (fo=1, routed)           0.599    25.370    u_tinyriscv/u_ex/p_16_in[20]
    SLICE_X57Y125        LUT6 (Prop_lut6_I2_O)        0.299    25.669 f  u_tinyriscv/u_ex/reg_wdata_reg[20]_i_16/O
                         net (fo=1, routed)           1.630    27.298    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_4_1
    SLICE_X23Y120        LUT6 (Prop_lut6_I2_O)        0.124    27.422 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_11/O
                         net (fo=1, routed)           1.188    28.611    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_11_n_1
    SLICE_X18Y114        LUT6 (Prop_lut6_I5_O)        0.124    28.735 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_4/O
                         net (fo=1, routed)           0.929    29.663    u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_4_n_1
    SLICE_X16Y115        LUT6 (Prop_lut6_I5_O)        0.124    29.787 r  u_tinyriscv/u_id_ex/inst_ff/reg_wdata_reg[20]_i_1/O
                         net (fo=1, routed)           1.076    30.863    u_tinyriscv/u_ex/D[20]
    SLICE_X12Y125        LDCE                                         r  u_tinyriscv/u_ex/reg_wdata_reg[20]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.290%)  route 0.127ns (43.710%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.639     1.523    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X54Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_jtag_top/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.127     1.814    u_jtag_top/u_jtag_driver/rx/dm_resp_i
    SLICE_X55Y133        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.636     1.520    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X44Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.137     1.798    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[14]
    SLICE_X45Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  u_jtag_top/u_jtag_driver/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     1.843    u_jtag_top/u_jtag_driver/rx/recv_data0_in[16]
    SLICE_X45Y131        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.215ns (60.154%)  route 0.142ns (39.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.635     1.519    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X46Y130        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDCE (Prop_fdce_C_Q)         0.164     1.683 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[30]/Q
                         net (fo=1, routed)           0.142     1.825    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[28]
    SLICE_X47Y132        LUT2 (Prop_lut2_I0_O)        0.051     1.876 r  u_jtag_top/u_jtag_driver/rx/recv_data[30]_i_1/O
                         net (fo=1, routed)           0.000     1.876    u_jtag_top/u_jtag_driver/rx/recv_data0_in[30]
    SLICE_X47Y132        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.184ns (47.302%)  route 0.205ns (52.698%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.636     1.520    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X44Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/Q
                         net (fo=1, routed)           0.205     1.866    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[12]
    SLICE_X47Y132        LUT2 (Prop_lut2_I0_O)        0.043     1.909 r  u_jtag_top/u_jtag_driver/rx/recv_data[14]_i_1/O
                         net (fo=1, routed)           0.000     1.909    u_jtag_top/u_jtag_driver/rx/recv_data0_in[14]
    SLICE_X47Y132        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.190ns (48.927%)  route 0.198ns (51.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.638     1.522    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X48Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.198     1.861    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[32]
    SLICE_X50Y131        LUT2 (Prop_lut2_I0_O)        0.049     1.910 r  u_jtag_top/u_jtag_driver/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000     1.910    u_jtag_top/u_jtag_driver/rx/recv_data0_in[34]
    SLICE_X50Y131        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.183ns (46.544%)  route 0.210ns (53.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.636     1.520    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X47Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y131        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.210     1.871    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[10]
    SLICE_X47Y132        LUT2 (Prop_lut2_I0_O)        0.042     1.913 r  u_jtag_top/u_jtag_driver/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.913    u_jtag_top/u_jtag_driver/rx/recv_data0_in[12]
    SLICE_X47Y132        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.209ns (51.174%)  route 0.199ns (48.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.635     1.519    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X46Y130        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDCE (Prop_fdce_C_Q)         0.164     1.683 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.199     1.882    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[8]
    SLICE_X45Y131        LUT2 (Prop_lut2_I0_O)        0.045     1.927 r  u_jtag_top/u_jtag_driver/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.927    u_jtag_top/u_jtag_driver/rx/recv_data0_in[10]
    SLICE_X45Y131        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.184ns (45.101%)  route 0.224ns (54.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.638     1.522    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X48Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[18]/Q
                         net (fo=1, routed)           0.224     1.887    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[16]
    SLICE_X50Y131        LUT2 (Prop_lut2_I0_O)        0.043     1.930 r  u_jtag_top/u_jtag_driver/rx/recv_data[18]_i_1/O
                         net (fo=1, routed)           0.000     1.930    u_jtag_top/u_jtag_driver/rx/recv_data0_in[18]
    SLICE_X50Y131        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.226ns (53.738%)  route 0.195ns (46.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.636     1.520    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X44Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_fdce_C_Q)         0.128     1.648 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[5]/Q
                         net (fo=1, routed)           0.195     1.842    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[3]
    SLICE_X45Y131        LUT2 (Prop_lut2_I0_O)        0.098     1.940 r  u_jtag_top/u_jtag_driver/rx/recv_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.940    u_jtag_top/u_jtag_driver/rx/recv_data0_in[5]
    SLICE_X45Y131        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.232ns (54.084%)  route 0.197ns (45.916%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.638     1.522    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X48Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y131        FDCE (Prop_fdce_C_Q)         0.128     1.650 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/Q
                         net (fo=1, routed)           0.197     1.847    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[36]
    SLICE_X53Y131        LUT2 (Prop_lut2_I0_O)        0.104     1.951 r  u_jtag_top/u_jtag_driver/rx/recv_data[38]_i_1/O
                         net (fo=1, routed)           0.000     1.951    u_jtag_top/u_jtag_driver/rx/recv_data0_in[38]
    SLICE_X53Y131        FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[38]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay         49410 Endpoints
Min Delay         49410 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[113][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.539ns  (logic 3.427ns (15.205%)  route 19.112ns (84.795%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.330    11.524    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.117    11.641 r  u_uart_debug/_ram_reg_0_255_0_0_i_9/O
                         net (fo=192, routed)         1.944    13.585    u_ram/_ram_reg_2048_2303_2_2/A1
    SLICE_X46Y50         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    13.917 r  u_ram/_ram_reg_2048_2303_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.917    u_ram/_ram_reg_2048_2303_2_2/OD
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I0_O)      0.241    14.158 r  u_ram/_ram_reg_2048_2303_2_2/F7.B/O
                         net (fo=1, routed)           0.000    14.158    u_ram/_ram_reg_2048_2303_2_2/O0
    SLICE_X46Y50         MUXF8 (Prop_muxf8_I0_O)      0.098    14.256 r  u_ram/_ram_reg_2048_2303_2_2/F8/O
                         net (fo=1, routed)           2.175    16.431    u_ram/_ram_reg_2048_2303_2_2_n_1
    SLICE_X36Y100        LUT6 (Prop_lut6_I5_O)        0.319    16.750 r  u_ram/acc1_i_593/O
                         net (fo=2, routed)           0.963    17.713    u_ram/acc1_i_593_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124    17.837 r  u_ram/qout_r[2]_i_5/O
                         net (fo=3, routed)           0.837    18.673    u_uart_debug/s1_data_i[1]
    SLICE_X40Y111        LUT6 (Prop_lut6_I0_O)        0.124    18.797 r  u_uart_debug/rx_data[64][2]_i_2/O
                         net (fo=1, routed)           0.280    19.077    u_uart_debug/rx_data[64][2]_i_2_n_1
    SLICE_X40Y111        LUT6 (Prop_lut6_I2_O)        0.124    19.201 r  u_uart_debug/rx_data[64][2]_i_1/O
                         net (fo=132, routed)         3.338    22.539    u_uart_debug/rx_data[64][2]_i_1_n_1
    SLICE_X4Y46          FDRE                                         r  u_uart_debug/rx_data_reg[113][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.517     4.858    u_uart_debug/clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  u_uart_debug/rx_data_reg[113][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[108][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.475ns  (logic 3.427ns (15.248%)  route 19.048ns (84.752%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.330    11.524    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.117    11.641 r  u_uart_debug/_ram_reg_0_255_0_0_i_9/O
                         net (fo=192, routed)         1.944    13.585    u_ram/_ram_reg_2048_2303_2_2/A1
    SLICE_X46Y50         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    13.917 r  u_ram/_ram_reg_2048_2303_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.917    u_ram/_ram_reg_2048_2303_2_2/OD
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I0_O)      0.241    14.158 r  u_ram/_ram_reg_2048_2303_2_2/F7.B/O
                         net (fo=1, routed)           0.000    14.158    u_ram/_ram_reg_2048_2303_2_2/O0
    SLICE_X46Y50         MUXF8 (Prop_muxf8_I0_O)      0.098    14.256 r  u_ram/_ram_reg_2048_2303_2_2/F8/O
                         net (fo=1, routed)           2.175    16.431    u_ram/_ram_reg_2048_2303_2_2_n_1
    SLICE_X36Y100        LUT6 (Prop_lut6_I5_O)        0.319    16.750 r  u_ram/acc1_i_593/O
                         net (fo=2, routed)           0.963    17.713    u_ram/acc1_i_593_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124    17.837 r  u_ram/qout_r[2]_i_5/O
                         net (fo=3, routed)           0.837    18.673    u_uart_debug/s1_data_i[1]
    SLICE_X40Y111        LUT6 (Prop_lut6_I0_O)        0.124    18.797 r  u_uart_debug/rx_data[64][2]_i_2/O
                         net (fo=1, routed)           0.280    19.077    u_uart_debug/rx_data[64][2]_i_2_n_1
    SLICE_X40Y111        LUT6 (Prop_lut6_I2_O)        0.124    19.201 r  u_uart_debug/rx_data[64][2]_i_1/O
                         net (fo=132, routed)         3.274    22.475    u_uart_debug/rx_data[64][2]_i_1_n_1
    SLICE_X8Y35          FDRE                                         r  u_uart_debug/rx_data_reg[108][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.445     4.786    u_uart_debug/clk_IBUF_BUFG
    SLICE_X8Y35          FDRE                                         r  u_uart_debug/rx_data_reg[108][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[126][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.403ns  (logic 3.427ns (15.297%)  route 18.976ns (84.703%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.330    11.524    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.117    11.641 r  u_uart_debug/_ram_reg_0_255_0_0_i_9/O
                         net (fo=192, routed)         1.944    13.585    u_ram/_ram_reg_2048_2303_2_2/A1
    SLICE_X46Y50         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    13.917 r  u_ram/_ram_reg_2048_2303_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.917    u_ram/_ram_reg_2048_2303_2_2/OD
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I0_O)      0.241    14.158 r  u_ram/_ram_reg_2048_2303_2_2/F7.B/O
                         net (fo=1, routed)           0.000    14.158    u_ram/_ram_reg_2048_2303_2_2/O0
    SLICE_X46Y50         MUXF8 (Prop_muxf8_I0_O)      0.098    14.256 r  u_ram/_ram_reg_2048_2303_2_2/F8/O
                         net (fo=1, routed)           2.175    16.431    u_ram/_ram_reg_2048_2303_2_2_n_1
    SLICE_X36Y100        LUT6 (Prop_lut6_I5_O)        0.319    16.750 r  u_ram/acc1_i_593/O
                         net (fo=2, routed)           0.963    17.713    u_ram/acc1_i_593_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124    17.837 r  u_ram/qout_r[2]_i_5/O
                         net (fo=3, routed)           0.837    18.673    u_uart_debug/s1_data_i[1]
    SLICE_X40Y111        LUT6 (Prop_lut6_I0_O)        0.124    18.797 r  u_uart_debug/rx_data[64][2]_i_2/O
                         net (fo=1, routed)           0.280    19.077    u_uart_debug/rx_data[64][2]_i_2_n_1
    SLICE_X40Y111        LUT6 (Prop_lut6_I2_O)        0.124    19.201 r  u_uart_debug/rx_data[64][2]_i_1/O
                         net (fo=132, routed)         3.202    22.403    u_uart_debug/rx_data[64][2]_i_1_n_1
    SLICE_X7Y47          FDRE                                         r  u_uart_debug/rx_data_reg[126][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.518     4.859    u_uart_debug/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  u_uart_debug/rx_data_reg[126][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[111][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.391ns  (logic 3.427ns (15.305%)  route 18.964ns (84.695%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.330    11.524    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.117    11.641 r  u_uart_debug/_ram_reg_0_255_0_0_i_9/O
                         net (fo=192, routed)         1.944    13.585    u_ram/_ram_reg_2048_2303_2_2/A1
    SLICE_X46Y50         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    13.917 r  u_ram/_ram_reg_2048_2303_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.917    u_ram/_ram_reg_2048_2303_2_2/OD
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I0_O)      0.241    14.158 r  u_ram/_ram_reg_2048_2303_2_2/F7.B/O
                         net (fo=1, routed)           0.000    14.158    u_ram/_ram_reg_2048_2303_2_2/O0
    SLICE_X46Y50         MUXF8 (Prop_muxf8_I0_O)      0.098    14.256 r  u_ram/_ram_reg_2048_2303_2_2/F8/O
                         net (fo=1, routed)           2.175    16.431    u_ram/_ram_reg_2048_2303_2_2_n_1
    SLICE_X36Y100        LUT6 (Prop_lut6_I5_O)        0.319    16.750 r  u_ram/acc1_i_593/O
                         net (fo=2, routed)           0.963    17.713    u_ram/acc1_i_593_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124    17.837 r  u_ram/qout_r[2]_i_5/O
                         net (fo=3, routed)           0.837    18.673    u_uart_debug/s1_data_i[1]
    SLICE_X40Y111        LUT6 (Prop_lut6_I0_O)        0.124    18.797 r  u_uart_debug/rx_data[64][2]_i_2/O
                         net (fo=1, routed)           0.280    19.077    u_uart_debug/rx_data[64][2]_i_2_n_1
    SLICE_X40Y111        LUT6 (Prop_lut6_I2_O)        0.124    19.201 r  u_uart_debug/rx_data[64][2]_i_1/O
                         net (fo=132, routed)         3.191    22.391    u_uart_debug/rx_data[64][2]_i_1_n_1
    SLICE_X5Y49          FDRE                                         r  u_uart_debug/rx_data_reg[111][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.518     4.859    u_uart_debug/clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  u_uart_debug/rx_data_reg[111][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[122][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.361ns  (logic 3.427ns (15.326%)  route 18.934ns (84.674%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.330    11.524    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.117    11.641 r  u_uart_debug/_ram_reg_0_255_0_0_i_9/O
                         net (fo=192, routed)         1.944    13.585    u_ram/_ram_reg_2048_2303_2_2/A1
    SLICE_X46Y50         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    13.917 r  u_ram/_ram_reg_2048_2303_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.917    u_ram/_ram_reg_2048_2303_2_2/OD
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I0_O)      0.241    14.158 r  u_ram/_ram_reg_2048_2303_2_2/F7.B/O
                         net (fo=1, routed)           0.000    14.158    u_ram/_ram_reg_2048_2303_2_2/O0
    SLICE_X46Y50         MUXF8 (Prop_muxf8_I0_O)      0.098    14.256 r  u_ram/_ram_reg_2048_2303_2_2/F8/O
                         net (fo=1, routed)           2.175    16.431    u_ram/_ram_reg_2048_2303_2_2_n_1
    SLICE_X36Y100        LUT6 (Prop_lut6_I5_O)        0.319    16.750 r  u_ram/acc1_i_593/O
                         net (fo=2, routed)           0.963    17.713    u_ram/acc1_i_593_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124    17.837 r  u_ram/qout_r[2]_i_5/O
                         net (fo=3, routed)           0.837    18.673    u_uart_debug/s1_data_i[1]
    SLICE_X40Y111        LUT6 (Prop_lut6_I0_O)        0.124    18.797 r  u_uart_debug/rx_data[64][2]_i_2/O
                         net (fo=1, routed)           0.280    19.077    u_uart_debug/rx_data[64][2]_i_2_n_1
    SLICE_X40Y111        LUT6 (Prop_lut6_I2_O)        0.124    19.201 r  u_uart_debug/rx_data[64][2]_i_1/O
                         net (fo=132, routed)         3.160    22.361    u_uart_debug/rx_data[64][2]_i_1_n_1
    SLICE_X13Y41         FDRE                                         r  u_uart_debug/rx_data_reg[122][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.449     4.790    u_uart_debug/clk_IBUF_BUFG
    SLICE_X13Y41         FDRE                                         r  u_uart_debug/rx_data_reg[122][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_uart_debug/rx_data_reg[124][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.334ns  (logic 3.427ns (15.344%)  route 18.907ns (84.656%))
  Logic Levels:           13  (IBUF=1 LUT2=1 LUT3=1 LUT6=7 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 r  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.306     7.620    u_tinyriscv/load_reg/acc1_i_660_1
    SLICE_X31Y110        LUT6 (Prop_lut6_I5_O)        0.124     7.744 r  u_tinyriscv/load_reg/_ram_reg_0_255_0_0_i_28/O
                         net (fo=18, routed)          0.692     8.437    u_jtag_top/u_jtag_dm/grant[1]
    SLICE_X35Y109        LUT6 (Prop_lut6_I2_O)        0.124     8.561 r  u_jtag_top/u_jtag_dm/_ram_reg_0_255_0_0_i_12/O
                         net (fo=43, routed)          1.509    10.070    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_3584_3839_0_0_i_1
    SLICE_X37Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.194 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_25/O
                         net (fo=11, routed)          1.330    11.524    u_uart_debug/_ram_reg_2048_2303_31_31_0
    SLICE_X41Y69         LUT3 (Prop_lut3_I0_O)        0.117    11.641 r  u_uart_debug/_ram_reg_0_255_0_0_i_9/O
                         net (fo=192, routed)         1.944    13.585    u_ram/_ram_reg_2048_2303_2_2/A1
    SLICE_X46Y50         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.332    13.917 r  u_ram/_ram_reg_2048_2303_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.917    u_ram/_ram_reg_2048_2303_2_2/OD
    SLICE_X46Y50         MUXF7 (Prop_muxf7_I0_O)      0.241    14.158 r  u_ram/_ram_reg_2048_2303_2_2/F7.B/O
                         net (fo=1, routed)           0.000    14.158    u_ram/_ram_reg_2048_2303_2_2/O0
    SLICE_X46Y50         MUXF8 (Prop_muxf8_I0_O)      0.098    14.256 r  u_ram/_ram_reg_2048_2303_2_2/F8/O
                         net (fo=1, routed)           2.175    16.431    u_ram/_ram_reg_2048_2303_2_2_n_1
    SLICE_X36Y100        LUT6 (Prop_lut6_I5_O)        0.319    16.750 r  u_ram/acc1_i_593/O
                         net (fo=2, routed)           0.963    17.713    u_ram/acc1_i_593_n_1
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124    17.837 r  u_ram/qout_r[2]_i_5/O
                         net (fo=3, routed)           0.837    18.673    u_uart_debug/s1_data_i[1]
    SLICE_X40Y111        LUT6 (Prop_lut6_I0_O)        0.124    18.797 r  u_uart_debug/rx_data[64][2]_i_2/O
                         net (fo=1, routed)           0.280    19.077    u_uart_debug/rx_data[64][2]_i_2_n_1
    SLICE_X40Y111        LUT6 (Prop_lut6_I2_O)        0.124    19.201 r  u_uart_debug/rx_data[64][2]_i_1/O
                         net (fo=132, routed)         3.133    22.334    u_uart_debug/rx_data[64][2]_i_1_n_1
    SLICE_X11Y34         FDRE                                         r  u_uart_debug/rx_data_reg[124][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.445     4.786    u_uart_debug/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  u_uart_debug/rx_data_reg[124][2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_rom/_rom_reg_256_511_23_23/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.330ns  (logic 4.472ns (20.029%)  route 17.858ns (79.971%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 f  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.354     7.669    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_32
    SLICE_X33Y111        LUT5 (Prop_lut5_I1_O)        0.124     7.793 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=27, routed)          1.119     8.911    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28_n_1
    SLICE_X35Y101        LUT4 (Prop_lut4_I1_O)        0.149     9.060 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838     9.898    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    10.230 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    11.459    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    11.609 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.291    13.900    u_ram/_ram_reg_0_255_23_23/A3
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.367    14.267 r  u_ram/_ram_reg_0_255_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.267    u_ram/_ram_reg_0_255_23_23/OA
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    14.481 r  u_ram/_ram_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    14.481    u_ram/_ram_reg_0_255_23_23/O1
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    14.569 r  u_ram/_ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.322    15.890    u_ram/_ram_reg_0_255_23_23_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.319    16.209 r  u_ram/acc1_i_641/O
                         net (fo=1, routed)           0.000    16.209    u_ram/acc1_i_641_n_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.238    16.447 r  u_ram/acc1_i_422/O
                         net (fo=2, routed)           0.000    16.447    u_ram/acc1_i_422_n_1
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    16.551 r  u_ram/acc1_i_209/O
                         net (fo=1, routed)           1.151    17.702    u_tinyriscv/u_id_ex/inst_ff/acc1__1_29
    SLICE_X21Y104        LUT5 (Prop_lut5_I3_O)        0.316    18.018 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_62/O
                         net (fo=2, routed)           0.314    18.333    u_tinyriscv/u_id_ex/inst_ff/acc1_i_62_n_1
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.124    18.457 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.626    19.082    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X27Y110        LUT5 (Prop_lut5_I1_O)        0.124    19.206 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.402    19.609    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X27Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.733 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           1.332    21.065    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.124    21.189 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          1.141    22.330    u_rom/_rom_reg_256_511_23_23/D
    SLICE_X14Y69         RAMS64E                                      r  u_rom/_rom_reg_256_511_23_23/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.429     4.770    u_rom/_rom_reg_256_511_23_23/WCLK
    SLICE_X14Y69         RAMS64E                                      r  u_rom/_rom_reg_256_511_23_23/RAMS64E_A/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_rom/_rom_reg_256_511_23_23/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.330ns  (logic 4.472ns (20.029%)  route 17.858ns (79.971%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 f  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.354     7.669    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_32
    SLICE_X33Y111        LUT5 (Prop_lut5_I1_O)        0.124     7.793 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=27, routed)          1.119     8.911    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28_n_1
    SLICE_X35Y101        LUT4 (Prop_lut4_I1_O)        0.149     9.060 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838     9.898    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    10.230 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    11.459    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    11.609 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.291    13.900    u_ram/_ram_reg_0_255_23_23/A3
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.367    14.267 r  u_ram/_ram_reg_0_255_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.267    u_ram/_ram_reg_0_255_23_23/OA
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    14.481 r  u_ram/_ram_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    14.481    u_ram/_ram_reg_0_255_23_23/O1
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    14.569 r  u_ram/_ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.322    15.890    u_ram/_ram_reg_0_255_23_23_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.319    16.209 r  u_ram/acc1_i_641/O
                         net (fo=1, routed)           0.000    16.209    u_ram/acc1_i_641_n_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.238    16.447 r  u_ram/acc1_i_422/O
                         net (fo=2, routed)           0.000    16.447    u_ram/acc1_i_422_n_1
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    16.551 r  u_ram/acc1_i_209/O
                         net (fo=1, routed)           1.151    17.702    u_tinyriscv/u_id_ex/inst_ff/acc1__1_29
    SLICE_X21Y104        LUT5 (Prop_lut5_I3_O)        0.316    18.018 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_62/O
                         net (fo=2, routed)           0.314    18.333    u_tinyriscv/u_id_ex/inst_ff/acc1_i_62_n_1
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.124    18.457 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.626    19.082    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X27Y110        LUT5 (Prop_lut5_I1_O)        0.124    19.206 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.402    19.609    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X27Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.733 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           1.332    21.065    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.124    21.189 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          1.141    22.330    u_rom/_rom_reg_256_511_23_23/D
    SLICE_X14Y69         RAMS64E                                      r  u_rom/_rom_reg_256_511_23_23/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.429     4.770    u_rom/_rom_reg_256_511_23_23/WCLK
    SLICE_X14Y69         RAMS64E                                      r  u_rom/_rom_reg_256_511_23_23/RAMS64E_B/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_rom/_rom_reg_256_511_23_23/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.330ns  (logic 4.472ns (20.029%)  route 17.858ns (79.971%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 f  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.354     7.669    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_32
    SLICE_X33Y111        LUT5 (Prop_lut5_I1_O)        0.124     7.793 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=27, routed)          1.119     8.911    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28_n_1
    SLICE_X35Y101        LUT4 (Prop_lut4_I1_O)        0.149     9.060 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838     9.898    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    10.230 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    11.459    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    11.609 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.291    13.900    u_ram/_ram_reg_0_255_23_23/A3
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.367    14.267 r  u_ram/_ram_reg_0_255_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.267    u_ram/_ram_reg_0_255_23_23/OA
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    14.481 r  u_ram/_ram_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    14.481    u_ram/_ram_reg_0_255_23_23/O1
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    14.569 r  u_ram/_ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.322    15.890    u_ram/_ram_reg_0_255_23_23_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.319    16.209 r  u_ram/acc1_i_641/O
                         net (fo=1, routed)           0.000    16.209    u_ram/acc1_i_641_n_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.238    16.447 r  u_ram/acc1_i_422/O
                         net (fo=2, routed)           0.000    16.447    u_ram/acc1_i_422_n_1
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    16.551 r  u_ram/acc1_i_209/O
                         net (fo=1, routed)           1.151    17.702    u_tinyriscv/u_id_ex/inst_ff/acc1__1_29
    SLICE_X21Y104        LUT5 (Prop_lut5_I3_O)        0.316    18.018 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_62/O
                         net (fo=2, routed)           0.314    18.333    u_tinyriscv/u_id_ex/inst_ff/acc1_i_62_n_1
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.124    18.457 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.626    19.082    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X27Y110        LUT5 (Prop_lut5_I1_O)        0.124    19.206 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.402    19.609    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X27Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.733 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           1.332    21.065    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.124    21.189 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          1.141    22.330    u_rom/_rom_reg_256_511_23_23/D
    SLICE_X14Y69         RAMS64E                                      r  u_rom/_rom_reg_256_511_23_23/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.429     4.770    u_rom/_rom_reg_256_511_23_23/WCLK
    SLICE_X14Y69         RAMS64E                                      r  u_rom/_rom_reg_256_511_23_23/RAMS64E_C/CLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_rom/_rom_reg_256_511_23_23/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.330ns  (logic 4.472ns (20.029%)  route 17.858ns (79.971%))
  Logic Levels:           17  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        4.770ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  rst_IBUF_inst/O
                         net (fo=1210, routed)        4.739     6.191    u_tinyriscv/u_ex/rst_IBUF
    SLICE_X29Y109        LUT2 (Prop_lut2_I0_O)        0.124     6.315 f  u_tinyriscv/u_ex/_rom_reg_0_255_0_0_i_47/O
                         net (fo=10, routed)          1.354     7.669    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_32
    SLICE_X33Y111        LUT5 (Prop_lut5_I1_O)        0.124     7.793 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28/O
                         net (fo=27, routed)          1.119     8.911    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_0_0_i_28_n_1
    SLICE_X35Y101        LUT4 (Prop_lut4_I1_O)        0.149     9.060 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11/O
                         net (fo=43, routed)          0.838     9.898    u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_11_n_1
    SLICE_X33Y88         LUT6 (Prop_lut6_I2_O)        0.332    10.230 r  u_tinyriscv/u_id_ex/inst_ff/_ram_reg_0_255_0_0_i_23/O
                         net (fo=11, routed)          1.229    11.459    u_uart_debug/_ram_reg_2048_2303_31_31_2
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.150    11.609 r  u_uart_debug/_ram_reg_0_255_21_21_i_6/O
                         net (fo=192, routed)         2.291    13.900    u_ram/_ram_reg_0_255_23_23/A3
    SLICE_X46Y125        RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.367    14.267 r  u_ram/_ram_reg_0_255_23_23/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.267    u_ram/_ram_reg_0_255_23_23/OA
    SLICE_X46Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    14.481 r  u_ram/_ram_reg_0_255_23_23/F7.A/O
                         net (fo=1, routed)           0.000    14.481    u_ram/_ram_reg_0_255_23_23/O1
    SLICE_X46Y125        MUXF8 (Prop_muxf8_I1_O)      0.088    14.569 r  u_ram/_ram_reg_0_255_23_23/F8/O
                         net (fo=1, routed)           1.322    15.890    u_ram/_ram_reg_0_255_23_23_n_1
    SLICE_X45Y99         LUT6 (Prop_lut6_I5_O)        0.319    16.209 r  u_ram/acc1_i_641/O
                         net (fo=1, routed)           0.000    16.209    u_ram/acc1_i_641_n_1
    SLICE_X45Y99         MUXF7 (Prop_muxf7_I0_O)      0.238    16.447 r  u_ram/acc1_i_422/O
                         net (fo=2, routed)           0.000    16.447    u_ram/acc1_i_422_n_1
    SLICE_X45Y99         MUXF8 (Prop_muxf8_I0_O)      0.104    16.551 r  u_ram/acc1_i_209/O
                         net (fo=1, routed)           1.151    17.702    u_tinyriscv/u_id_ex/inst_ff/acc1__1_29
    SLICE_X21Y104        LUT5 (Prop_lut5_I3_O)        0.316    18.018 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_62/O
                         net (fo=2, routed)           0.314    18.333    u_tinyriscv/u_id_ex/inst_ff/acc1_i_62_n_1
    SLICE_X20Y105        LUT5 (Prop_lut5_I3_O)        0.124    18.457 r  u_tinyriscv/u_id_ex/inst_ff/acc1_i_11/O
                         net (fo=8, routed)           0.626    19.082    u_tinyriscv/u_id_ex/inst_ff/m0_data_o[7]
    SLICE_X27Y110        LUT5 (Prop_lut5_I1_O)        0.124    19.206 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3/O
                         net (fo=1, routed)           0.402    19.609    u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_3_n_1
    SLICE_X27Y110        LUT6 (Prop_lut6_I1_O)        0.124    19.733 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_2/O
                         net (fo=7, routed)           1.332    21.065    u_tinyriscv/u_id_ex/inst_ff/m0_data_i[23]
    SLICE_X15Y86         LUT6 (Prop_lut6_I1_O)        0.124    21.189 r  u_tinyriscv/u_id_ex/inst_ff/_rom_reg_0_255_23_23_i_1/O
                         net (fo=64, routed)          1.141    22.330    u_rom/_rom_reg_256_511_23_23/D
    SLICE_X14Y69         RAMS64E                                      r  u_rom/_rom_reg_256_511_23_23/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        1.429     4.770    u_rom/_rom_reg_256_511_23_23/WCLK
    SLICE_X14Y69         RAMS64E                                      r  u_rom/_rom_reg_256_511_23_23/RAMS64E_D/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/ack_reg/C
    SLICE_X55Y131        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.127     0.268    u_jtag_top/u_jtag_dm/tx/dtm_ack_o
    SLICE_X54Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.910     2.038    u_jtag_top/u_jtag_dm/tx/clk_IBUF_BUFG
    SLICE_X54Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.187ns (49.711%)  route 0.189ns (50.289%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/C
    SLICE_X43Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[12]/Q
                         net (fo=1, routed)           0.189     0.330    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[12]
    SLICE_X43Y131        LUT2 (Prop_lut2_I0_O)        0.046     0.376 r  u_jtag_top/u_jtag_dm/rx/recv_data[12]_i_1/O
                         net (fo=1, routed)           0.000     0.376    u_jtag_top/u_jtag_dm/rx/recv_data0_in[12]
    SLICE_X43Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.907     2.035    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X43Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[12]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.918%)  route 0.194ns (51.082%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[22]/C
    SLICE_X45Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[22]/Q
                         net (fo=1, routed)           0.194     0.335    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[22]
    SLICE_X43Y131        LUT2 (Prop_lut2_I0_O)        0.045     0.380 r  u_jtag_top/u_jtag_dm/rx/recv_data[22]_i_1/O
                         net (fo=1, routed)           0.000     0.380    u_jtag_top/u_jtag_dm/rx/recv_data0_in[22]
    SLICE_X43Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.907     2.035    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X43Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[22]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.184ns (46.444%)  route 0.212ns (53.556%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[24]/C
    SLICE_X43Y130        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[24]/Q
                         net (fo=1, routed)           0.212     0.353    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[24]
    SLICE_X43Y129        LUT2 (Prop_lut2_I0_O)        0.043     0.396 r  u_jtag_top/u_jtag_dm/rx/recv_data[24]_i_1/O
                         net (fo=1, routed)           0.000     0.396    u_jtag_top/u_jtag_dm/rx/recv_data0_in[24]
    SLICE_X43Y129        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.905     2.033    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X43Y129        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[24]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.184ns (45.407%)  route 0.221ns (54.593%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/C
    SLICE_X45Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[26]/Q
                         net (fo=1, routed)           0.221     0.362    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[26]
    SLICE_X42Y131        LUT2 (Prop_lut2_I0_O)        0.043     0.405 r  u_jtag_top/u_jtag_dm/rx/recv_data[26]_i_1/O
                         net (fo=1, routed)           0.000     0.405    u_jtag_top/u_jtag_dm/rx/recv_data0_in[26]
    SLICE_X42Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.907     2.035    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X42Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[26]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.183ns (44.382%)  route 0.229ns (55.618%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[16]/C
    SLICE_X45Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.229     0.370    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[16]
    SLICE_X44Y130        LUT2 (Prop_lut2_I0_O)        0.042     0.412 r  u_jtag_top/u_jtag_dm/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     0.412    u_jtag_top/u_jtag_dm/rx/recv_data0_in[16]
    SLICE_X44Y130        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.907     2.035    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X44Y130        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[16]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.227ns (53.439%)  route 0.198ns (46.561%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y130        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[25]/C
    SLICE_X43Y130        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[25]/Q
                         net (fo=1, routed)           0.198     0.326    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[25]
    SLICE_X42Y131        LUT2 (Prop_lut2_I0_O)        0.099     0.425 r  u_jtag_top/u_jtag_dm/rx/recv_data[25]_i_1/O
                         net (fo=1, routed)           0.000     0.425    u_jtag_top/u_jtag_dm/rx/recv_data0_in[25]
    SLICE_X42Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.907     2.035    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X42Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[25]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.226ns (51.327%)  route 0.214ns (48.673%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[23]/C
    SLICE_X45Y132        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[23]/Q
                         net (fo=1, routed)           0.214     0.342    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[23]
    SLICE_X43Y129        LUT2 (Prop_lut2_I0_O)        0.098     0.440 r  u_jtag_top/u_jtag_dm/rx/recv_data[23]_i_1/O
                         net (fo=1, routed)           0.000     0.440    u_jtag_top/u_jtag_dm/rx/recv_data0_in[23]
    SLICE_X43Y129        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.905     2.033    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X43Y129        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[23]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.814%)  route 0.281ns (60.186%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/C
    SLICE_X43Y132        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/Q
                         net (fo=1, routed)           0.281     0.422    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[20]
    SLICE_X42Y131        LUT2 (Prop_lut2_I0_O)        0.045     0.467 r  u_jtag_top/u_jtag_dm/rx/recv_data[20]_i_1/O
                         net (fo=1, routed)           0.000     0.467    u_jtag_top/u_jtag_dm/rx/recv_data0_in[20]
    SLICE_X42Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.907     2.035    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X42Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[27]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.226ns (47.991%)  route 0.245ns (52.009%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y132        FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[27]/C
    SLICE_X45Y132        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[27]/Q
                         net (fo=1, routed)           0.245     0.373    u_jtag_top/u_jtag_dm/rx/dtm_req_data_o[27]
    SLICE_X42Y131        LUT2 (Prop_lut2_I0_O)        0.098     0.471 r  u_jtag_top/u_jtag_dm/rx/recv_data[27]_i_1/O
                         net (fo=1, routed)           0.000     0.471    u_jtag_top/u_jtag_dm/rx/recv_data0_in[27]
    SLICE_X42Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=8344, routed)        0.907     2.035    u_jtag_top/u_jtag_dm/rx/clk_IBUF_BUFG
    SLICE_X42Y131        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[27]/C





