# compile vhdl design source files
vhdl xil_defaultlib  "../../../LogicGates.srcs/sources_1/imports/vhdl/system_types.vhdl"
vhdl xil_defaultlib  "../../../LogicGates.srcs/sources_1/imports/vhdl/Types_LogicGates.vhdl"
vhdl xil_defaultlib  "../../../LogicGates.srcs/sources_1/imports/vhdl/AndGate.vhdl"
vhdl xil_defaultlib  "../../../LogicGates.srcs/sources_1/imports/vhdl/OrGate.vhdl"
vhdl xil_defaultlib  "../../../LogicGates.srcs/sources_1/imports/vhdl/NotGate.vhdl"
vhdl xil_defaultlib  "../../../LogicGates.srcs/sources_1/imports/vhdl/XorGate.vhdl"
vhdl xil_defaultlib  "../../../LogicGates.srcs/sources_1/imports/vhdl/LogicGates.vhdl"
vhdl xil_defaultlib  "../../../LogicGates.srcs/sources_1/imports/vhdl/csv_util.vhdl"
vhdl xil_defaultlib  "../../../LogicGates.srcs/sources_1/imports/vhdl/TestBench_LogicGates.vhdl"

# Do not sort compile order
nosort
