# RISC-V-32I
This repository showcases verilog implementation of Single cycle RISC-V, Pipelined separate memory RISC-V, and Pipelined single memory RISC-V.
