# include trigger/HPS/small/ssp/trigger/feemaskA.cnf

# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE
# #    N:        0 or 1 - selects the hps singles trigger bit
# #    REGION:   0 to 6 - selects which region index to define
# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)
# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)
# #    PRESCALE: 0 to 65535 - set the prescale value for the region

SSP_CRATE hps11
SSP_ALLSLOTS
SSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0
SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80
SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300
SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000
SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300
SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80
SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0
SSP_CRATE end



##########################
# GTP
##########################
GTP_CRATE all

GTP_CLUSTER_PULSE_COIN      4    4

# SEED thrershold in MeV (0-8191)
GTP_CLUSTER_PULSE_THRESHOLD 100

GTP_CRATE end

##########################
# HPS 11 Crate
##########################

### TI
TI_CRATE hps11

TI_FIBER_DELAY_OFFSET 0x80 0xcf
TI_BUFFER_LEVEL 5
TI_BLOCK_LEVEL  10

## HOLD OFF
# 1.44 us holdoff:
#TI_HOLDOFF 1 3 1
TI_HOLDOFF 1 6 1

# 4 triggers in 10*3840ns
#TI_HOLDOFF 4 10 1
#TI_HOLDOFF 4 15 1
TI_HOLDOFF 4 20 1


# PRESCALE-FACTOR = 2

# SINGLES-0:
TI_INPUT_PRESCALE 1  13

# SINGLES-1:
TI_INPUT_PRESCALE 2  1

# PAIRS-0:
TI_INPUT_PRESCALE 3  6

# PAIRS-1:
TI_INPUT_PRESCALE 4  0

# COSMIC/LED:
TI_INPUT_PRESCALE 5  0

# PULSER:
TI_INPUT_PRESCALE 6  0

TI_CRATE end


### SSP
SSP_CRATE hps11

SSP_ALLSLOTS
SSP_W_WIDTH   50
SSP_W_OFFSET  753

# COSMIC:
#SSP_W_WIDTH   100
#SSP_W_OFFSET  799

SSP_HPS_PULSER 1000       # pulser period (s)

# ecal triggers:
# HPS SINGLES 0  -> TI TS1
SSP_HPS_SET_IO_SRC		7	20	#ENABLED
#SSP_HPS_SET_IO_SRC		7	0	#DISABLED

#HPS SINGLES 1   -> TI TS2
SSP_HPS_SET_IO_SRC		8	21	#ENABLED
#SSP_HPS_SET_IO_SRC		8	0	#DISABLED

#HPS PAIRS 0     -> TI TS3
SSP_HPS_SET_IO_SRC		9	22	#ENABLED
#SSP_HPS_SET_IO_SRC		9	0	#DISABLED

#HPS PAIRS 1     -> TI TS4
SSP_HPS_SET_IO_SRC		10	23	#ENABLED
#SSP_HPS_SET_IO_SRC		10	0	#DISABLED

# HPS COSMIC/LED -> TI TS5
#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED
#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMIC
SSP_HPS_SET_IO_SRC		11	0	#DISABLED

# PULSER         -> TI TS6
SSP_HPS_SET_IO_SRC		12	18	#ENABLED
#SSP_HPS_SET_IO_SRC		12	0	#DISABLED


# coinc time 10=40 ns
SSP_HPS_COSMIC_TIMECOINCIDENCE  10

# cosmic B0 and B1 (136<<8) + led trigger (254<<0)
SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070

SSP_HPS_LATENCY 475

# Singles 0 trigger
SSP_HPS_SINGLES_EMIN  0  100  1
SSP_HPS_SINGLES_EMAX  0  2700 1
SSP_HPS_SINGLES_NMIN  0  3    1

# Singles 1 trigger
SSP_HPS_SINGLES_EMIN  1  1300  1
SSP_HPS_SINGLES_EMAX  1  2600 1
SSP_HPS_SINGLES_NMIN  1  3    1

# Pairs 0 trigger
SSP_HPS_PAIRS_TIMECOINCIDENCE  0  2
SSP_HPS_PAIRS_EMIN             0  150
SSP_HPS_PAIRS_EMAX             0  1400
SSP_HPS_PAIRS_NMIN             0  2
SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1
SSP_HPS_PAIRS_DIFFMAX          0  1100     1
SSP_HPS_PAIRS_COPLANARITY      0  180      1
SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1

# Pairs 1 trigger
SSP_HPS_PAIRS_TIMECOINCIDENCE  1  3
SSP_HPS_PAIRS_EMIN             1  150
SSP_HPS_PAIRS_EMAX             1  1400
SSP_HPS_PAIRS_NMIN             1  2
SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1
SSP_HPS_PAIRS_DIFFMAX          1  1100      1
SSP_HPS_PAIRS_COPLANARITY      1  35        1
SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1

SSP_CRATE end


### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1
FADC250_CRATE hps11

FADC250_DAC  3300
FADC250_W_OFFSET 3012
FADC250_W_WIDTH 400

FADC250_MODE      1
FADC250_NSB       12
FADC250_NSA       240
FADC250_NPEAK     1

#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1

#Set RF clock threshold
FADC250_TET 800

FADC250_SLOT 13
FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

FADC250_CRATE end


##########################
# HPS 12 Crate
##########################

### TI
TI_CRATE hps12
TI_FIBER_DELAY_OFFSET 0x80 0xc9
TI_CRATE end


##########################
# HPS 1 Crate
##########################

### TI
TI_CRATE hps1
TI_FIBER_DELAY_OFFSET 0x80 0xc9
TI_CRATE end

### FADC
FADC250_CRATE hps1


FADC250_W_OFFSET 3012
FADC250_W_WIDTH   200

# COSMIC:
#FADC250_W_OFFSET 3180
#FADC250_W_WIDTH   400

FADC250_MODE      1
FADC250_NSB       20
FADC250_NSA       100
FADC250_NPEAK     1

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

FADC250_TET 18

# Set LED system trigger threshold
FADC250_SLOT      20
FADC250_CH_TET    15   500

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

FADC250_CRATE end

##########################
# HPS 2 Crate
##########################

### TI
TI_CRATE hps2
TI_FIBER_DELAY_OFFSET 0x80 0xc9
TI_CRATE end

### FADC
FADC250_CRATE hps2


FADC250_W_OFFSET 3012
FADC250_W_WIDTH   200

# COSMIC:
#FADC250_W_OFFSET 3180
#FADC250_W_WIDTH   400

FADC250_MODE      1
FADC250_NSB       20
FADC250_NSA       100
FADC250_NPEAK     1

#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0

FADC250_TET 18


# Set cosmic system trigger threshold
# 12bit -> 1V: 40 = ~10mV threshold
# relative to pedestal
FADC250_SLOT      20
FADC250_CH_TET    13   40
FADC250_CH_TET    14   40
#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15
FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0


FADC250_CRATE end


# include trigger/HPS/small/dsc2/hps11.cnf

#
# dsc2 config file for expid=clondev
#
# this file contains settings  for JLAB VME Discriminators DSC2
#
# CRATE      <tdcecal1>     <- crate name, usually IP name
#
# DSC2_SLOT  2   <- slot#
#
# DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)
#
# DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask
#
# DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask
#
# DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask
#
# DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask
#
# DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)
#
# DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)
#
#    following, if used, will supersede TRG width:
#
# DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)
#
# DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)
#
#
DSC2_CRATE     hps11

DSC2_SLOT       all

# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clock
DSC2_SCALER_REFPRESCALE 1250

# ECAL, MINIMIZE THRESHOLD (0=27mV):
DSC2_WIDTH       20  40
#DSC2_THRESHOLD   0  0
#DSC2_TRGDIGITAL 140  
#
# FOR NEUTRON COUTNERS:
DSC2_THRESHOLD   50  50


# RF SIGNAL, SLOT 20 CHANNELS 13/14:
DSC2_SLOT 20
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500


# WHAT IS THIS (NOTHING IN SLOT2):
DSC2_SLOT       2
DSC2_CH_THRESHOLD    1  300   200

#
DSC2_CRATE     end

# include trigger/HPS/small/dsc2/hps12.cnf

#
# dsc2 config file for expid=clondev
#
# this file contains settings  for JLAB VME Discriminators DSC2
#
# CRATE      <tdcecal1>     <- crate name, usually IP name
#
# DSC2_SLOT  2   <- slot#
#
# DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)
#
# DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask
#
# DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask
#
# DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask
#
# DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask
#
# DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)
#
# DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)
#
#    following, if used, will supersede TRG width:
#
# DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)
#
# DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)
#
#
DSC2_CRATE     hps12

DSC2_SLOT       all

# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clock
DSC2_SCALER_REFPRESCALE 1250

# ECAL, MINIMIZE THERSHOLD (0=27mV):
DSC2_WIDTH       20  40
DSC2_THRESHOLD   0  0
#DSC2_TRGDIGITAL 140      0

# RF SIGNAL, SLOT 20 CHANNELS 13/14:
DSC2_SLOT 20
DSC2_CH_THRESHOLD 13 400 500
DSC2_CH_THRESHOLD 14 400 500

# WHAT IS THIS (NOTHING IN SLOT2)?
DSC2_SLOT       2
DSC2_CH_THRESHOLD    1  300   200



DSC2_CRATE     end

# ECAL PEDESTALS:

# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trg

FADC250_CRATE  hps1
FADC250_DAC 3280
FADC250_SLOT  3
FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166
FADC250_SLOT  4
FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226
FADC250_SLOT  5
FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250
FADC250_SLOT  6
FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441
FADC250_SLOT  7
FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876
FADC250_SLOT  8
FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933
FADC250_SLOT  9
FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724
FADC250_SLOT  14
FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373
FADC250_SLOT  15
FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736
FADC250_SLOT  16
FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744
FADC250_SLOT  17
FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867
FADC250_SLOT  18
FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572
FADC250_SLOT  19
FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367
FADC250_SLOT  20
FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000
FADC250_CH_TET 13 3000
FADC250_CH_TET 14 3000
FADC250_CH_TET 15 3000
FADC250_CRATE end

# ECAL GAINS:

# include trigger/HPS/small/fadc250/gains/EcalGains.trg

FADC250_CRATE  hps1
FADC250_SLOT  3
FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151
FADC250_SLOT  4
FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155
FADC250_SLOT  5
FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151
FADC250_SLOT  6
FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151
FADC250_SLOT  7
FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159
FADC250_SLOT  8
FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155
FADC250_SLOT  9
FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163
FADC250_SLOT  14
FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161
FADC250_SLOT  15
FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152
FADC250_SLOT  16
FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141
FADC250_SLOT  17
FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150
FADC250_SLOT  18
FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148
FADC250_SLOT  19
FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143
FADC250_SLOT  20
FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000
FADC250_CRATE end


# SVT stuff

# include dpm/dpm-default.trg

DPM_CRATE all
DPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xml
DPM_CRATE end

# include dpm/dpm-3sam-3rms-7932.trg

DPM_CRATE all
DPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xml
DPM_CRATE end
# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end# include trigger/HPS/small/ssp/trigger/feemaskA.cnf# SSP_HPS_SINGLES_PRESCALE N REGION XMIN XMAX PRESCALE# #    N:        0 or 1 - selects the hps singles trigger bit# #    REGION:   0 to 6 - selects which region index to define# #    XMIN:    -31 to 31  - chooses the ECAL x coordinate to start region definition (inclusive)# #    XMAX:    -31 to 31  - chooses the ECAL x coordinate to end region definition  (inclusive)# #    PRESCALE: 0 to 65535 - set the prescale value for the regionSSP_CRATE hps11SSP_ALLSLOTSSSP_HPS_SINGLES_PRESCALE 1 0 -30 -13 0SSP_HPS_SINGLES_PRESCALE 1 1 -12  -9 80SSP_HPS_SINGLES_PRESCALE 1 2  -8  -7 1300SSP_HPS_SINGLES_PRESCALE 1 3  -6  -3 18000SSP_HPS_SINGLES_PRESCALE 1 4  -2   1 1300SSP_HPS_SINGLES_PRESCALE 1 5   2   5 80SSP_HPS_SINGLES_PRESCALE 1 6   6  30 0SSP_CRATE end########################### GTP##########################GTP_CRATE allGTP_CLUSTER_PULSE_COIN      4    4# SEED thrershold in MeV (0-8191)GTP_CLUSTER_PULSE_THRESHOLD 100GTP_CRATE end########################### HPS 11 Crate############################# TITI_CRATE hps11TI_FIBER_DELAY_OFFSET 0x80 0xcfTI_BUFFER_LEVEL 5TI_BLOCK_LEVEL  10## HOLD OFF# 1.44 us holdoff:#TI_HOLDOFF 1 3 1TI_HOLDOFF 1 6 1# 4 triggers in 10*3840ns#TI_HOLDOFF 4 10 1#TI_HOLDOFF 4 15 1TI_HOLDOFF 4 20 1# PRESCALE-FACTOR = 2# SINGLES-0:TI_INPUT_PRESCALE 1  13# SINGLES-1:TI_INPUT_PRESCALE 2  1# PAIRS-0:TI_INPUT_PRESCALE 3  6# PAIRS-1:TI_INPUT_PRESCALE 4  0# COSMIC/LED:TI_INPUT_PRESCALE 5  0# PULSER:TI_INPUT_PRESCALE 6  0TI_CRATE end### SSPSSP_CRATE hps11SSP_ALLSLOTSSSP_W_WIDTH   50SSP_W_OFFSET  753# COSMIC:#SSP_W_WIDTH   100#SSP_W_OFFSET  799SSP_HPS_PULSER 1000       # pulser period (s)# ecal triggers:# HPS SINGLES 0  -> TI TS1SSP_HPS_SET_IO_SRC		7	20	#ENABLED#SSP_HPS_SET_IO_SRC		7	0	#DISABLED#HPS SINGLES 1   -> TI TS2SSP_HPS_SET_IO_SRC		8	21	#ENABLED#SSP_HPS_SET_IO_SRC		8	0	#DISABLED#HPS PAIRS 0     -> TI TS3SSP_HPS_SET_IO_SRC		9	22	#ENABLED#SSP_HPS_SET_IO_SRC		9	0	#DISABLED#HPS PAIRS 1     -> TI TS4SSP_HPS_SET_IO_SRC		10	23	#ENABLED#SSP_HPS_SET_IO_SRC		10	0	#DISABLED# HPS COSMIC/LED -> TI TS5#SSP_HPS_SET_IO_SRC		11	24	#ENABLED-LED#SSP_HPS_SET_IO_SRC		11	25	#ENABLED-COSMICSSP_HPS_SET_IO_SRC		11	0	#DISABLED# PULSER         -> TI TS6SSP_HPS_SET_IO_SRC		12	18	#ENABLED#SSP_HPS_SET_IO_SRC		12	0	#DISABLED# coinc time 10=40 nsSSP_HPS_COSMIC_TIMECOINCIDENCE  10# cosmic B0 and B1 (136<<8) + led trigger (254<<0)SSP_HPS_COSMIC_PATTERNCOINCIDENCE   35070SSP_HPS_LATENCY 475# Singles 0 triggerSSP_HPS_SINGLES_EMIN  0  100  1SSP_HPS_SINGLES_EMAX  0  2700 1SSP_HPS_SINGLES_NMIN  0  3    1# Singles 1 triggerSSP_HPS_SINGLES_EMIN  1  1300  1SSP_HPS_SINGLES_EMAX  1  2600 1SSP_HPS_SINGLES_NMIN  1  3    1# Pairs 0 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  0  2SSP_HPS_PAIRS_EMIN             0  150SSP_HPS_PAIRS_EMAX             0  1400SSP_HPS_PAIRS_NMIN             0  2SSP_HPS_PAIRS_SUMMAX_MIN       0  1900 500 1SSP_HPS_PAIRS_DIFFMAX          0  1100     1SSP_HPS_PAIRS_COPLANARITY      0  180      1SSP_HPS_PAIRS_ENERGYDIST       0  5.5  400 1# Pairs 1 triggerSSP_HPS_PAIRS_TIMECOINCIDENCE  1  3SSP_HPS_PAIRS_EMIN             1  150SSP_HPS_PAIRS_EMAX             1  1400SSP_HPS_PAIRS_NMIN             1  2SSP_HPS_PAIRS_SUMMAX_MIN       1  2000 600  1SSP_HPS_PAIRS_DIFFMAX          1  1100      1SSP_HPS_PAIRS_COPLANARITY      1  35        1SSP_HPS_PAIRS_ENERGYDIST       1  5.5   700 1SSP_CRATE end### FADC: RF SIGNALS, HPS11, SLOT 13, CHANNELS 0/1FADC250_CRATE hps11FADC250_DAC  3300FADC250_W_OFFSET 3012FADC250_W_WIDTH 400FADC250_MODE      1FADC250_NSB       12FADC250_NSA       240FADC250_NPEAK     1#       channel:  0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1#Set RF clock thresholdFADC250_TET 800FADC250_SLOT 13FADC250_ALLCH_PED 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0FADC250_CRATE end########################### HPS 12 Crate############################# TITI_CRATE hps12TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end########################### HPS 1 Crate############################# TITI_CRATE hps1TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps1FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set LED system trigger thresholdFADC250_SLOT      20FADC250_CH_TET    15   500#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end########################### HPS 2 Crate############################# TITI_CRATE hps2TI_FIBER_DELAY_OFFSET 0x80 0xc9TI_CRATE end### FADCFADC250_CRATE hps2FADC250_W_OFFSET 3012FADC250_W_WIDTH   200# COSMIC:#FADC250_W_OFFSET 3180#FADC250_W_WIDTH   400FADC250_MODE      1FADC250_NSB       20FADC250_NSA       100FADC250_NPEAK     1#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_ADC_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TRG_MASK        1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_TET 18# Set cosmic system trigger threshold# 12bit -> 1V: 40 = ~10mV threshold# relative to pedestalFADC250_SLOT      20FADC250_CH_TET    13   40FADC250_CH_TET    14   40#       channel:        0  1  2  3  4  5  6  7  8  9 10 11 12 13 14 15FADC250_TET_IGNORE_MASK 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0FADC250_CRATE end# include trigger/HPS/small/dsc2/hps11.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps11DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THRESHOLD (0=27mV):DSC2_WIDTH       20  40#DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140  ## FOR NEUTRON COUTNERS:DSC2_THRESHOLD   50  50# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2):DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200#DSC2_CRATE     end# include trigger/HPS/small/dsc2/hps12.cnf## dsc2 config file for expid=clondev## this file contains settings  for JLAB VME Discriminators DSC2## CRATE      <tdcecal1>     <- crate name, usually IP name## DSC2_SLOT  2   <- slot### DSC2_WIDTH  20  40   <- TDC width (ns), TRG width (ns)## DSC2_TDCMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC enable mask## DSC2_TRGMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG enable mask## DSC2_TDCORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TDC OR mask## DSC2_TRGORMASK  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1  1     <- TRG OR mask## DSC2_THRESHOLD  20  50   <- board threshold: TDC threshold (mV), TRG threshold (mV)## DSC2_CH_THRESHOLD    0  20   50   <- channel threshold: channel#, TDC threshold (mV), TRG threshold (mV)##    following, if used, will supersede TRG width:## DSC2_TRGDIGITAL   40  64    <- board digital TRG output: width (ns), delay (ns)## DSC2_CH_TRGDIGITAL   0   40  64    <- channel digital TRG output: channel#, width (ns), delay (ns)##DSC2_CRATE     hps12DSC2_SLOT       all# DSC2_SCALER_REFPRESCALE=1250 => 100kHz Reference clockDSC2_SCALER_REFPRESCALE 1250# ECAL, MINIMIZE THERSHOLD (0=27mV):DSC2_WIDTH       20  40DSC2_THRESHOLD   0  0#DSC2_TRGDIGITAL 140      0# RF SIGNAL, SLOT 20 CHANNELS 13/14:DSC2_SLOT 20DSC2_CH_THRESHOLD 13 400 500DSC2_CH_THRESHOLD 14 400 500# WHAT IS THIS (NOTHING IN SLOT2)?DSC2_SLOT       2DSC2_CH_THRESHOLD    1  300   200DSC2_CRATE     end# ECAL PEDESTALS:# include trigger/HPS/small/fadc250/peds/EcalPeds_200nA.trgFADC250_CRATE  hps1FADC250_DAC 3280FADC250_SLOT  3FADC250_ALLCH_PED  124.729  58.177 100.372  97.915 115.122 123.172  99.425 132.094 138.944 139.204 136.099 139.212  93.624 130.962 106.341 119.166FADC250_SLOT  4FADC250_ALLCH_PED  103.400  96.933  83.870  90.894 116.914  78.030 157.337  66.150 103.596  95.398  63.125 104.623  62.783 129.533  90.119 122.226FADC250_SLOT  5FADC250_ALLCH_PED   88.389 144.622  95.765 117.982  97.231 127.252 111.750 133.222  87.868 144.940 112.159 125.185 100.791 113.120  88.444 121.250FADC250_SLOT  6FADC250_ALLCH_PED  130.566 103.411 166.785 162.101 156.611 149.917 128.444 108.939 131.234 141.498  86.864 125.591 137.258 113.246 101.359 124.441FADC250_SLOT  7FADC250_ALLCH_PED  126.355 139.678 131.119 126.939 127.578 107.737 144.249 147.616 113.548 109.104 128.372 122.991 102.084 113.804 116.348 106.876FADC250_SLOT  8FADC250_ALLCH_PED  142.953 134.814  98.824 124.754 127.869 109.512 125.869 120.208 115.709  93.502 139.332 136.596 156.505 115.568 128.892  51.933FADC250_SLOT  9FADC250_ALLCH_PED  126.214 141.245 108.747 113.355 128.587 120.376 131.740 139.381 108.219 127.106 121.996  85.430 126.140 105.110  97.019 138.724FADC250_SLOT  14FADC250_ALLCH_PED   96.408 101.997 130.601 102.551 116.196 114.697 169.329 142.738 129.067  94.148 123.884 113.819 130.835 123.141 113.645 112.373FADC250_SLOT  15FADC250_ALLCH_PED  105.529 149.772 107.299 187.666 140.714 150.856 144.797 150.552 112.587 164.866 105.369 133.153 110.062 131.124 144.244 121.736FADC250_SLOT  16FADC250_ALLCH_PED  112.906 144.134 118.264 136.614 158.355  83.335 112.717 112.573  80.664 109.292  87.218 132.793 128.031 108.323 105.795 116.744FADC250_SLOT  17FADC250_ALLCH_PED   94.633  93.850 127.836 120.445 141.242  92.969 121.899 121.420 118.267  85.644 133.716  99.771  92.427  96.514  69.970 104.867FADC250_SLOT  18FADC250_ALLCH_PED  103.000 124.486 141.754  91.056 144.074 107.646 129.304 131.125 130.744 115.645 115.351 136.301  87.764 162.447 135.860 137.572FADC250_SLOT  19FADC250_ALLCH_PED  110.812 129.325 129.598  54.803  92.855 145.057 127.725 135.590 126.344 121.308 141.950 123.177 132.399 106.950 120.587 134.367FADC250_SLOT  20FADC250_ALLCH_PED  111.502  92.516 107.733 127.885  81.783 117.096 105.521  86.459 125.872  83.583 102.750  98.770 108.622 200.000 200.000 200.000FADC250_CH_TET 13 3000FADC250_CH_TET 14 3000FADC250_CH_TET 15 3000FADC250_CRATE end# ECAL GAINS:# include trigger/HPS/small/fadc250/gains/EcalGains.trgFADC250_CRATE  hps1FADC250_SLOT  3FADC250_ALLCH_GAIN    0.158   0.168   0.158   0.155   0.173   0.134   0.137   0.149   0.136   0.149   0.154   0.163   0.169   0.160   0.174   0.151FADC250_SLOT  4FADC250_ALLCH_GAIN    0.156   0.145   0.159   0.149   0.158   0.147   0.159   0.149   0.157   0.165   0.148   0.153   0.160   0.179   0.137   0.155FADC250_SLOT  5FADC250_ALLCH_GAIN    0.156   0.139   0.129   0.153   0.134   0.145   0.150   0.157   0.143   0.143   0.140   0.152   0.148   0.155   0.135   0.151FADC250_SLOT  6FADC250_ALLCH_GAIN    0.149   0.137   0.167   0.132   0.138   0.122   0.165   0.156   0.158   0.141   0.153   0.153   0.153   0.132   0.152   0.151FADC250_SLOT  7FADC250_ALLCH_GAIN    0.158   0.137   0.156   0.138   0.146   0.156   0.160   0.148   0.129   0.129   0.164   0.141   0.156   0.138   0.141   0.159FADC250_SLOT  8FADC250_ALLCH_GAIN    0.138   0.145   0.139   0.152   0.146   0.152   0.143   0.158   0.145   0.144   0.149   0.165   0.172   0.153   0.146   0.155FADC250_SLOT  9FADC250_ALLCH_GAIN    0.159   0.157   0.156   0.133   0.132   0.151   0.150   0.145   0.152   0.136   0.154   0.141   0.143   0.160   0.154   0.163FADC250_SLOT  14FADC250_ALLCH_GAIN    0.146   0.150   0.155   0.226   0.142   0.156   0.164   0.123   0.135   0.152   0.142   0.164   0.150   0.159   0.136   0.161FADC250_SLOT  15FADC250_ALLCH_GAIN    0.146   0.162   0.161   0.156   0.180   0.165   0.156   0.145   0.158   0.159   0.137   0.149   0.169   0.154   0.145   0.152FADC250_SLOT  16FADC250_ALLCH_GAIN    0.141   0.136   0.151   0.145   0.170   0.133   0.138   0.142   0.150   0.161   0.145   0.160   0.152   0.160   0.158   0.141FADC250_SLOT  17FADC250_ALLCH_GAIN    0.157   0.152   0.154   0.133   0.155   0.166   0.162   0.168   0.155   0.154   0.162   0.133   0.145   0.161   0.165   0.150FADC250_SLOT  18FADC250_ALLCH_GAIN    0.136   0.159   0.137   0.144   0.162   0.153   0.133   0.136   0.135   0.151   0.145   0.150   0.143   0.148   0.159   0.148FADC250_SLOT  19FADC250_ALLCH_GAIN    0.134   0.131   0.145   0.155   0.145   0.146   0.137   0.153   0.139   0.183   0.155   0.166   0.151   0.167   0.140   0.143FADC250_SLOT  20FADC250_ALLCH_GAIN    0.141   0.146   0.124   0.142   0.139   0.149   0.155   0.149   0.129   0.161   0.164   0.159   0.146   1.000   1.000   1.000FADC250_CRATE end# SVT stuff# include dpm/dpm-default.trgDPM_CRATE allDPM_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/config/rce_config.xmlDPM_CRATE end# include dpm/dpm-3sam-3rms-7932.trgDPM_CRATE allDPM_THR_CONFIG_FILE /usr/clas12/release/1.3.0/slac_svt/svtdaq/daq/thresholds/20160408_7932_thresholds_3rms.xmlDPM_CRATE end