INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SInglePhotons/Vivado Projects/BinaryCountCTLTest/BinaryCountCTLTest.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/SInglePhotons/Vivado Projects/BinaryCountCTLTest/BinaryCountCTLTest.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
