
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -238.29

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.35

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.35

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3479.31    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.81    1.48    1.92 ^ gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.92   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.44    2.44   library removal time
                                  2.44   data required time
-----------------------------------------------------------------------------
                                  2.44   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.52   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.21    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.98    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.18    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3479.31    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.81    1.48    1.92 ^ gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.92   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.38    1.82   library recovery time
                                  1.82   data required time
-----------------------------------------------------------------------------
                                  1.82   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.09   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   28.86    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.13 ^ _16525_/A (BUF_X4)
    10   39.05    0.02    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   34.61    0.04    0.06    0.23 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.01    0.24 ^ _16527_/A (BUF_X2)
    19   58.74    0.07    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   18.06    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   35.81    0.04    0.06    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.45 ^ _18344_/A (BUF_X2)
    10   28.53    0.03    0.06    0.51 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.51 ^ _18468_/S (MUX2_X1)
     1    2.11    0.01    0.06    0.58 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.58 v _18469_/B (MUX2_X1)
     1    2.20    0.01    0.06    0.64 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.64 v _18470_/B (MUX2_X1)
     1    2.36    0.01    0.06    0.70 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.70 v _18471_/B1 (AOI21_X1)
     8   35.44    0.17    0.19    0.89 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.90 ^ _20600_/A (MUX2_X1)
     7   17.64    0.04    0.10    1.00 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.00 ^ _20998_/A (BUF_X1)
    10   22.95    0.05    0.08    1.08 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.08 ^ _21067_/A2 (NAND2_X1)
     1    3.65    0.02    0.03    1.11 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.11 v _30197_/B (FA_X1)
     1    3.92    0.02    0.13    1.24 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.24 ^ _30199_/A (FA_X1)
     1    3.64    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    4.14    0.02    0.13    1.46 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.46 ^ _30207_/A (FA_X1)
     1    4.43    0.02    0.09    1.55 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.55 v _30211_/A (FA_X1)
     1    3.97    0.02    0.12    1.67 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.67 ^ _30212_/A (FA_X1)
     1    1.79    0.01    0.09    1.76 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.76 v _21502_/A (INV_X1)
     1    3.32    0.01    0.02    1.78 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.78 ^ _30538_/A (HA_X1)
     1    1.08    0.02    0.04    1.82 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.82 ^ _23588_/A (BUF_X1)
     5    8.72    0.02    0.04    1.87 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.87 ^ _23632_/A2 (NAND3_X1)
     1    1.63    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    4.21    0.04    0.07    1.96 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.96 ^ _23682_/A2 (NOR2_X1)
     1    3.29    0.01    0.02    1.98 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.98 v _23683_/B2 (AOI21_X2)
     5   10.96    0.04    0.05    2.03 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.70    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23966_/A1 (NOR2_X1)
     1    3.44    0.01    0.01    2.12 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.12 v _23969_/B2 (AOI221_X2)
     2    4.54    0.05    0.08    2.20 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.20 ^ _23970_/B (XNOR2_X1)
     1    2.92    0.02    0.05    2.25 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.25 ^ _23971_/B (MUX2_X1)
     2    6.55    0.02    0.05    2.30 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.30 ^ _23972_/B2 (AOI221_X2)
     1    6.83    0.03    0.03    2.33 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.33 v _23981_/A1 (NOR4_X2)
     4   12.39    0.08    0.10    2.43 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.43 ^ _25172_/A (BUF_X2)
    10   20.47    0.03    0.05    2.49 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.03    0.00    2.49 ^ _25615_/B2 (OAI21_X1)
     1    1.63    0.01    0.02    2.51 v _25615_/ZN (OAI21_X1)
                                         _02234_ (net)
                  0.01    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3479.31    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.81    1.48    1.92 ^ gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.92   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.38    1.82   library recovery time
                                  1.82   data required time
-----------------------------------------------------------------------------
                                  1.82   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                 -0.09   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.13    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.43    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   28.86    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.13 ^ _16525_/A (BUF_X4)
    10   39.05    0.02    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.02    0.01    0.17 ^ _16526_/A (BUF_X2)
    10   34.61    0.04    0.06    0.23 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.04    0.01    0.24 ^ _16527_/A (BUF_X2)
    19   58.74    0.07    0.09    0.33 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.01    0.34 ^ _18242_/A (BUF_X2)
    10   18.06    0.02    0.05    0.39 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.02    0.00    0.39 ^ _18263_/A (BUF_X2)
    10   35.81    0.04    0.06    0.45 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.45 ^ _18344_/A (BUF_X2)
    10   28.53    0.03    0.06    0.51 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.51 ^ _18468_/S (MUX2_X1)
     1    2.11    0.01    0.06    0.58 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.58 v _18469_/B (MUX2_X1)
     1    2.20    0.01    0.06    0.64 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.64 v _18470_/B (MUX2_X1)
     1    2.36    0.01    0.06    0.70 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.70 v _18471_/B1 (AOI21_X1)
     8   35.44    0.17    0.19    0.89 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.17    0.02    0.90 ^ _20600_/A (MUX2_X1)
     7   17.64    0.04    0.10    1.00 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    1.00 ^ _20998_/A (BUF_X1)
    10   22.95    0.05    0.08    1.08 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.08 ^ _21067_/A2 (NAND2_X1)
     1    3.65    0.02    0.03    1.11 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.11 v _30197_/B (FA_X1)
     1    3.92    0.02    0.13    1.24 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.24 ^ _30199_/A (FA_X1)
     1    3.64    0.02    0.09    1.33 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.33 v _30202_/B (FA_X1)
     1    4.14    0.02    0.13    1.46 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.46 ^ _30207_/A (FA_X1)
     1    4.43    0.02    0.09    1.55 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.55 v _30211_/A (FA_X1)
     1    3.97    0.02    0.12    1.67 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.67 ^ _30212_/A (FA_X1)
     1    1.79    0.01    0.09    1.76 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.76 v _21502_/A (INV_X1)
     1    3.32    0.01    0.02    1.78 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.78 ^ _30538_/A (HA_X1)
     1    1.08    0.02    0.04    1.82 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.82 ^ _23588_/A (BUF_X1)
     5    8.72    0.02    0.04    1.87 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.87 ^ _23632_/A2 (NAND3_X1)
     1    1.63    0.02    0.02    1.89 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.89 v _23633_/A3 (NOR3_X1)
     2    4.21    0.04    0.07    1.96 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.96 ^ _23682_/A2 (NOR2_X1)
     1    3.29    0.01    0.02    1.98 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.98 v _23683_/B2 (AOI21_X2)
     5   10.96    0.04    0.05    2.03 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.70    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23966_/A1 (NOR2_X1)
     1    3.44    0.01    0.01    2.12 v _23966_/ZN (NOR2_X1)
                                         _06461_ (net)
                  0.01    0.00    2.12 v _23969_/B2 (AOI221_X2)
     2    4.54    0.05    0.08    2.20 ^ _23969_/ZN (AOI221_X2)
                                         _06464_ (net)
                  0.05    0.00    2.20 ^ _23970_/B (XNOR2_X1)
     1    2.92    0.02    0.05    2.25 ^ _23970_/ZN (XNOR2_X1)
                                         _06465_ (net)
                  0.02    0.00    2.25 ^ _23971_/B (MUX2_X1)
     2    6.55    0.02    0.05    2.30 ^ _23971_/Z (MUX2_X1)
                                         _06466_ (net)
                  0.02    0.00    2.30 ^ _23972_/B2 (AOI221_X2)
     1    6.83    0.03    0.03    2.33 v _23972_/ZN (AOI221_X2)
                                         _06467_ (net)
                  0.03    0.00    2.33 v _23981_/A1 (NOR4_X2)
     4   12.39    0.08    0.10    2.43 ^ _23981_/ZN (NOR4_X2)
                                         _06476_ (net)
                  0.08    0.00    2.43 ^ _25172_/A (BUF_X2)
    10   20.47    0.03    0.05    2.49 ^ _25172_/Z (BUF_X2)
                                         _07027_ (net)
                  0.03    0.00    2.49 ^ _25615_/B2 (OAI21_X1)
     1    1.63    0.01    0.02    2.51 v _25615_/ZN (OAI21_X1)
                                         _02234_ (net)
                  0.01    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.28   -0.08 (VIOLATED)
_24776_/ZN                              0.20    0.23   -0.03 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_20440_/ZN                             10.47   27.61  -17.14 (VIOLATED)
_24776_/ZN                             16.02   32.12  -16.10 (VIOLATED)
_17048_/Z                              25.33   40.64  -15.31 (VIOLATED)
_27512_/ZN                             23.23   36.84  -13.61 (VIOLATED)
_22344_/ZN                             23.23   36.38  -13.15 (VIOLATED)
_22284_/ZN                             23.23   36.29  -13.06 (VIOLATED)
_22176_/ZN                             23.23   35.71  -12.48 (VIOLATED)
_22217_/ZN                             23.23   35.71  -12.48 (VIOLATED)
_19183_/ZN                             26.70   39.00  -12.30 (VIOLATED)
_22089_/ZN                             23.23   34.51  -11.28 (VIOLATED)
_27504_/ZN                             23.23   34.15  -10.92 (VIOLATED)
_19553_/ZN                             26.02   36.81  -10.80 (VIOLATED)
_19370_/ZN                             26.02   36.62  -10.61 (VIOLATED)
_18471_/ZN                             25.33   35.44  -10.11 (VIOLATED)
_18429_/ZN                             26.02   35.70   -9.68 (VIOLATED)
_22073_/ZN                             23.23   32.90   -9.67 (VIOLATED)
_18417_/ZN                             26.02   35.64   -9.62 (VIOLATED)
_18225_/ZN                             26.02   35.01   -8.99 (VIOLATED)
_22052_/ZN                             23.23   31.79   -8.55 (VIOLATED)
_20328_/ZN                             16.02   24.55   -8.53 (VIOLATED)
_18358_/ZN                             25.33   33.85   -8.52 (VIOLATED)
_19731_/ZN                             26.02   34.20   -8.19 (VIOLATED)
_22133_/ZN                             23.23   31.40   -8.16 (VIOLATED)
_18303_/ZN                             25.33   33.40   -8.07 (VIOLATED)
_18215_/ZN                             26.02   33.90   -7.88 (VIOLATED)
_20319_/Z                              25.33   33.19   -7.86 (VIOLATED)
_22911_/ZN                             10.47   18.00   -7.53 (VIOLATED)
_27522_/ZN                             23.23   30.58   -7.34 (VIOLATED)
_25831_/ZN                             10.47   17.79   -7.31 (VIOLATED)
_19924_/ZN                             25.33   32.63   -7.30 (VIOLATED)
_20147_/ZN                             10.47   17.63   -7.16 (VIOLATED)
_17534_/ZN                             13.81   20.95   -7.14 (VIOLATED)
_18055_/ZN                             28.99   35.99   -7.00 (VIOLATED)
_20318_/Z                              25.33   32.11   -6.78 (VIOLATED)
_20890_/ZN                             16.02   22.34   -6.32 (VIOLATED)
_18977_/ZN                             26.02   31.93   -5.91 (VIOLATED)
_18615_/ZN                             28.99   34.46   -5.47 (VIOLATED)
_18603_/ZN                             26.02   30.82   -4.81 (VIOLATED)
_18028_/ZN                             26.02   30.58   -4.56 (VIOLATED)
_22301_/ZN                             10.47   14.28   -3.81 (VIOLATED)
_17600_/ZN                             16.02   19.52   -3.50 (VIOLATED)
_22868_/ZN                             10.47   13.96   -3.49 (VIOLATED)
_20148_/ZN                             10.47   13.91   -3.44 (VIOLATED)
_24996_/ZN                             26.70   29.98   -3.28 (VIOLATED)
_20352_/ZN                             16.02   19.05   -3.03 (VIOLATED)
_23322_/ZN                             10.47   13.30   -2.83 (VIOLATED)
_17917_/ZN                             25.33   27.96   -2.63 (VIOLATED)
_23513_/ZN                             13.81   16.07   -2.26 (VIOLATED)
_27740_/ZN                             10.47   12.70   -2.23 (VIOLATED)
_19965_/ZN                             25.33   27.42   -2.09 (VIOLATED)
_17619_/ZN                             16.02   18.03   -2.01 (VIOLATED)
_22831_/ZN                             10.47   11.93   -1.46 (VIOLATED)
_19863_/ZN                             25.33   26.62   -1.29 (VIOLATED)
_17872_/ZN                             25.33   26.29   -0.96 (VIOLATED)
_23367_/ZN                             16.02   16.90   -0.88 (VIOLATED)
_28321_/ZN                             16.02   16.84   -0.82 (VIOLATED)
_27336_/ZN                             25.33   25.96   -0.63 (VIOLATED)
_19384_/ZN                             26.70   27.20   -0.49 (VIOLATED)
_19781_/ZN                             25.33   25.74   -0.41 (VIOLATED)
_22363_/ZN                             26.05   26.28   -0.23 (VIOLATED)
_17229_/ZN                             16.02   16.22   -0.20 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.078255295753479

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.3942

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-17.141958236694336

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-1.6370

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 2

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 61

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1584

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1318

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16524_/Z (BUF_X4)
   0.04    0.17 ^ _16525_/Z (BUF_X4)
   0.07    0.23 ^ _16526_/Z (BUF_X2)
   0.10    0.33 ^ _16527_/Z (BUF_X2)
   0.06    0.39 ^ _18242_/Z (BUF_X2)
   0.06    0.45 ^ _18263_/Z (BUF_X2)
   0.06    0.51 ^ _18344_/Z (BUF_X2)
   0.07    0.58 v _18468_/Z (MUX2_X1)
   0.06    0.64 v _18469_/Z (MUX2_X1)
   0.06    0.70 v _18470_/Z (MUX2_X1)
   0.19    0.89 ^ _18471_/ZN (AOI21_X1)
   0.11    1.00 ^ _20600_/Z (MUX2_X1)
   0.08    1.08 ^ _20998_/Z (BUF_X1)
   0.03    1.11 v _21067_/ZN (NAND2_X1)
   0.13    1.24 ^ _30197_/S (FA_X1)
   0.09    1.33 v _30199_/S (FA_X1)
   0.13    1.46 ^ _30202_/S (FA_X1)
   0.09    1.55 v _30207_/S (FA_X1)
   0.12    1.67 ^ _30211_/S (FA_X1)
   0.09    1.76 v _30212_/S (FA_X1)
   0.02    1.78 ^ _21502_/ZN (INV_X1)
   0.04    1.82 ^ _30538_/S (HA_X1)
   0.04    1.87 ^ _23588_/Z (BUF_X1)
   0.02    1.89 v _23632_/ZN (NAND3_X1)
   0.07    1.96 ^ _23633_/ZN (NOR3_X1)
   0.02    1.98 v _23682_/ZN (NOR2_X1)
   0.05    2.03 ^ _23683_/ZN (AOI21_X2)
   0.07    2.10 ^ _23908_/ZN (AND4_X1)
   0.01    2.12 v _23966_/ZN (NOR2_X1)
   0.08    2.20 ^ _23969_/ZN (AOI221_X2)
   0.05    2.25 ^ _23970_/ZN (XNOR2_X1)
   0.05    2.30 ^ _23971_/Z (MUX2_X1)
   0.03    2.33 v _23972_/ZN (AOI221_X2)
   0.10    2.43 ^ _23981_/ZN (NOR4_X2)
   0.05    2.49 ^ _25172_/Z (BUF_X2)
   0.02    2.51 v _25615_/ZN (OAI21_X1)
   0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_/D (DFFR_X1)
           2.51   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[95]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.51   data arrival time
---------------------------------------------------------
          -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5071

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3490

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-13.920466

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.47e-03   1.56e-04   1.30e-02  16.7%
Combinational          2.99e-02   3.45e-02   4.29e-04   6.48e-02  82.9%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.63e-02   5.85e-04   7.81e-02 100.0%
                          52.8%      46.5%       0.7%
