|SimpleCompArch
sys_clk => CPU:Unit1.cpu_clk
sys_clk => Cache:Unit2.clock
sys_rst => CPU:Unit1.cpu_rst
sys_rst => Cache:Unit2.reset
sys_output[0] << obuf:Unit3.obuf_out[0]
sys_output[1] << obuf:Unit3.obuf_out[1]
sys_output[2] << obuf:Unit3.obuf_out[2]
sys_output[3] << obuf:Unit3.obuf_out[3]
sys_output[4] << obuf:Unit3.obuf_out[4]
sys_output[5] << obuf:Unit3.obuf_out[5]
sys_output[6] << obuf:Unit3.obuf_out[6]
sys_output[7] << obuf:Unit3.obuf_out[7]
sys_output[8] << obuf:Unit3.obuf_out[8]
sys_output[9] << obuf:Unit3.obuf_out[9]
sys_output[10] << obuf:Unit3.obuf_out[10]
sys_output[11] << obuf:Unit3.obuf_out[11]
sys_output[12] << obuf:Unit3.obuf_out[12]
sys_output[13] << obuf:Unit3.obuf_out[13]
sys_output[14] << obuf:Unit3.obuf_out[14]
sys_output[15] << obuf:Unit3.obuf_out[15]
D_rfout_bus[0] << CPU:Unit1.D_rfout_bus[0]
D_rfout_bus[1] << CPU:Unit1.D_rfout_bus[1]
D_rfout_bus[2] << CPU:Unit1.D_rfout_bus[2]
D_rfout_bus[3] << CPU:Unit1.D_rfout_bus[3]
D_rfout_bus[4] << CPU:Unit1.D_rfout_bus[4]
D_rfout_bus[5] << CPU:Unit1.D_rfout_bus[5]
D_rfout_bus[6] << CPU:Unit1.D_rfout_bus[6]
D_rfout_bus[7] << CPU:Unit1.D_rfout_bus[7]
D_rfout_bus[8] << CPU:Unit1.D_rfout_bus[8]
D_rfout_bus[9] << CPU:Unit1.D_rfout_bus[9]
D_rfout_bus[10] << CPU:Unit1.D_rfout_bus[10]
D_rfout_bus[11] << CPU:Unit1.D_rfout_bus[11]
D_rfout_bus[12] << CPU:Unit1.D_rfout_bus[12]
D_rfout_bus[13] << CPU:Unit1.D_rfout_bus[13]
D_rfout_bus[14] << CPU:Unit1.D_rfout_bus[14]
D_rfout_bus[15] << CPU:Unit1.D_rfout_bus[15]
D_RFwa[0] << CPU:Unit1.D_RFwa_s[0]
D_RFwa[1] << CPU:Unit1.D_RFwa_s[1]
D_RFwa[2] << CPU:Unit1.D_RFwa_s[2]
D_RFwa[3] << CPU:Unit1.D_RFwa_s[3]
D_RFr1a[0] << CPU:Unit1.D_RFr1a_s[0]
D_RFr1a[1] << CPU:Unit1.D_RFr1a_s[1]
D_RFr1a[2] << CPU:Unit1.D_RFr1a_s[2]
D_RFr1a[3] << CPU:Unit1.D_RFr1a_s[3]
D_RFr2a[0] << CPU:Unit1.D_RFr2a_s[0]
D_RFr2a[1] << CPU:Unit1.D_RFr2a_s[1]
D_RFr2a[2] << CPU:Unit1.D_RFr2a_s[2]
D_RFr2a[3] << CPU:Unit1.D_RFr2a_s[3]
D_RFwe << CPU:Unit1.D_RFwe_s
D_RFr1e << CPU:Unit1.D_RFr1e_s
D_RFr2e << CPU:Unit1.D_RFr2e_s
D_RFs[0] << CPU:Unit1.D_RFs_s[0]
D_RFs[1] << CPU:Unit1.D_RFs_s[1]
D_ALUs[0] << CPU:Unit1.D_ALUs_s[0]
D_ALUs[1] << CPU:Unit1.D_ALUs_s[1]
D_PCld << CPU:Unit1.D_PCld_s
D_jpz << CPU:Unit1.D_jpz_s
D_mdout_bus[0] << Cache:Unit2.data_out[0]
D_mdout_bus[1] << Cache:Unit2.data_out[1]
D_mdout_bus[2] << Cache:Unit2.data_out[2]
D_mdout_bus[3] << Cache:Unit2.data_out[3]
D_mdout_bus[4] << Cache:Unit2.data_out[4]
D_mdout_bus[5] << Cache:Unit2.data_out[5]
D_mdout_bus[6] << Cache:Unit2.data_out[6]
D_mdout_bus[7] << Cache:Unit2.data_out[7]
D_mdout_bus[8] << Cache:Unit2.data_out[8]
D_mdout_bus[9] << Cache:Unit2.data_out[9]
D_mdout_bus[10] << Cache:Unit2.data_out[10]
D_mdout_bus[11] << Cache:Unit2.data_out[11]
D_mdout_bus[12] << Cache:Unit2.data_out[12]
D_mdout_bus[13] << Cache:Unit2.data_out[13]
D_mdout_bus[14] << Cache:Unit2.data_out[14]
D_mdout_bus[15] << Cache:Unit2.data_out[15]
D_mdin_bus[0] << CPU:Unit1.mdin_bus[0]
D_mdin_bus[1] << CPU:Unit1.mdin_bus[1]
D_mdin_bus[2] << CPU:Unit1.mdin_bus[2]
D_mdin_bus[3] << CPU:Unit1.mdin_bus[3]
D_mdin_bus[4] << CPU:Unit1.mdin_bus[4]
D_mdin_bus[5] << CPU:Unit1.mdin_bus[5]
D_mdin_bus[6] << CPU:Unit1.mdin_bus[6]
D_mdin_bus[7] << CPU:Unit1.mdin_bus[7]
D_mdin_bus[8] << CPU:Unit1.mdin_bus[8]
D_mdin_bus[9] << CPU:Unit1.mdin_bus[9]
D_mdin_bus[10] << CPU:Unit1.mdin_bus[10]
D_mdin_bus[11] << CPU:Unit1.mdin_bus[11]
D_mdin_bus[12] << CPU:Unit1.mdin_bus[12]
D_mdin_bus[13] << CPU:Unit1.mdin_bus[13]
D_mdin_bus[14] << CPU:Unit1.mdin_bus[14]
D_mdin_bus[15] << CPU:Unit1.mdin_bus[15]
D_mem_addr[0] << CPU:Unit1.mem_addr[0]
D_mem_addr[1] << CPU:Unit1.mem_addr[1]
D_mem_addr[2] << CPU:Unit1.mem_addr[2]
D_mem_addr[3] << CPU:Unit1.mem_addr[3]
D_mem_addr[4] << CPU:Unit1.mem_addr[4]
D_mem_addr[5] << CPU:Unit1.mem_addr[5]
D_mem_addr[6] << CPU:Unit1.mem_addr[6]
D_mem_addr[7] << CPU:Unit1.mem_addr[7]
D_mem_addr[8] << CPU:Unit1.mem_addr[8]
D_mem_addr[9] << CPU:Unit1.mem_addr[9]
D_mem_addr[10] << CPU:Unit1.mem_addr[10]
D_mem_addr[11] << CPU:Unit1.mem_addr[11]
D_Mre << CPU:Unit1.Mre_s
D_Mwe << CPU:Unit1.Mwe_s


|SimpleCompArch|CPU:Unit1
cpu_clk => ctrl_unit:Unit0.clock_cu
cpu_clk => datapath:Unit1.clock_dp
cpu_rst => ctrl_unit:Unit0.rst_cu
cpu_rst => datapath:Unit1.rst_dp
mdout_bus[0] => ctrl_unit:Unit0.mdata_out[0]
mdout_bus[0] => datapath:Unit1.mem_data[0]
mdout_bus[1] => ctrl_unit:Unit0.mdata_out[1]
mdout_bus[1] => datapath:Unit1.mem_data[1]
mdout_bus[2] => ctrl_unit:Unit0.mdata_out[2]
mdout_bus[2] => datapath:Unit1.mem_data[2]
mdout_bus[3] => ctrl_unit:Unit0.mdata_out[3]
mdout_bus[3] => datapath:Unit1.mem_data[3]
mdout_bus[4] => ctrl_unit:Unit0.mdata_out[4]
mdout_bus[4] => datapath:Unit1.mem_data[4]
mdout_bus[5] => ctrl_unit:Unit0.mdata_out[5]
mdout_bus[5] => datapath:Unit1.mem_data[5]
mdout_bus[6] => ctrl_unit:Unit0.mdata_out[6]
mdout_bus[6] => datapath:Unit1.mem_data[6]
mdout_bus[7] => ctrl_unit:Unit0.mdata_out[7]
mdout_bus[7] => datapath:Unit1.mem_data[7]
mdout_bus[8] => ctrl_unit:Unit0.mdata_out[8]
mdout_bus[8] => datapath:Unit1.mem_data[8]
mdout_bus[9] => ctrl_unit:Unit0.mdata_out[9]
mdout_bus[9] => datapath:Unit1.mem_data[9]
mdout_bus[10] => ctrl_unit:Unit0.mdata_out[10]
mdout_bus[10] => datapath:Unit1.mem_data[10]
mdout_bus[11] => ctrl_unit:Unit0.mdata_out[11]
mdout_bus[11] => datapath:Unit1.mem_data[11]
mdout_bus[12] => ctrl_unit:Unit0.mdata_out[12]
mdout_bus[12] => datapath:Unit1.mem_data[12]
mdout_bus[13] => ctrl_unit:Unit0.mdata_out[13]
mdout_bus[13] => datapath:Unit1.mem_data[13]
mdout_bus[14] => ctrl_unit:Unit0.mdata_out[14]
mdout_bus[14] => datapath:Unit1.mem_data[14]
mdout_bus[15] => ctrl_unit:Unit0.mdata_out[15]
mdout_bus[15] => datapath:Unit1.mem_data[15]
mdin_bus[0] <= datapath:Unit1.ALUout_dp[0]
mdin_bus[1] <= datapath:Unit1.ALUout_dp[1]
mdin_bus[2] <= datapath:Unit1.ALUout_dp[2]
mdin_bus[3] <= datapath:Unit1.ALUout_dp[3]
mdin_bus[4] <= datapath:Unit1.ALUout_dp[4]
mdin_bus[5] <= datapath:Unit1.ALUout_dp[5]
mdin_bus[6] <= datapath:Unit1.ALUout_dp[6]
mdin_bus[7] <= datapath:Unit1.ALUout_dp[7]
mdin_bus[8] <= datapath:Unit1.ALUout_dp[8]
mdin_bus[9] <= datapath:Unit1.ALUout_dp[9]
mdin_bus[10] <= datapath:Unit1.ALUout_dp[10]
mdin_bus[11] <= datapath:Unit1.ALUout_dp[11]
mdin_bus[12] <= datapath:Unit1.ALUout_dp[12]
mdin_bus[13] <= datapath:Unit1.ALUout_dp[13]
mdin_bus[14] <= datapath:Unit1.ALUout_dp[14]
mdin_bus[15] <= datapath:Unit1.ALUout_dp[15]
mem_addr[0] <= ctrl_unit:Unit0.maddr_in[0]
mem_addr[1] <= ctrl_unit:Unit0.maddr_in[1]
mem_addr[2] <= ctrl_unit:Unit0.maddr_in[2]
mem_addr[3] <= ctrl_unit:Unit0.maddr_in[3]
mem_addr[4] <= ctrl_unit:Unit0.maddr_in[4]
mem_addr[5] <= ctrl_unit:Unit0.maddr_in[5]
mem_addr[6] <= ctrl_unit:Unit0.maddr_in[6]
mem_addr[7] <= ctrl_unit:Unit0.maddr_in[7]
mem_addr[8] <= ctrl_unit:Unit0.maddr_in[8]
mem_addr[9] <= ctrl_unit:Unit0.maddr_in[9]
mem_addr[10] <= ctrl_unit:Unit0.maddr_in[10]
mem_addr[11] <= ctrl_unit:Unit0.maddr_in[11]
Mre_s <= ctrl_unit:Unit0.Mre_cu
Mwe_s <= ctrl_unit:Unit0.Mwe_cu
oe_s <= ctrl_unit:Unit0.oe_cu
D_rfout_bus[0] <= datapath:Unit1.RF1out_dp[0]
D_rfout_bus[1] <= datapath:Unit1.RF1out_dp[1]
D_rfout_bus[2] <= datapath:Unit1.RF1out_dp[2]
D_rfout_bus[3] <= datapath:Unit1.RF1out_dp[3]
D_rfout_bus[4] <= datapath:Unit1.RF1out_dp[4]
D_rfout_bus[5] <= datapath:Unit1.RF1out_dp[5]
D_rfout_bus[6] <= datapath:Unit1.RF1out_dp[6]
D_rfout_bus[7] <= datapath:Unit1.RF1out_dp[7]
D_rfout_bus[8] <= datapath:Unit1.RF1out_dp[8]
D_rfout_bus[9] <= datapath:Unit1.RF1out_dp[9]
D_rfout_bus[10] <= datapath:Unit1.RF1out_dp[10]
D_rfout_bus[11] <= datapath:Unit1.RF1out_dp[11]
D_rfout_bus[12] <= datapath:Unit1.RF1out_dp[12]
D_rfout_bus[13] <= datapath:Unit1.RF1out_dp[13]
D_rfout_bus[14] <= datapath:Unit1.RF1out_dp[14]
D_rfout_bus[15] <= datapath:Unit1.RF1out_dp[15]
D_RFwa_s[0] <= ctrl_unit:Unit0.RFwa_cu[0]
D_RFwa_s[1] <= ctrl_unit:Unit0.RFwa_cu[1]
D_RFwa_s[2] <= ctrl_unit:Unit0.RFwa_cu[2]
D_RFwa_s[3] <= ctrl_unit:Unit0.RFwa_cu[3]
D_RFr1a_s[0] <= ctrl_unit:Unit0.RFr1a_cu[0]
D_RFr1a_s[1] <= ctrl_unit:Unit0.RFr1a_cu[1]
D_RFr1a_s[2] <= ctrl_unit:Unit0.RFr1a_cu[2]
D_RFr1a_s[3] <= ctrl_unit:Unit0.RFr1a_cu[3]
D_RFr2a_s[0] <= ctrl_unit:Unit0.RFr2a_cu[0]
D_RFr2a_s[1] <= ctrl_unit:Unit0.RFr2a_cu[1]
D_RFr2a_s[2] <= ctrl_unit:Unit0.RFr2a_cu[2]
D_RFr2a_s[3] <= ctrl_unit:Unit0.RFr2a_cu[3]
D_RFwe_s <= ctrl_unit:Unit0.RFwe_cu
D_RFr1e_s <= ctrl_unit:Unit0.RFr1e_cu
D_RFr2e_s <= ctrl_unit:Unit0.RFr2e_cu
D_RFs_s[0] <= ctrl_unit:Unit0.RFs_cu[0]
D_RFs_s[1] <= ctrl_unit:Unit0.RFs_cu[1]
D_ALUs_s[0] <= ctrl_unit:Unit0.ALUs_cu[0]
D_ALUs_s[1] <= ctrl_unit:Unit0.ALUs_cu[1]
D_PCld_s <= datapath:Unit1.ALUz_dp
D_jpz_s <= ctrl_unit:Unit0.jpen_cu


|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0
clock_cu => controller:U0.clock
clock_cu => PC:U1.clock
rst_cu => controller:U0.rst
PCld_cu => PC:U1.PCld
mdata_out[0] => IR:U2.IRin[0]
mdata_out[1] => IR:U2.IRin[1]
mdata_out[2] => IR:U2.IRin[2]
mdata_out[3] => IR:U2.IRin[3]
mdata_out[4] => IR:U2.IRin[4]
mdata_out[5] => IR:U2.IRin[5]
mdata_out[6] => IR:U2.IRin[6]
mdata_out[7] => IR:U2.IRin[7]
mdata_out[8] => IR:U2.IRin[8]
mdata_out[9] => IR:U2.IRin[9]
mdata_out[10] => IR:U2.IRin[10]
mdata_out[11] => IR:U2.IRin[11]
mdata_out[12] => IR:U2.IRin[12]
mdata_out[13] => IR:U2.IRin[13]
mdata_out[14] => IR:U2.IRin[14]
mdata_out[15] => IR:U2.IRin[15]
dpdata_out[0] => bigmux:U3.Ia[0]
dpdata_out[1] => bigmux:U3.Ia[1]
dpdata_out[2] => bigmux:U3.Ia[2]
dpdata_out[3] => bigmux:U3.Ia[3]
dpdata_out[4] => bigmux:U3.Ia[4]
dpdata_out[5] => bigmux:U3.Ia[5]
dpdata_out[6] => bigmux:U3.Ia[6]
dpdata_out[7] => bigmux:U3.Ia[7]
dpdata_out[8] => bigmux:U3.Ia[8]
dpdata_out[9] => bigmux:U3.Ia[9]
dpdata_out[10] => bigmux:U3.Ia[10]
dpdata_out[11] => bigmux:U3.Ia[11]
dpdata_out[12] => bigmux:U3.Ia[12]
dpdata_out[13] => bigmux:U3.Ia[13]
dpdata_out[14] => bigmux:U3.Ia[14]
dpdata_out[15] => bigmux:U3.Ia[15]
maddr_in[0] <= bigmux:U3.Muxout[0]
maddr_in[1] <= bigmux:U3.Muxout[1]
maddr_in[2] <= bigmux:U3.Muxout[2]
maddr_in[3] <= bigmux:U3.Muxout[3]
maddr_in[4] <= bigmux:U3.Muxout[4]
maddr_in[5] <= bigmux:U3.Muxout[5]
maddr_in[6] <= bigmux:U3.Muxout[6]
maddr_in[7] <= bigmux:U3.Muxout[7]
maddr_in[8] <= bigmux:U3.Muxout[8]
maddr_in[9] <= bigmux:U3.Muxout[9]
maddr_in[10] <= bigmux:U3.Muxout[10]
maddr_in[11] <= bigmux:U3.Muxout[11]
maddr_in[12] <= bigmux:U3.Muxout[12]
maddr_in[13] <= bigmux:U3.Muxout[13]
maddr_in[14] <= bigmux:U3.Muxout[14]
maddr_in[15] <= bigmux:U3.Muxout[15]
immdata[0] <= IR:U2.IRout[0]
immdata[1] <= IR:U2.IRout[1]
immdata[2] <= IR:U2.IRout[2]
immdata[3] <= IR:U2.IRout[3]
immdata[4] <= IR:U2.IRout[4]
immdata[5] <= IR:U2.IRout[5]
immdata[6] <= IR:U2.IRout[6]
immdata[7] <= IR:U2.IRout[7]
immdata[8] <= <GND>
immdata[9] <= <GND>
immdata[10] <= <GND>
immdata[11] <= <GND>
immdata[12] <= <GND>
immdata[13] <= <GND>
immdata[14] <= <GND>
immdata[15] <= <GND>
RFs_cu[0] <= controller:U0.RFs_ctrl[0]
RFs_cu[1] <= controller:U0.RFs_ctrl[1]
RFwa_cu[0] <= controller:U0.RFwa_ctrl[0]
RFwa_cu[1] <= controller:U0.RFwa_ctrl[1]
RFwa_cu[2] <= controller:U0.RFwa_ctrl[2]
RFwa_cu[3] <= controller:U0.RFwa_ctrl[3]
RFr1a_cu[0] <= controller:U0.RFr1a_ctrl[0]
RFr1a_cu[1] <= controller:U0.RFr1a_ctrl[1]
RFr1a_cu[2] <= controller:U0.RFr1a_ctrl[2]
RFr1a_cu[3] <= controller:U0.RFr1a_ctrl[3]
RFr2a_cu[0] <= controller:U0.RFr2a_ctrl[0]
RFr2a_cu[1] <= controller:U0.RFr2a_ctrl[1]
RFr2a_cu[2] <= controller:U0.RFr2a_ctrl[2]
RFr2a_cu[3] <= controller:U0.RFr2a_ctrl[3]
RFwe_cu <= controller:U0.RFwe_ctrl
RFr1e_cu <= controller:U0.RFr1e_ctrl
RFr2e_cu <= controller:U0.RFr2e_ctrl
jpen_cu <= controller:U0.jmpen_ctrl
ALUs_cu[0] <= controller:U0.ALUs_ctrl[0]
ALUs_cu[1] <= controller:U0.ALUs_ctrl[1]
Mre_cu <= controller:U0.Mre_ctrl
Mwe_cu <= controller:U0.Mwe_ctrl
oe_cu <= controller:U0.oe_ctrl


|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|controller:U0
clock => RFr2a_ctrl[0]~reg0.CLK
clock => RFr2a_ctrl[1]~reg0.CLK
clock => RFr2a_ctrl[2]~reg0.CLK
clock => RFr2a_ctrl[3]~reg0.CLK
clock => ALUs_ctrl[0]~reg0.CLK
clock => ALUs_ctrl[1]~reg0.CLK
clock => RFr1a_ctrl[0]~reg0.CLK
clock => RFr1a_ctrl[1]~reg0.CLK
clock => RFr1a_ctrl[2]~reg0.CLK
clock => RFr1a_ctrl[3]~reg0.CLK
clock => RFwa_ctrl[0]~reg0.CLK
clock => RFwa_ctrl[1]~reg0.CLK
clock => RFwa_ctrl[2]~reg0.CLK
clock => RFwa_ctrl[3]~reg0.CLK
clock => RFr2e_ctrl~reg0.CLK
clock => RFr1e_ctrl~reg0.CLK
clock => oe_ctrl~reg0.CLK
clock => jmpen_ctrl~reg0.CLK
clock => Mwe_ctrl~reg0.CLK
clock => Mre_ctrl~reg0.CLK
clock => RFwe_ctrl~reg0.CLK
clock => RFs_ctrl[0]~reg0.CLK
clock => RFs_ctrl[1]~reg0.CLK
clock => IRld_ctrl~reg0.CLK
clock => PCinc_ctrl~reg0.CLK
clock => PCclr_ctrl~reg0.CLK
clock => Ms_ctrl[0]~reg0.CLK
clock => Ms_ctrl[1]~reg0.CLK
clock => state~1.DATAIN
rst => oe_ctrl~reg0.ACLR
rst => jmpen_ctrl~reg0.ACLR
rst => Mwe_ctrl~reg0.ACLR
rst => Mre_ctrl~reg0.ACLR
rst => RFwe_ctrl~reg0.ACLR
rst => RFs_ctrl[0]~reg0.ACLR
rst => RFs_ctrl[1]~reg0.ACLR
rst => IRld_ctrl~reg0.ACLR
rst => PCinc_ctrl~reg0.ACLR
rst => PCclr_ctrl~reg0.PRESET
rst => Ms_ctrl[0]~reg0.ACLR
rst => Ms_ctrl[1]~reg0.PRESET
rst => state~3.DATAIN
rst => RFr2a_ctrl[0]~reg0.ENA
rst => RFr1e_ctrl~reg0.ENA
rst => RFr2e_ctrl~reg0.ENA
rst => RFwa_ctrl[3]~reg0.ENA
rst => RFwa_ctrl[2]~reg0.ENA
rst => RFwa_ctrl[1]~reg0.ENA
rst => RFwa_ctrl[0]~reg0.ENA
rst => RFr1a_ctrl[3]~reg0.ENA
rst => RFr1a_ctrl[2]~reg0.ENA
rst => RFr1a_ctrl[1]~reg0.ENA
rst => RFr1a_ctrl[0]~reg0.ENA
rst => ALUs_ctrl[1]~reg0.ENA
rst => ALUs_ctrl[0]~reg0.ENA
rst => RFr2a_ctrl[3]~reg0.ENA
rst => RFr2a_ctrl[2]~reg0.ENA
rst => RFr2a_ctrl[1]~reg0.ENA
IR_word[0] => ~NO_FANOUT~
IR_word[1] => ~NO_FANOUT~
IR_word[2] => ~NO_FANOUT~
IR_word[3] => ~NO_FANOUT~
IR_word[4] => RFr2a_ctrl.DATAB
IR_word[5] => RFr2a_ctrl.DATAB
IR_word[6] => RFr2a_ctrl.DATAB
IR_word[7] => RFr2a_ctrl.DATAB
IR_word[8] => RFwa_ctrl.DATAB
IR_word[8] => RFr1a_ctrl.DATAB
IR_word[9] => RFwa_ctrl.DATAB
IR_word[9] => RFr1a_ctrl.DATAB
IR_word[10] => RFwa_ctrl.DATAB
IR_word[10] => RFr1a_ctrl.DATAB
IR_word[11] => RFwa_ctrl.DATAB
IR_word[11] => RFr1a_ctrl.DATAB
IR_word[12] => Mux0.IN19
IR_word[12] => Mux1.IN19
IR_word[12] => Mux2.IN19
IR_word[12] => Mux3.IN19
IR_word[12] => Mux4.IN19
IR_word[12] => Mux5.IN19
IR_word[12] => Mux6.IN19
IR_word[12] => Mux7.IN19
IR_word[12] => Mux8.IN19
IR_word[12] => Mux9.IN19
IR_word[13] => Mux0.IN18
IR_word[13] => Mux1.IN18
IR_word[13] => Mux2.IN18
IR_word[13] => Mux3.IN18
IR_word[13] => Mux4.IN18
IR_word[13] => Mux5.IN18
IR_word[13] => Mux6.IN18
IR_word[13] => Mux7.IN18
IR_word[13] => Mux8.IN18
IR_word[13] => Mux9.IN18
IR_word[14] => Mux0.IN17
IR_word[14] => Mux1.IN17
IR_word[14] => Mux2.IN17
IR_word[14] => Mux3.IN17
IR_word[14] => Mux4.IN17
IR_word[14] => Mux5.IN17
IR_word[14] => Mux6.IN17
IR_word[14] => Mux7.IN17
IR_word[14] => Mux8.IN17
IR_word[14] => Mux9.IN17
IR_word[15] => Mux0.IN16
IR_word[15] => Mux1.IN16
IR_word[15] => Mux2.IN16
IR_word[15] => Mux3.IN16
IR_word[15] => Mux4.IN16
IR_word[15] => Mux5.IN16
IR_word[15] => Mux6.IN16
IR_word[15] => Mux7.IN16
IR_word[15] => Mux8.IN16
IR_word[15] => Mux9.IN16
RFs_ctrl[0] <= RFs_ctrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFs_ctrl[1] <= RFs_ctrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFwa_ctrl[0] <= RFwa_ctrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFwa_ctrl[1] <= RFwa_ctrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFwa_ctrl[2] <= RFwa_ctrl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFwa_ctrl[3] <= RFwa_ctrl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1a_ctrl[0] <= RFr1a_ctrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1a_ctrl[1] <= RFr1a_ctrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1a_ctrl[2] <= RFr1a_ctrl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1a_ctrl[3] <= RFr1a_ctrl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2a_ctrl[0] <= RFr2a_ctrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2a_ctrl[1] <= RFr2a_ctrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2a_ctrl[2] <= RFr2a_ctrl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2a_ctrl[3] <= RFr2a_ctrl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFwe_ctrl <= RFwe_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1e_ctrl <= RFr1e_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2e_ctrl <= RFr2e_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUs_ctrl[0] <= ALUs_ctrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUs_ctrl[1] <= ALUs_ctrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jmpen_ctrl <= jmpen_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCinc_ctrl <= PCinc_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCclr_ctrl <= PCclr_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
IRld_ctrl <= IRld_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ms_ctrl[0] <= Ms_ctrl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ms_ctrl[1] <= Ms_ctrl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mre_ctrl <= Mre_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mwe_ctrl <= Mwe_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
oe_ctrl <= oe_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|PC:U1
clock => tmp_PC[0].CLK
clock => tmp_PC[1].CLK
clock => tmp_PC[2].CLK
clock => tmp_PC[3].CLK
clock => tmp_PC[4].CLK
clock => tmp_PC[5].CLK
clock => tmp_PC[6].CLK
clock => tmp_PC[7].CLK
clock => tmp_PC[8].CLK
clock => tmp_PC[9].CLK
clock => tmp_PC[10].CLK
clock => tmp_PC[11].CLK
clock => tmp_PC[12].CLK
clock => tmp_PC[13].CLK
clock => tmp_PC[14].CLK
clock => tmp_PC[15].CLK
PCld => process_0.IN0
PCld => process_0.IN0
PCinc => process_0.IN1
PCinc => process_0.IN1
PCclr => tmp_PC[0].ACLR
PCclr => tmp_PC[1].ACLR
PCclr => tmp_PC[2].ACLR
PCclr => tmp_PC[3].ACLR
PCclr => tmp_PC[4].ACLR
PCclr => tmp_PC[5].ACLR
PCclr => tmp_PC[6].ACLR
PCclr => tmp_PC[7].ACLR
PCclr => tmp_PC[8].ACLR
PCclr => tmp_PC[9].ACLR
PCclr => tmp_PC[10].ACLR
PCclr => tmp_PC[11].ACLR
PCclr => tmp_PC[12].ACLR
PCclr => tmp_PC[13].ACLR
PCclr => tmp_PC[14].ACLR
PCclr => tmp_PC[15].ACLR
PCin[0] => tmp_PC.DATAB
PCin[1] => tmp_PC.DATAB
PCin[2] => tmp_PC.DATAB
PCin[3] => tmp_PC.DATAB
PCin[4] => tmp_PC.DATAB
PCin[5] => tmp_PC.DATAB
PCin[6] => tmp_PC.DATAB
PCin[7] => tmp_PC.DATAB
PCin[8] => tmp_PC.DATAB
PCin[9] => tmp_PC.DATAB
PCin[10] => tmp_PC.DATAB
PCin[11] => tmp_PC.DATAB
PCin[12] => tmp_PC.DATAB
PCin[13] => tmp_PC.DATAB
PCin[14] => tmp_PC.DATAB
PCin[15] => tmp_PC.DATAB
PCout[0] <= tmp_PC[0].DB_MAX_OUTPUT_PORT_TYPE
PCout[1] <= tmp_PC[1].DB_MAX_OUTPUT_PORT_TYPE
PCout[2] <= tmp_PC[2].DB_MAX_OUTPUT_PORT_TYPE
PCout[3] <= tmp_PC[3].DB_MAX_OUTPUT_PORT_TYPE
PCout[4] <= tmp_PC[4].DB_MAX_OUTPUT_PORT_TYPE
PCout[5] <= tmp_PC[5].DB_MAX_OUTPUT_PORT_TYPE
PCout[6] <= tmp_PC[6].DB_MAX_OUTPUT_PORT_TYPE
PCout[7] <= tmp_PC[7].DB_MAX_OUTPUT_PORT_TYPE
PCout[8] <= tmp_PC[8].DB_MAX_OUTPUT_PORT_TYPE
PCout[9] <= tmp_PC[9].DB_MAX_OUTPUT_PORT_TYPE
PCout[10] <= tmp_PC[10].DB_MAX_OUTPUT_PORT_TYPE
PCout[11] <= tmp_PC[11].DB_MAX_OUTPUT_PORT_TYPE
PCout[12] <= tmp_PC[12].DB_MAX_OUTPUT_PORT_TYPE
PCout[13] <= tmp_PC[13].DB_MAX_OUTPUT_PORT_TYPE
PCout[14] <= tmp_PC[14].DB_MAX_OUTPUT_PORT_TYPE
PCout[15] <= tmp_PC[15].DB_MAX_OUTPUT_PORT_TYPE


|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|IR:U2
IRin[0] => dir_addr[0]$latch.DATAIN
IRin[0] => IRout[0]$latch.DATAIN
IRin[1] => dir_addr[1]$latch.DATAIN
IRin[1] => IRout[1]$latch.DATAIN
IRin[2] => dir_addr[2]$latch.DATAIN
IRin[2] => IRout[2]$latch.DATAIN
IRin[3] => dir_addr[3]$latch.DATAIN
IRin[3] => IRout[3]$latch.DATAIN
IRin[4] => dir_addr[4]$latch.DATAIN
IRin[4] => IRout[4]$latch.DATAIN
IRin[5] => dir_addr[5]$latch.DATAIN
IRin[5] => IRout[5]$latch.DATAIN
IRin[6] => dir_addr[6]$latch.DATAIN
IRin[6] => IRout[6]$latch.DATAIN
IRin[7] => dir_addr[7]$latch.DATAIN
IRin[7] => IRout[7]$latch.DATAIN
IRin[8] => IRout[8]$latch.DATAIN
IRin[9] => IRout[9]$latch.DATAIN
IRin[10] => IRout[10]$latch.DATAIN
IRin[11] => IRout[11]$latch.DATAIN
IRin[12] => IRout[12]$latch.DATAIN
IRin[13] => IRout[13]$latch.DATAIN
IRin[14] => IRout[14]$latch.DATAIN
IRin[15] => IRout[15]$latch.DATAIN
IRld => dir_addr[0]$latch.LATCH_ENABLE
IRld => dir_addr[1]$latch.LATCH_ENABLE
IRld => dir_addr[2]$latch.LATCH_ENABLE
IRld => dir_addr[3]$latch.LATCH_ENABLE
IRld => dir_addr[4]$latch.LATCH_ENABLE
IRld => dir_addr[5]$latch.LATCH_ENABLE
IRld => dir_addr[6]$latch.LATCH_ENABLE
IRld => dir_addr[7]$latch.LATCH_ENABLE
IRld => IRout[0]$latch.LATCH_ENABLE
IRld => IRout[1]$latch.LATCH_ENABLE
IRld => IRout[2]$latch.LATCH_ENABLE
IRld => IRout[3]$latch.LATCH_ENABLE
IRld => IRout[4]$latch.LATCH_ENABLE
IRld => IRout[5]$latch.LATCH_ENABLE
IRld => IRout[6]$latch.LATCH_ENABLE
IRld => IRout[7]$latch.LATCH_ENABLE
IRld => IRout[8]$latch.LATCH_ENABLE
IRld => IRout[9]$latch.LATCH_ENABLE
IRld => IRout[10]$latch.LATCH_ENABLE
IRld => IRout[11]$latch.LATCH_ENABLE
IRld => IRout[12]$latch.LATCH_ENABLE
IRld => IRout[13]$latch.LATCH_ENABLE
IRld => IRout[14]$latch.LATCH_ENABLE
IRld => IRout[15]$latch.LATCH_ENABLE
dir_addr[0] <= dir_addr[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dir_addr[1] <= dir_addr[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dir_addr[2] <= dir_addr[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dir_addr[3] <= dir_addr[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dir_addr[4] <= dir_addr[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dir_addr[5] <= dir_addr[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dir_addr[6] <= dir_addr[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dir_addr[7] <= dir_addr[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dir_addr[8] <= <GND>
dir_addr[9] <= <GND>
dir_addr[10] <= <GND>
dir_addr[11] <= <GND>
dir_addr[12] <= <GND>
dir_addr[13] <= <GND>
dir_addr[14] <= <GND>
dir_addr[15] <= <GND>
IRout[0] <= IRout[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[1] <= IRout[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[2] <= IRout[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[3] <= IRout[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[4] <= IRout[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[5] <= IRout[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[6] <= IRout[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[7] <= IRout[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[8] <= IRout[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[9] <= IRout[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[10] <= IRout[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[11] <= IRout[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[12] <= IRout[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[13] <= IRout[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[14] <= IRout[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
IRout[15] <= IRout[15]$latch.DB_MAX_OUTPUT_PORT_TYPE


|SimpleCompArch|CPU:Unit1|ctrl_unit:Unit0|bigmux:U3
Ia[0] => Mux15.IN0
Ia[1] => Mux14.IN0
Ia[2] => Mux13.IN0
Ia[3] => Mux12.IN0
Ia[4] => Mux11.IN0
Ia[5] => Mux10.IN0
Ia[6] => Mux9.IN0
Ia[7] => Mux8.IN0
Ia[8] => Mux7.IN0
Ia[9] => Mux6.IN0
Ia[10] => Mux5.IN0
Ia[11] => Mux4.IN0
Ia[12] => Mux3.IN0
Ia[13] => Mux2.IN0
Ia[14] => Mux1.IN0
Ia[15] => Mux0.IN0
Ib[0] => Mux15.IN1
Ib[1] => Mux14.IN1
Ib[2] => Mux13.IN1
Ib[3] => Mux12.IN1
Ib[4] => Mux11.IN1
Ib[5] => Mux10.IN1
Ib[6] => Mux9.IN1
Ib[7] => Mux8.IN1
Ib[8] => Mux7.IN1
Ib[9] => Mux6.IN1
Ib[10] => Mux5.IN1
Ib[11] => Mux4.IN1
Ib[12] => Mux3.IN1
Ib[13] => Mux2.IN1
Ib[14] => Mux1.IN1
Ib[15] => Mux0.IN1
Ic[0] => Mux15.IN2
Ic[1] => Mux14.IN2
Ic[2] => Mux13.IN2
Ic[3] => Mux12.IN2
Ic[4] => Mux11.IN2
Ic[5] => Mux10.IN2
Ic[6] => Mux9.IN2
Ic[7] => Mux8.IN2
Ic[8] => Mux7.IN2
Ic[9] => Mux6.IN2
Ic[10] => Mux5.IN2
Ic[11] => Mux4.IN2
Ic[12] => Mux3.IN2
Ic[13] => Mux2.IN2
Ic[14] => Mux1.IN2
Ic[15] => Mux0.IN2
Id[0] => Mux15.IN3
Id[1] => Mux14.IN3
Id[2] => Mux13.IN3
Id[3] => Mux12.IN3
Id[4] => Mux11.IN3
Id[5] => Mux10.IN3
Id[6] => Mux9.IN3
Id[7] => Mux8.IN3
Id[8] => Mux7.IN3
Id[9] => Mux6.IN3
Id[10] => Mux5.IN3
Id[11] => Mux4.IN3
Id[12] => Mux3.IN3
Id[13] => Mux2.IN3
Id[14] => Mux1.IN3
Id[15] => Mux0.IN3
Option[0] => Mux0.IN5
Option[0] => Mux1.IN5
Option[0] => Mux2.IN5
Option[0] => Mux3.IN5
Option[0] => Mux4.IN5
Option[0] => Mux5.IN5
Option[0] => Mux6.IN5
Option[0] => Mux7.IN5
Option[0] => Mux8.IN5
Option[0] => Mux9.IN5
Option[0] => Mux10.IN5
Option[0] => Mux11.IN5
Option[0] => Mux12.IN5
Option[0] => Mux13.IN5
Option[0] => Mux14.IN5
Option[0] => Mux15.IN5
Option[1] => Mux0.IN4
Option[1] => Mux1.IN4
Option[1] => Mux2.IN4
Option[1] => Mux3.IN4
Option[1] => Mux4.IN4
Option[1] => Mux5.IN4
Option[1] => Mux6.IN4
Option[1] => Mux7.IN4
Option[1] => Mux8.IN4
Option[1] => Mux9.IN4
Option[1] => Mux10.IN4
Option[1] => Mux11.IN4
Option[1] => Mux12.IN4
Option[1] => Mux13.IN4
Option[1] => Mux14.IN4
Option[1] => Mux15.IN4
Muxout[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Muxout[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Muxout[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Muxout[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Muxout[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Muxout[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Muxout[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Muxout[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Muxout[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Muxout[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Muxout[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Muxout[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Muxout[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Muxout[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Muxout[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Muxout[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleCompArch|CPU:Unit1|datapath:Unit1
clock_dp => reg_file:U2.clock
rst_dp => reg_file:U2.rst
imm_data[0] => smallmux:U1.I2[0]
imm_data[1] => smallmux:U1.I2[1]
imm_data[2] => smallmux:U1.I2[2]
imm_data[3] => smallmux:U1.I2[3]
imm_data[4] => smallmux:U1.I2[4]
imm_data[5] => smallmux:U1.I2[5]
imm_data[6] => smallmux:U1.I2[6]
imm_data[7] => smallmux:U1.I2[7]
imm_data[8] => smallmux:U1.I2[8]
imm_data[9] => smallmux:U1.I2[9]
imm_data[10] => smallmux:U1.I2[10]
imm_data[11] => smallmux:U1.I2[11]
imm_data[12] => smallmux:U1.I2[12]
imm_data[13] => smallmux:U1.I2[13]
imm_data[14] => smallmux:U1.I2[14]
imm_data[15] => smallmux:U1.I2[15]
mem_data[0] => smallmux:U1.I1[0]
mem_data[1] => smallmux:U1.I1[1]
mem_data[2] => smallmux:U1.I1[2]
mem_data[3] => smallmux:U1.I1[3]
mem_data[4] => smallmux:U1.I1[4]
mem_data[5] => smallmux:U1.I1[5]
mem_data[6] => smallmux:U1.I1[6]
mem_data[7] => smallmux:U1.I1[7]
mem_data[8] => smallmux:U1.I1[8]
mem_data[9] => smallmux:U1.I1[9]
mem_data[10] => smallmux:U1.I1[10]
mem_data[11] => smallmux:U1.I1[11]
mem_data[12] => smallmux:U1.I1[12]
mem_data[13] => smallmux:U1.I1[13]
mem_data[14] => smallmux:U1.I1[14]
mem_data[15] => smallmux:U1.I1[15]
RFs_dp[0] => smallmux:U1.Sel[0]
RFs_dp[1] => smallmux:U1.Sel[1]
RFwa_dp[0] => reg_file:U2.RFwa[0]
RFwa_dp[1] => reg_file:U2.RFwa[1]
RFwa_dp[2] => reg_file:U2.RFwa[2]
RFwa_dp[3] => reg_file:U2.RFwa[3]
RFr1a_dp[0] => reg_file:U2.RFr1a[0]
RFr1a_dp[1] => reg_file:U2.RFr1a[1]
RFr1a_dp[2] => reg_file:U2.RFr1a[2]
RFr1a_dp[3] => reg_file:U2.RFr1a[3]
RFr2a_dp[0] => reg_file:U2.RFr2a[0]
RFr2a_dp[1] => reg_file:U2.RFr2a[1]
RFr2a_dp[2] => reg_file:U2.RFr2a[2]
RFr2a_dp[3] => reg_file:U2.RFr2a[3]
RFwe_dp => reg_file:U2.RFwe
RFr1e_dp => reg_file:U2.RFr1e
RFr2e_dp => reg_file:U2.RFr2e
jp_en => alu:U3.jpsign
ALUs_dp[0] => alu:U3.ALUs[0]
ALUs_dp[1] => alu:U3.ALUs[1]
ALUz_dp <= alu:U3.ALUz
RF1out_dp[0] <= reg_file:U2.RFr1[0]
RF1out_dp[1] <= reg_file:U2.RFr1[1]
RF1out_dp[2] <= reg_file:U2.RFr1[2]
RF1out_dp[3] <= reg_file:U2.RFr1[3]
RF1out_dp[4] <= reg_file:U2.RFr1[4]
RF1out_dp[5] <= reg_file:U2.RFr1[5]
RF1out_dp[6] <= reg_file:U2.RFr1[6]
RF1out_dp[7] <= reg_file:U2.RFr1[7]
RF1out_dp[8] <= reg_file:U2.RFr1[8]
RF1out_dp[9] <= reg_file:U2.RFr1[9]
RF1out_dp[10] <= reg_file:U2.RFr1[10]
RF1out_dp[11] <= reg_file:U2.RFr1[11]
RF1out_dp[12] <= reg_file:U2.RFr1[12]
RF1out_dp[13] <= reg_file:U2.RFr1[13]
RF1out_dp[14] <= reg_file:U2.RFr1[14]
RF1out_dp[15] <= reg_file:U2.RFr1[15]
ALUout_dp[0] <= alu:U3.ALUout[0]
ALUout_dp[1] <= alu:U3.ALUout[1]
ALUout_dp[2] <= alu:U3.ALUout[2]
ALUout_dp[3] <= alu:U3.ALUout[3]
ALUout_dp[4] <= alu:U3.ALUout[4]
ALUout_dp[5] <= alu:U3.ALUout[5]
ALUout_dp[6] <= alu:U3.ALUout[6]
ALUout_dp[7] <= alu:U3.ALUout[7]
ALUout_dp[8] <= alu:U3.ALUout[8]
ALUout_dp[9] <= alu:U3.ALUout[9]
ALUout_dp[10] <= alu:U3.ALUout[10]
ALUout_dp[11] <= alu:U3.ALUout[11]
ALUout_dp[12] <= alu:U3.ALUout[12]
ALUout_dp[13] <= alu:U3.ALUout[13]
ALUout_dp[14] <= alu:U3.ALUout[14]
ALUout_dp[15] <= alu:U3.ALUout[15]


|SimpleCompArch|CPU:Unit1|datapath:Unit1|smallmux:U1
I0[0] => Mux15.IN1
I0[1] => Mux14.IN1
I0[2] => Mux13.IN1
I0[3] => Mux12.IN1
I0[4] => Mux11.IN1
I0[5] => Mux10.IN1
I0[6] => Mux9.IN1
I0[7] => Mux8.IN1
I0[8] => Mux7.IN1
I0[9] => Mux6.IN1
I0[10] => Mux5.IN1
I0[11] => Mux4.IN1
I0[12] => Mux3.IN1
I0[13] => Mux2.IN1
I0[14] => Mux1.IN1
I0[15] => Mux0.IN1
I1[0] => Mux15.IN2
I1[1] => Mux14.IN2
I1[2] => Mux13.IN2
I1[3] => Mux12.IN2
I1[4] => Mux11.IN2
I1[5] => Mux10.IN2
I1[6] => Mux9.IN2
I1[7] => Mux8.IN2
I1[8] => Mux7.IN2
I1[9] => Mux6.IN2
I1[10] => Mux5.IN2
I1[11] => Mux4.IN2
I1[12] => Mux3.IN2
I1[13] => Mux2.IN2
I1[14] => Mux1.IN2
I1[15] => Mux0.IN2
I2[0] => Mux15.IN3
I2[1] => Mux14.IN3
I2[2] => Mux13.IN3
I2[3] => Mux12.IN3
I2[4] => Mux11.IN3
I2[5] => Mux10.IN3
I2[6] => Mux9.IN3
I2[7] => Mux8.IN3
I2[8] => Mux7.IN3
I2[9] => Mux6.IN3
I2[10] => Mux5.IN3
I2[11] => Mux4.IN3
I2[12] => Mux3.IN3
I2[13] => Mux2.IN3
I2[14] => Mux1.IN3
I2[15] => Mux0.IN3
Sel[0] => Mux0.IN5
Sel[0] => Mux1.IN5
Sel[0] => Mux2.IN5
Sel[0] => Mux3.IN5
Sel[0] => Mux4.IN5
Sel[0] => Mux5.IN5
Sel[0] => Mux6.IN5
Sel[0] => Mux7.IN5
Sel[0] => Mux8.IN5
Sel[0] => Mux9.IN5
Sel[0] => Mux10.IN5
Sel[0] => Mux11.IN5
Sel[0] => Mux12.IN5
Sel[0] => Mux13.IN5
Sel[0] => Mux14.IN5
Sel[0] => Mux15.IN5
Sel[1] => Mux0.IN4
Sel[1] => Mux1.IN4
Sel[1] => Mux2.IN4
Sel[1] => Mux3.IN4
Sel[1] => Mux4.IN4
Sel[1] => Mux5.IN4
Sel[1] => Mux6.IN4
Sel[1] => Mux7.IN4
Sel[1] => Mux8.IN4
Sel[1] => Mux9.IN4
Sel[1] => Mux10.IN4
Sel[1] => Mux11.IN4
Sel[1] => Mux12.IN4
Sel[1] => Mux13.IN4
Sel[1] => Mux14.IN4
Sel[1] => Mux15.IN4
O[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
O[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
O[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
O[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
O[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
O[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
O[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
O[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
O[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
O[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
O[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
O[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
O[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
O[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
O[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
O[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleCompArch|CPU:Unit1|datapath:Unit1|reg_file:U2
clock => RFr2[0]~reg0.CLK
clock => RFr2[1]~reg0.CLK
clock => RFr2[2]~reg0.CLK
clock => RFr2[3]~reg0.CLK
clock => RFr2[4]~reg0.CLK
clock => RFr2[5]~reg0.CLK
clock => RFr2[6]~reg0.CLK
clock => RFr2[7]~reg0.CLK
clock => RFr2[8]~reg0.CLK
clock => RFr2[9]~reg0.CLK
clock => RFr2[10]~reg0.CLK
clock => RFr2[11]~reg0.CLK
clock => RFr2[12]~reg0.CLK
clock => RFr2[13]~reg0.CLK
clock => RFr2[14]~reg0.CLK
clock => RFr2[15]~reg0.CLK
clock => RFr1[0]~reg0.CLK
clock => RFr1[1]~reg0.CLK
clock => RFr1[2]~reg0.CLK
clock => RFr1[3]~reg0.CLK
clock => RFr1[4]~reg0.CLK
clock => RFr1[5]~reg0.CLK
clock => RFr1[6]~reg0.CLK
clock => RFr1[7]~reg0.CLK
clock => RFr1[8]~reg0.CLK
clock => RFr1[9]~reg0.CLK
clock => RFr1[10]~reg0.CLK
clock => RFr1[11]~reg0.CLK
clock => RFr1[12]~reg0.CLK
clock => RFr1[13]~reg0.CLK
clock => RFr1[14]~reg0.CLK
clock => RFr1[15]~reg0.CLK
clock => tmp_rf[15][0].CLK
clock => tmp_rf[15][1].CLK
clock => tmp_rf[15][2].CLK
clock => tmp_rf[15][3].CLK
clock => tmp_rf[15][4].CLK
clock => tmp_rf[15][5].CLK
clock => tmp_rf[15][6].CLK
clock => tmp_rf[15][7].CLK
clock => tmp_rf[15][8].CLK
clock => tmp_rf[15][9].CLK
clock => tmp_rf[15][10].CLK
clock => tmp_rf[15][11].CLK
clock => tmp_rf[15][12].CLK
clock => tmp_rf[15][13].CLK
clock => tmp_rf[15][14].CLK
clock => tmp_rf[15][15].CLK
clock => tmp_rf[14][0].CLK
clock => tmp_rf[14][1].CLK
clock => tmp_rf[14][2].CLK
clock => tmp_rf[14][3].CLK
clock => tmp_rf[14][4].CLK
clock => tmp_rf[14][5].CLK
clock => tmp_rf[14][6].CLK
clock => tmp_rf[14][7].CLK
clock => tmp_rf[14][8].CLK
clock => tmp_rf[14][9].CLK
clock => tmp_rf[14][10].CLK
clock => tmp_rf[14][11].CLK
clock => tmp_rf[14][12].CLK
clock => tmp_rf[14][13].CLK
clock => tmp_rf[14][14].CLK
clock => tmp_rf[14][15].CLK
clock => tmp_rf[13][0].CLK
clock => tmp_rf[13][1].CLK
clock => tmp_rf[13][2].CLK
clock => tmp_rf[13][3].CLK
clock => tmp_rf[13][4].CLK
clock => tmp_rf[13][5].CLK
clock => tmp_rf[13][6].CLK
clock => tmp_rf[13][7].CLK
clock => tmp_rf[13][8].CLK
clock => tmp_rf[13][9].CLK
clock => tmp_rf[13][10].CLK
clock => tmp_rf[13][11].CLK
clock => tmp_rf[13][12].CLK
clock => tmp_rf[13][13].CLK
clock => tmp_rf[13][14].CLK
clock => tmp_rf[13][15].CLK
clock => tmp_rf[12][0].CLK
clock => tmp_rf[12][1].CLK
clock => tmp_rf[12][2].CLK
clock => tmp_rf[12][3].CLK
clock => tmp_rf[12][4].CLK
clock => tmp_rf[12][5].CLK
clock => tmp_rf[12][6].CLK
clock => tmp_rf[12][7].CLK
clock => tmp_rf[12][8].CLK
clock => tmp_rf[12][9].CLK
clock => tmp_rf[12][10].CLK
clock => tmp_rf[12][11].CLK
clock => tmp_rf[12][12].CLK
clock => tmp_rf[12][13].CLK
clock => tmp_rf[12][14].CLK
clock => tmp_rf[12][15].CLK
clock => tmp_rf[11][0].CLK
clock => tmp_rf[11][1].CLK
clock => tmp_rf[11][2].CLK
clock => tmp_rf[11][3].CLK
clock => tmp_rf[11][4].CLK
clock => tmp_rf[11][5].CLK
clock => tmp_rf[11][6].CLK
clock => tmp_rf[11][7].CLK
clock => tmp_rf[11][8].CLK
clock => tmp_rf[11][9].CLK
clock => tmp_rf[11][10].CLK
clock => tmp_rf[11][11].CLK
clock => tmp_rf[11][12].CLK
clock => tmp_rf[11][13].CLK
clock => tmp_rf[11][14].CLK
clock => tmp_rf[11][15].CLK
clock => tmp_rf[10][0].CLK
clock => tmp_rf[10][1].CLK
clock => tmp_rf[10][2].CLK
clock => tmp_rf[10][3].CLK
clock => tmp_rf[10][4].CLK
clock => tmp_rf[10][5].CLK
clock => tmp_rf[10][6].CLK
clock => tmp_rf[10][7].CLK
clock => tmp_rf[10][8].CLK
clock => tmp_rf[10][9].CLK
clock => tmp_rf[10][10].CLK
clock => tmp_rf[10][11].CLK
clock => tmp_rf[10][12].CLK
clock => tmp_rf[10][13].CLK
clock => tmp_rf[10][14].CLK
clock => tmp_rf[10][15].CLK
clock => tmp_rf[9][0].CLK
clock => tmp_rf[9][1].CLK
clock => tmp_rf[9][2].CLK
clock => tmp_rf[9][3].CLK
clock => tmp_rf[9][4].CLK
clock => tmp_rf[9][5].CLK
clock => tmp_rf[9][6].CLK
clock => tmp_rf[9][7].CLK
clock => tmp_rf[9][8].CLK
clock => tmp_rf[9][9].CLK
clock => tmp_rf[9][10].CLK
clock => tmp_rf[9][11].CLK
clock => tmp_rf[9][12].CLK
clock => tmp_rf[9][13].CLK
clock => tmp_rf[9][14].CLK
clock => tmp_rf[9][15].CLK
clock => tmp_rf[8][0].CLK
clock => tmp_rf[8][1].CLK
clock => tmp_rf[8][2].CLK
clock => tmp_rf[8][3].CLK
clock => tmp_rf[8][4].CLK
clock => tmp_rf[8][5].CLK
clock => tmp_rf[8][6].CLK
clock => tmp_rf[8][7].CLK
clock => tmp_rf[8][8].CLK
clock => tmp_rf[8][9].CLK
clock => tmp_rf[8][10].CLK
clock => tmp_rf[8][11].CLK
clock => tmp_rf[8][12].CLK
clock => tmp_rf[8][13].CLK
clock => tmp_rf[8][14].CLK
clock => tmp_rf[8][15].CLK
clock => tmp_rf[7][0].CLK
clock => tmp_rf[7][1].CLK
clock => tmp_rf[7][2].CLK
clock => tmp_rf[7][3].CLK
clock => tmp_rf[7][4].CLK
clock => tmp_rf[7][5].CLK
clock => tmp_rf[7][6].CLK
clock => tmp_rf[7][7].CLK
clock => tmp_rf[7][8].CLK
clock => tmp_rf[7][9].CLK
clock => tmp_rf[7][10].CLK
clock => tmp_rf[7][11].CLK
clock => tmp_rf[7][12].CLK
clock => tmp_rf[7][13].CLK
clock => tmp_rf[7][14].CLK
clock => tmp_rf[7][15].CLK
clock => tmp_rf[6][0].CLK
clock => tmp_rf[6][1].CLK
clock => tmp_rf[6][2].CLK
clock => tmp_rf[6][3].CLK
clock => tmp_rf[6][4].CLK
clock => tmp_rf[6][5].CLK
clock => tmp_rf[6][6].CLK
clock => tmp_rf[6][7].CLK
clock => tmp_rf[6][8].CLK
clock => tmp_rf[6][9].CLK
clock => tmp_rf[6][10].CLK
clock => tmp_rf[6][11].CLK
clock => tmp_rf[6][12].CLK
clock => tmp_rf[6][13].CLK
clock => tmp_rf[6][14].CLK
clock => tmp_rf[6][15].CLK
clock => tmp_rf[5][0].CLK
clock => tmp_rf[5][1].CLK
clock => tmp_rf[5][2].CLK
clock => tmp_rf[5][3].CLK
clock => tmp_rf[5][4].CLK
clock => tmp_rf[5][5].CLK
clock => tmp_rf[5][6].CLK
clock => tmp_rf[5][7].CLK
clock => tmp_rf[5][8].CLK
clock => tmp_rf[5][9].CLK
clock => tmp_rf[5][10].CLK
clock => tmp_rf[5][11].CLK
clock => tmp_rf[5][12].CLK
clock => tmp_rf[5][13].CLK
clock => tmp_rf[5][14].CLK
clock => tmp_rf[5][15].CLK
clock => tmp_rf[4][0].CLK
clock => tmp_rf[4][1].CLK
clock => tmp_rf[4][2].CLK
clock => tmp_rf[4][3].CLK
clock => tmp_rf[4][4].CLK
clock => tmp_rf[4][5].CLK
clock => tmp_rf[4][6].CLK
clock => tmp_rf[4][7].CLK
clock => tmp_rf[4][8].CLK
clock => tmp_rf[4][9].CLK
clock => tmp_rf[4][10].CLK
clock => tmp_rf[4][11].CLK
clock => tmp_rf[4][12].CLK
clock => tmp_rf[4][13].CLK
clock => tmp_rf[4][14].CLK
clock => tmp_rf[4][15].CLK
clock => tmp_rf[3][0].CLK
clock => tmp_rf[3][1].CLK
clock => tmp_rf[3][2].CLK
clock => tmp_rf[3][3].CLK
clock => tmp_rf[3][4].CLK
clock => tmp_rf[3][5].CLK
clock => tmp_rf[3][6].CLK
clock => tmp_rf[3][7].CLK
clock => tmp_rf[3][8].CLK
clock => tmp_rf[3][9].CLK
clock => tmp_rf[3][10].CLK
clock => tmp_rf[3][11].CLK
clock => tmp_rf[3][12].CLK
clock => tmp_rf[3][13].CLK
clock => tmp_rf[3][14].CLK
clock => tmp_rf[3][15].CLK
clock => tmp_rf[2][0].CLK
clock => tmp_rf[2][1].CLK
clock => tmp_rf[2][2].CLK
clock => tmp_rf[2][3].CLK
clock => tmp_rf[2][4].CLK
clock => tmp_rf[2][5].CLK
clock => tmp_rf[2][6].CLK
clock => tmp_rf[2][7].CLK
clock => tmp_rf[2][8].CLK
clock => tmp_rf[2][9].CLK
clock => tmp_rf[2][10].CLK
clock => tmp_rf[2][11].CLK
clock => tmp_rf[2][12].CLK
clock => tmp_rf[2][13].CLK
clock => tmp_rf[2][14].CLK
clock => tmp_rf[2][15].CLK
clock => tmp_rf[1][0].CLK
clock => tmp_rf[1][1].CLK
clock => tmp_rf[1][2].CLK
clock => tmp_rf[1][3].CLK
clock => tmp_rf[1][4].CLK
clock => tmp_rf[1][5].CLK
clock => tmp_rf[1][6].CLK
clock => tmp_rf[1][7].CLK
clock => tmp_rf[1][8].CLK
clock => tmp_rf[1][9].CLK
clock => tmp_rf[1][10].CLK
clock => tmp_rf[1][11].CLK
clock => tmp_rf[1][12].CLK
clock => tmp_rf[1][13].CLK
clock => tmp_rf[1][14].CLK
clock => tmp_rf[1][15].CLK
clock => tmp_rf[0][0].CLK
clock => tmp_rf[0][1].CLK
clock => tmp_rf[0][2].CLK
clock => tmp_rf[0][3].CLK
clock => tmp_rf[0][4].CLK
clock => tmp_rf[0][5].CLK
clock => tmp_rf[0][6].CLK
clock => tmp_rf[0][7].CLK
clock => tmp_rf[0][8].CLK
clock => tmp_rf[0][9].CLK
clock => tmp_rf[0][10].CLK
clock => tmp_rf[0][11].CLK
clock => tmp_rf[0][12].CLK
clock => tmp_rf[0][13].CLK
clock => tmp_rf[0][14].CLK
clock => tmp_rf[0][15].CLK
rst => RFr2[0]~reg0.ACLR
rst => RFr2[1]~reg0.ACLR
rst => RFr2[2]~reg0.ACLR
rst => RFr2[3]~reg0.ACLR
rst => RFr2[4]~reg0.ACLR
rst => RFr2[5]~reg0.ACLR
rst => RFr2[6]~reg0.ACLR
rst => RFr2[7]~reg0.ACLR
rst => RFr2[8]~reg0.ACLR
rst => RFr2[9]~reg0.ACLR
rst => RFr2[10]~reg0.ACLR
rst => RFr2[11]~reg0.ACLR
rst => RFr2[12]~reg0.ACLR
rst => RFr2[13]~reg0.ACLR
rst => RFr2[14]~reg0.ACLR
rst => RFr2[15]~reg0.ACLR
rst => RFr1[0]~reg0.ACLR
rst => RFr1[1]~reg0.ACLR
rst => RFr1[2]~reg0.ACLR
rst => RFr1[3]~reg0.ACLR
rst => RFr1[4]~reg0.ACLR
rst => RFr1[5]~reg0.ACLR
rst => RFr1[6]~reg0.ACLR
rst => RFr1[7]~reg0.ACLR
rst => RFr1[8]~reg0.ACLR
rst => RFr1[9]~reg0.ACLR
rst => RFr1[10]~reg0.ACLR
rst => RFr1[11]~reg0.ACLR
rst => RFr1[12]~reg0.ACLR
rst => RFr1[13]~reg0.ACLR
rst => RFr1[14]~reg0.ACLR
rst => RFr1[15]~reg0.ACLR
rst => tmp_rf[15][0].ACLR
rst => tmp_rf[15][1].ACLR
rst => tmp_rf[15][2].ACLR
rst => tmp_rf[15][3].ACLR
rst => tmp_rf[15][4].ACLR
rst => tmp_rf[15][5].ACLR
rst => tmp_rf[15][6].ACLR
rst => tmp_rf[15][7].ACLR
rst => tmp_rf[15][8].ACLR
rst => tmp_rf[15][9].ACLR
rst => tmp_rf[15][10].ACLR
rst => tmp_rf[15][11].ACLR
rst => tmp_rf[15][12].ACLR
rst => tmp_rf[15][13].ACLR
rst => tmp_rf[15][14].ACLR
rst => tmp_rf[15][15].ACLR
rst => tmp_rf[14][0].ACLR
rst => tmp_rf[14][1].ACLR
rst => tmp_rf[14][2].ACLR
rst => tmp_rf[14][3].ACLR
rst => tmp_rf[14][4].ACLR
rst => tmp_rf[14][5].ACLR
rst => tmp_rf[14][6].ACLR
rst => tmp_rf[14][7].ACLR
rst => tmp_rf[14][8].ACLR
rst => tmp_rf[14][9].ACLR
rst => tmp_rf[14][10].ACLR
rst => tmp_rf[14][11].ACLR
rst => tmp_rf[14][12].ACLR
rst => tmp_rf[14][13].ACLR
rst => tmp_rf[14][14].ACLR
rst => tmp_rf[14][15].ACLR
rst => tmp_rf[13][0].ACLR
rst => tmp_rf[13][1].ACLR
rst => tmp_rf[13][2].ACLR
rst => tmp_rf[13][3].ACLR
rst => tmp_rf[13][4].ACLR
rst => tmp_rf[13][5].ACLR
rst => tmp_rf[13][6].ACLR
rst => tmp_rf[13][7].ACLR
rst => tmp_rf[13][8].ACLR
rst => tmp_rf[13][9].ACLR
rst => tmp_rf[13][10].ACLR
rst => tmp_rf[13][11].ACLR
rst => tmp_rf[13][12].ACLR
rst => tmp_rf[13][13].ACLR
rst => tmp_rf[13][14].ACLR
rst => tmp_rf[13][15].ACLR
rst => tmp_rf[12][0].ACLR
rst => tmp_rf[12][1].ACLR
rst => tmp_rf[12][2].ACLR
rst => tmp_rf[12][3].ACLR
rst => tmp_rf[12][4].ACLR
rst => tmp_rf[12][5].ACLR
rst => tmp_rf[12][6].ACLR
rst => tmp_rf[12][7].ACLR
rst => tmp_rf[12][8].ACLR
rst => tmp_rf[12][9].ACLR
rst => tmp_rf[12][10].ACLR
rst => tmp_rf[12][11].ACLR
rst => tmp_rf[12][12].ACLR
rst => tmp_rf[12][13].ACLR
rst => tmp_rf[12][14].ACLR
rst => tmp_rf[12][15].ACLR
rst => tmp_rf[11][0].ACLR
rst => tmp_rf[11][1].ACLR
rst => tmp_rf[11][2].ACLR
rst => tmp_rf[11][3].ACLR
rst => tmp_rf[11][4].ACLR
rst => tmp_rf[11][5].ACLR
rst => tmp_rf[11][6].ACLR
rst => tmp_rf[11][7].ACLR
rst => tmp_rf[11][8].ACLR
rst => tmp_rf[11][9].ACLR
rst => tmp_rf[11][10].ACLR
rst => tmp_rf[11][11].ACLR
rst => tmp_rf[11][12].ACLR
rst => tmp_rf[11][13].ACLR
rst => tmp_rf[11][14].ACLR
rst => tmp_rf[11][15].ACLR
rst => tmp_rf[10][0].ACLR
rst => tmp_rf[10][1].ACLR
rst => tmp_rf[10][2].ACLR
rst => tmp_rf[10][3].ACLR
rst => tmp_rf[10][4].ACLR
rst => tmp_rf[10][5].ACLR
rst => tmp_rf[10][6].ACLR
rst => tmp_rf[10][7].ACLR
rst => tmp_rf[10][8].ACLR
rst => tmp_rf[10][9].ACLR
rst => tmp_rf[10][10].ACLR
rst => tmp_rf[10][11].ACLR
rst => tmp_rf[10][12].ACLR
rst => tmp_rf[10][13].ACLR
rst => tmp_rf[10][14].ACLR
rst => tmp_rf[10][15].ACLR
rst => tmp_rf[9][0].ACLR
rst => tmp_rf[9][1].ACLR
rst => tmp_rf[9][2].ACLR
rst => tmp_rf[9][3].ACLR
rst => tmp_rf[9][4].ACLR
rst => tmp_rf[9][5].ACLR
rst => tmp_rf[9][6].ACLR
rst => tmp_rf[9][7].ACLR
rst => tmp_rf[9][8].ACLR
rst => tmp_rf[9][9].ACLR
rst => tmp_rf[9][10].ACLR
rst => tmp_rf[9][11].ACLR
rst => tmp_rf[9][12].ACLR
rst => tmp_rf[9][13].ACLR
rst => tmp_rf[9][14].ACLR
rst => tmp_rf[9][15].ACLR
rst => tmp_rf[8][0].ACLR
rst => tmp_rf[8][1].ACLR
rst => tmp_rf[8][2].ACLR
rst => tmp_rf[8][3].ACLR
rst => tmp_rf[8][4].ACLR
rst => tmp_rf[8][5].ACLR
rst => tmp_rf[8][6].ACLR
rst => tmp_rf[8][7].ACLR
rst => tmp_rf[8][8].ACLR
rst => tmp_rf[8][9].ACLR
rst => tmp_rf[8][10].ACLR
rst => tmp_rf[8][11].ACLR
rst => tmp_rf[8][12].ACLR
rst => tmp_rf[8][13].ACLR
rst => tmp_rf[8][14].ACLR
rst => tmp_rf[8][15].ACLR
rst => tmp_rf[7][0].ACLR
rst => tmp_rf[7][1].ACLR
rst => tmp_rf[7][2].ACLR
rst => tmp_rf[7][3].ACLR
rst => tmp_rf[7][4].ACLR
rst => tmp_rf[7][5].ACLR
rst => tmp_rf[7][6].ACLR
rst => tmp_rf[7][7].ACLR
rst => tmp_rf[7][8].ACLR
rst => tmp_rf[7][9].ACLR
rst => tmp_rf[7][10].ACLR
rst => tmp_rf[7][11].ACLR
rst => tmp_rf[7][12].ACLR
rst => tmp_rf[7][13].ACLR
rst => tmp_rf[7][14].ACLR
rst => tmp_rf[7][15].ACLR
rst => tmp_rf[6][0].ACLR
rst => tmp_rf[6][1].ACLR
rst => tmp_rf[6][2].ACLR
rst => tmp_rf[6][3].ACLR
rst => tmp_rf[6][4].ACLR
rst => tmp_rf[6][5].ACLR
rst => tmp_rf[6][6].ACLR
rst => tmp_rf[6][7].ACLR
rst => tmp_rf[6][8].ACLR
rst => tmp_rf[6][9].ACLR
rst => tmp_rf[6][10].ACLR
rst => tmp_rf[6][11].ACLR
rst => tmp_rf[6][12].ACLR
rst => tmp_rf[6][13].ACLR
rst => tmp_rf[6][14].ACLR
rst => tmp_rf[6][15].ACLR
rst => tmp_rf[5][0].ACLR
rst => tmp_rf[5][1].ACLR
rst => tmp_rf[5][2].ACLR
rst => tmp_rf[5][3].ACLR
rst => tmp_rf[5][4].ACLR
rst => tmp_rf[5][5].ACLR
rst => tmp_rf[5][6].ACLR
rst => tmp_rf[5][7].ACLR
rst => tmp_rf[5][8].ACLR
rst => tmp_rf[5][9].ACLR
rst => tmp_rf[5][10].ACLR
rst => tmp_rf[5][11].ACLR
rst => tmp_rf[5][12].ACLR
rst => tmp_rf[5][13].ACLR
rst => tmp_rf[5][14].ACLR
rst => tmp_rf[5][15].ACLR
rst => tmp_rf[4][0].ACLR
rst => tmp_rf[4][1].ACLR
rst => tmp_rf[4][2].ACLR
rst => tmp_rf[4][3].ACLR
rst => tmp_rf[4][4].ACLR
rst => tmp_rf[4][5].ACLR
rst => tmp_rf[4][6].ACLR
rst => tmp_rf[4][7].ACLR
rst => tmp_rf[4][8].ACLR
rst => tmp_rf[4][9].ACLR
rst => tmp_rf[4][10].ACLR
rst => tmp_rf[4][11].ACLR
rst => tmp_rf[4][12].ACLR
rst => tmp_rf[4][13].ACLR
rst => tmp_rf[4][14].ACLR
rst => tmp_rf[4][15].ACLR
rst => tmp_rf[3][0].ACLR
rst => tmp_rf[3][1].ACLR
rst => tmp_rf[3][2].ACLR
rst => tmp_rf[3][3].ACLR
rst => tmp_rf[3][4].ACLR
rst => tmp_rf[3][5].ACLR
rst => tmp_rf[3][6].ACLR
rst => tmp_rf[3][7].ACLR
rst => tmp_rf[3][8].ACLR
rst => tmp_rf[3][9].ACLR
rst => tmp_rf[3][10].ACLR
rst => tmp_rf[3][11].ACLR
rst => tmp_rf[3][12].ACLR
rst => tmp_rf[3][13].ACLR
rst => tmp_rf[3][14].ACLR
rst => tmp_rf[3][15].ACLR
rst => tmp_rf[2][0].ACLR
rst => tmp_rf[2][1].ACLR
rst => tmp_rf[2][2].ACLR
rst => tmp_rf[2][3].ACLR
rst => tmp_rf[2][4].ACLR
rst => tmp_rf[2][5].ACLR
rst => tmp_rf[2][6].ACLR
rst => tmp_rf[2][7].ACLR
rst => tmp_rf[2][8].ACLR
rst => tmp_rf[2][9].ACLR
rst => tmp_rf[2][10].ACLR
rst => tmp_rf[2][11].ACLR
rst => tmp_rf[2][12].ACLR
rst => tmp_rf[2][13].ACLR
rst => tmp_rf[2][14].ACLR
rst => tmp_rf[2][15].ACLR
rst => tmp_rf[1][0].ACLR
rst => tmp_rf[1][1].ACLR
rst => tmp_rf[1][2].ACLR
rst => tmp_rf[1][3].ACLR
rst => tmp_rf[1][4].ACLR
rst => tmp_rf[1][5].ACLR
rst => tmp_rf[1][6].ACLR
rst => tmp_rf[1][7].ACLR
rst => tmp_rf[1][8].ACLR
rst => tmp_rf[1][9].ACLR
rst => tmp_rf[1][10].ACLR
rst => tmp_rf[1][11].ACLR
rst => tmp_rf[1][12].ACLR
rst => tmp_rf[1][13].ACLR
rst => tmp_rf[1][14].ACLR
rst => tmp_rf[1][15].ACLR
rst => tmp_rf[0][0].ACLR
rst => tmp_rf[0][1].ACLR
rst => tmp_rf[0][2].ACLR
rst => tmp_rf[0][3].ACLR
rst => tmp_rf[0][4].ACLR
rst => tmp_rf[0][5].ACLR
rst => tmp_rf[0][6].ACLR
rst => tmp_rf[0][7].ACLR
rst => tmp_rf[0][8].ACLR
rst => tmp_rf[0][9].ACLR
rst => tmp_rf[0][10].ACLR
rst => tmp_rf[0][11].ACLR
rst => tmp_rf[0][12].ACLR
rst => tmp_rf[0][13].ACLR
rst => tmp_rf[0][14].ACLR
rst => tmp_rf[0][15].ACLR
RFwe => tmp_rf[0][15].ENA
RFwe => tmp_rf[0][14].ENA
RFwe => tmp_rf[0][13].ENA
RFwe => tmp_rf[0][12].ENA
RFwe => tmp_rf[0][11].ENA
RFwe => tmp_rf[0][10].ENA
RFwe => tmp_rf[0][9].ENA
RFwe => tmp_rf[0][8].ENA
RFwe => tmp_rf[0][7].ENA
RFwe => tmp_rf[0][6].ENA
RFwe => tmp_rf[0][5].ENA
RFwe => tmp_rf[0][4].ENA
RFwe => tmp_rf[0][3].ENA
RFwe => tmp_rf[0][2].ENA
RFwe => tmp_rf[0][1].ENA
RFwe => tmp_rf[0][0].ENA
RFwe => tmp_rf[1][15].ENA
RFwe => tmp_rf[1][14].ENA
RFwe => tmp_rf[1][13].ENA
RFwe => tmp_rf[1][12].ENA
RFwe => tmp_rf[1][11].ENA
RFwe => tmp_rf[1][10].ENA
RFwe => tmp_rf[1][9].ENA
RFwe => tmp_rf[1][8].ENA
RFwe => tmp_rf[1][7].ENA
RFwe => tmp_rf[1][6].ENA
RFwe => tmp_rf[1][5].ENA
RFwe => tmp_rf[1][4].ENA
RFwe => tmp_rf[1][3].ENA
RFwe => tmp_rf[1][2].ENA
RFwe => tmp_rf[1][1].ENA
RFwe => tmp_rf[1][0].ENA
RFwe => tmp_rf[2][15].ENA
RFwe => tmp_rf[2][14].ENA
RFwe => tmp_rf[2][13].ENA
RFwe => tmp_rf[2][12].ENA
RFwe => tmp_rf[2][11].ENA
RFwe => tmp_rf[2][10].ENA
RFwe => tmp_rf[2][9].ENA
RFwe => tmp_rf[2][8].ENA
RFwe => tmp_rf[2][7].ENA
RFwe => tmp_rf[2][6].ENA
RFwe => tmp_rf[2][5].ENA
RFwe => tmp_rf[2][4].ENA
RFwe => tmp_rf[2][3].ENA
RFwe => tmp_rf[2][2].ENA
RFwe => tmp_rf[2][1].ENA
RFwe => tmp_rf[2][0].ENA
RFwe => tmp_rf[3][15].ENA
RFwe => tmp_rf[3][14].ENA
RFwe => tmp_rf[3][13].ENA
RFwe => tmp_rf[3][12].ENA
RFwe => tmp_rf[3][11].ENA
RFwe => tmp_rf[3][10].ENA
RFwe => tmp_rf[3][9].ENA
RFwe => tmp_rf[3][8].ENA
RFwe => tmp_rf[3][7].ENA
RFwe => tmp_rf[3][6].ENA
RFwe => tmp_rf[3][5].ENA
RFwe => tmp_rf[3][4].ENA
RFwe => tmp_rf[3][3].ENA
RFwe => tmp_rf[3][2].ENA
RFwe => tmp_rf[3][1].ENA
RFwe => tmp_rf[3][0].ENA
RFwe => tmp_rf[4][15].ENA
RFwe => tmp_rf[4][14].ENA
RFwe => tmp_rf[4][13].ENA
RFwe => tmp_rf[4][12].ENA
RFwe => tmp_rf[4][11].ENA
RFwe => tmp_rf[4][10].ENA
RFwe => tmp_rf[4][9].ENA
RFwe => tmp_rf[4][8].ENA
RFwe => tmp_rf[4][7].ENA
RFwe => tmp_rf[4][6].ENA
RFwe => tmp_rf[4][5].ENA
RFwe => tmp_rf[4][4].ENA
RFwe => tmp_rf[4][3].ENA
RFwe => tmp_rf[4][2].ENA
RFwe => tmp_rf[4][1].ENA
RFwe => tmp_rf[4][0].ENA
RFwe => tmp_rf[5][15].ENA
RFwe => tmp_rf[5][14].ENA
RFwe => tmp_rf[5][13].ENA
RFwe => tmp_rf[5][12].ENA
RFwe => tmp_rf[5][11].ENA
RFwe => tmp_rf[5][10].ENA
RFwe => tmp_rf[5][9].ENA
RFwe => tmp_rf[5][8].ENA
RFwe => tmp_rf[5][7].ENA
RFwe => tmp_rf[5][6].ENA
RFwe => tmp_rf[5][5].ENA
RFwe => tmp_rf[5][4].ENA
RFwe => tmp_rf[5][3].ENA
RFwe => tmp_rf[5][2].ENA
RFwe => tmp_rf[5][1].ENA
RFwe => tmp_rf[5][0].ENA
RFwe => tmp_rf[6][15].ENA
RFwe => tmp_rf[6][14].ENA
RFwe => tmp_rf[6][13].ENA
RFwe => tmp_rf[6][12].ENA
RFwe => tmp_rf[6][11].ENA
RFwe => tmp_rf[6][10].ENA
RFwe => tmp_rf[6][9].ENA
RFwe => tmp_rf[6][8].ENA
RFwe => tmp_rf[6][7].ENA
RFwe => tmp_rf[6][6].ENA
RFwe => tmp_rf[6][5].ENA
RFwe => tmp_rf[6][4].ENA
RFwe => tmp_rf[6][3].ENA
RFwe => tmp_rf[6][2].ENA
RFwe => tmp_rf[6][1].ENA
RFwe => tmp_rf[6][0].ENA
RFwe => tmp_rf[7][15].ENA
RFwe => tmp_rf[7][14].ENA
RFwe => tmp_rf[7][13].ENA
RFwe => tmp_rf[7][12].ENA
RFwe => tmp_rf[7][11].ENA
RFwe => tmp_rf[7][10].ENA
RFwe => tmp_rf[7][9].ENA
RFwe => tmp_rf[7][8].ENA
RFwe => tmp_rf[7][7].ENA
RFwe => tmp_rf[7][6].ENA
RFwe => tmp_rf[7][5].ENA
RFwe => tmp_rf[7][4].ENA
RFwe => tmp_rf[7][3].ENA
RFwe => tmp_rf[7][2].ENA
RFwe => tmp_rf[7][1].ENA
RFwe => tmp_rf[7][0].ENA
RFwe => tmp_rf[8][15].ENA
RFwe => tmp_rf[8][14].ENA
RFwe => tmp_rf[8][13].ENA
RFwe => tmp_rf[8][12].ENA
RFwe => tmp_rf[8][11].ENA
RFwe => tmp_rf[8][10].ENA
RFwe => tmp_rf[8][9].ENA
RFwe => tmp_rf[8][8].ENA
RFwe => tmp_rf[8][7].ENA
RFwe => tmp_rf[8][6].ENA
RFwe => tmp_rf[8][5].ENA
RFwe => tmp_rf[8][4].ENA
RFwe => tmp_rf[8][3].ENA
RFwe => tmp_rf[8][2].ENA
RFwe => tmp_rf[8][1].ENA
RFwe => tmp_rf[8][0].ENA
RFwe => tmp_rf[9][15].ENA
RFwe => tmp_rf[9][14].ENA
RFwe => tmp_rf[9][13].ENA
RFwe => tmp_rf[9][12].ENA
RFwe => tmp_rf[9][11].ENA
RFwe => tmp_rf[9][10].ENA
RFwe => tmp_rf[9][9].ENA
RFwe => tmp_rf[9][8].ENA
RFwe => tmp_rf[9][7].ENA
RFwe => tmp_rf[9][6].ENA
RFwe => tmp_rf[9][5].ENA
RFwe => tmp_rf[9][4].ENA
RFwe => tmp_rf[9][3].ENA
RFwe => tmp_rf[9][2].ENA
RFwe => tmp_rf[9][1].ENA
RFwe => tmp_rf[9][0].ENA
RFwe => tmp_rf[10][15].ENA
RFwe => tmp_rf[10][14].ENA
RFwe => tmp_rf[10][13].ENA
RFwe => tmp_rf[10][12].ENA
RFwe => tmp_rf[10][11].ENA
RFwe => tmp_rf[10][10].ENA
RFwe => tmp_rf[10][9].ENA
RFwe => tmp_rf[10][8].ENA
RFwe => tmp_rf[10][7].ENA
RFwe => tmp_rf[10][6].ENA
RFwe => tmp_rf[10][5].ENA
RFwe => tmp_rf[10][4].ENA
RFwe => tmp_rf[10][3].ENA
RFwe => tmp_rf[10][2].ENA
RFwe => tmp_rf[10][1].ENA
RFwe => tmp_rf[10][0].ENA
RFwe => tmp_rf[11][15].ENA
RFwe => tmp_rf[11][14].ENA
RFwe => tmp_rf[11][13].ENA
RFwe => tmp_rf[11][12].ENA
RFwe => tmp_rf[11][11].ENA
RFwe => tmp_rf[11][10].ENA
RFwe => tmp_rf[11][9].ENA
RFwe => tmp_rf[11][8].ENA
RFwe => tmp_rf[11][7].ENA
RFwe => tmp_rf[11][6].ENA
RFwe => tmp_rf[11][5].ENA
RFwe => tmp_rf[11][4].ENA
RFwe => tmp_rf[11][3].ENA
RFwe => tmp_rf[11][2].ENA
RFwe => tmp_rf[11][1].ENA
RFwe => tmp_rf[11][0].ENA
RFwe => tmp_rf[12][15].ENA
RFwe => tmp_rf[12][14].ENA
RFwe => tmp_rf[12][13].ENA
RFwe => tmp_rf[12][12].ENA
RFwe => tmp_rf[12][11].ENA
RFwe => tmp_rf[12][10].ENA
RFwe => tmp_rf[12][9].ENA
RFwe => tmp_rf[12][8].ENA
RFwe => tmp_rf[12][7].ENA
RFwe => tmp_rf[12][6].ENA
RFwe => tmp_rf[12][5].ENA
RFwe => tmp_rf[12][4].ENA
RFwe => tmp_rf[12][3].ENA
RFwe => tmp_rf[12][2].ENA
RFwe => tmp_rf[12][1].ENA
RFwe => tmp_rf[12][0].ENA
RFwe => tmp_rf[13][15].ENA
RFwe => tmp_rf[13][14].ENA
RFwe => tmp_rf[13][13].ENA
RFwe => tmp_rf[13][12].ENA
RFwe => tmp_rf[13][11].ENA
RFwe => tmp_rf[13][10].ENA
RFwe => tmp_rf[13][9].ENA
RFwe => tmp_rf[13][8].ENA
RFwe => tmp_rf[13][7].ENA
RFwe => tmp_rf[13][6].ENA
RFwe => tmp_rf[13][5].ENA
RFwe => tmp_rf[13][4].ENA
RFwe => tmp_rf[13][3].ENA
RFwe => tmp_rf[13][2].ENA
RFwe => tmp_rf[13][1].ENA
RFwe => tmp_rf[13][0].ENA
RFwe => tmp_rf[14][15].ENA
RFwe => tmp_rf[14][14].ENA
RFwe => tmp_rf[14][13].ENA
RFwe => tmp_rf[14][12].ENA
RFwe => tmp_rf[14][11].ENA
RFwe => tmp_rf[14][10].ENA
RFwe => tmp_rf[14][9].ENA
RFwe => tmp_rf[14][8].ENA
RFwe => tmp_rf[14][7].ENA
RFwe => tmp_rf[14][6].ENA
RFwe => tmp_rf[14][5].ENA
RFwe => tmp_rf[14][4].ENA
RFwe => tmp_rf[14][3].ENA
RFwe => tmp_rf[14][2].ENA
RFwe => tmp_rf[14][1].ENA
RFwe => tmp_rf[14][0].ENA
RFwe => tmp_rf[15][15].ENA
RFwe => tmp_rf[15][14].ENA
RFwe => tmp_rf[15][13].ENA
RFwe => tmp_rf[15][12].ENA
RFwe => tmp_rf[15][11].ENA
RFwe => tmp_rf[15][10].ENA
RFwe => tmp_rf[15][9].ENA
RFwe => tmp_rf[15][8].ENA
RFwe => tmp_rf[15][7].ENA
RFwe => tmp_rf[15][6].ENA
RFwe => tmp_rf[15][5].ENA
RFwe => tmp_rf[15][4].ENA
RFwe => tmp_rf[15][3].ENA
RFwe => tmp_rf[15][2].ENA
RFwe => tmp_rf[15][1].ENA
RFwe => tmp_rf[15][0].ENA
RFr1e => RFr1[15]~reg0.ENA
RFr1e => RFr1[14]~reg0.ENA
RFr1e => RFr1[13]~reg0.ENA
RFr1e => RFr1[12]~reg0.ENA
RFr1e => RFr1[11]~reg0.ENA
RFr1e => RFr1[10]~reg0.ENA
RFr1e => RFr1[9]~reg0.ENA
RFr1e => RFr1[8]~reg0.ENA
RFr1e => RFr1[7]~reg0.ENA
RFr1e => RFr1[6]~reg0.ENA
RFr1e => RFr1[5]~reg0.ENA
RFr1e => RFr1[4]~reg0.ENA
RFr1e => RFr1[3]~reg0.ENA
RFr1e => RFr1[2]~reg0.ENA
RFr1e => RFr1[1]~reg0.ENA
RFr1e => RFr1[0]~reg0.ENA
RFr2e => RFr2[15]~reg0.ENA
RFr2e => RFr2[14]~reg0.ENA
RFr2e => RFr2[13]~reg0.ENA
RFr2e => RFr2[12]~reg0.ENA
RFr2e => RFr2[11]~reg0.ENA
RFr2e => RFr2[10]~reg0.ENA
RFr2e => RFr2[9]~reg0.ENA
RFr2e => RFr2[8]~reg0.ENA
RFr2e => RFr2[7]~reg0.ENA
RFr2e => RFr2[6]~reg0.ENA
RFr2e => RFr2[5]~reg0.ENA
RFr2e => RFr2[4]~reg0.ENA
RFr2e => RFr2[3]~reg0.ENA
RFr2e => RFr2[2]~reg0.ENA
RFr2e => RFr2[1]~reg0.ENA
RFr2e => RFr2[0]~reg0.ENA
RFwa[0] => Decoder0.IN3
RFwa[1] => Decoder0.IN2
RFwa[2] => Decoder0.IN1
RFwa[3] => Decoder0.IN0
RFr1a[0] => Mux0.IN3
RFr1a[0] => Mux1.IN3
RFr1a[0] => Mux2.IN3
RFr1a[0] => Mux3.IN3
RFr1a[0] => Mux4.IN3
RFr1a[0] => Mux5.IN3
RFr1a[0] => Mux6.IN3
RFr1a[0] => Mux7.IN3
RFr1a[0] => Mux8.IN3
RFr1a[0] => Mux9.IN3
RFr1a[0] => Mux10.IN3
RFr1a[0] => Mux11.IN3
RFr1a[0] => Mux12.IN3
RFr1a[0] => Mux13.IN3
RFr1a[0] => Mux14.IN3
RFr1a[0] => Mux15.IN3
RFr1a[1] => Mux0.IN2
RFr1a[1] => Mux1.IN2
RFr1a[1] => Mux2.IN2
RFr1a[1] => Mux3.IN2
RFr1a[1] => Mux4.IN2
RFr1a[1] => Mux5.IN2
RFr1a[1] => Mux6.IN2
RFr1a[1] => Mux7.IN2
RFr1a[1] => Mux8.IN2
RFr1a[1] => Mux9.IN2
RFr1a[1] => Mux10.IN2
RFr1a[1] => Mux11.IN2
RFr1a[1] => Mux12.IN2
RFr1a[1] => Mux13.IN2
RFr1a[1] => Mux14.IN2
RFr1a[1] => Mux15.IN2
RFr1a[2] => Mux0.IN1
RFr1a[2] => Mux1.IN1
RFr1a[2] => Mux2.IN1
RFr1a[2] => Mux3.IN1
RFr1a[2] => Mux4.IN1
RFr1a[2] => Mux5.IN1
RFr1a[2] => Mux6.IN1
RFr1a[2] => Mux7.IN1
RFr1a[2] => Mux8.IN1
RFr1a[2] => Mux9.IN1
RFr1a[2] => Mux10.IN1
RFr1a[2] => Mux11.IN1
RFr1a[2] => Mux12.IN1
RFr1a[2] => Mux13.IN1
RFr1a[2] => Mux14.IN1
RFr1a[2] => Mux15.IN1
RFr1a[3] => Mux0.IN0
RFr1a[3] => Mux1.IN0
RFr1a[3] => Mux2.IN0
RFr1a[3] => Mux3.IN0
RFr1a[3] => Mux4.IN0
RFr1a[3] => Mux5.IN0
RFr1a[3] => Mux6.IN0
RFr1a[3] => Mux7.IN0
RFr1a[3] => Mux8.IN0
RFr1a[3] => Mux9.IN0
RFr1a[3] => Mux10.IN0
RFr1a[3] => Mux11.IN0
RFr1a[3] => Mux12.IN0
RFr1a[3] => Mux13.IN0
RFr1a[3] => Mux14.IN0
RFr1a[3] => Mux15.IN0
RFr2a[0] => Mux16.IN3
RFr2a[0] => Mux17.IN3
RFr2a[0] => Mux18.IN3
RFr2a[0] => Mux19.IN3
RFr2a[0] => Mux20.IN3
RFr2a[0] => Mux21.IN3
RFr2a[0] => Mux22.IN3
RFr2a[0] => Mux23.IN3
RFr2a[0] => Mux24.IN3
RFr2a[0] => Mux25.IN3
RFr2a[0] => Mux26.IN3
RFr2a[0] => Mux27.IN3
RFr2a[0] => Mux28.IN3
RFr2a[0] => Mux29.IN3
RFr2a[0] => Mux30.IN3
RFr2a[0] => Mux31.IN3
RFr2a[1] => Mux16.IN2
RFr2a[1] => Mux17.IN2
RFr2a[1] => Mux18.IN2
RFr2a[1] => Mux19.IN2
RFr2a[1] => Mux20.IN2
RFr2a[1] => Mux21.IN2
RFr2a[1] => Mux22.IN2
RFr2a[1] => Mux23.IN2
RFr2a[1] => Mux24.IN2
RFr2a[1] => Mux25.IN2
RFr2a[1] => Mux26.IN2
RFr2a[1] => Mux27.IN2
RFr2a[1] => Mux28.IN2
RFr2a[1] => Mux29.IN2
RFr2a[1] => Mux30.IN2
RFr2a[1] => Mux31.IN2
RFr2a[2] => Mux16.IN1
RFr2a[2] => Mux17.IN1
RFr2a[2] => Mux18.IN1
RFr2a[2] => Mux19.IN1
RFr2a[2] => Mux20.IN1
RFr2a[2] => Mux21.IN1
RFr2a[2] => Mux22.IN1
RFr2a[2] => Mux23.IN1
RFr2a[2] => Mux24.IN1
RFr2a[2] => Mux25.IN1
RFr2a[2] => Mux26.IN1
RFr2a[2] => Mux27.IN1
RFr2a[2] => Mux28.IN1
RFr2a[2] => Mux29.IN1
RFr2a[2] => Mux30.IN1
RFr2a[2] => Mux31.IN1
RFr2a[3] => Mux16.IN0
RFr2a[3] => Mux17.IN0
RFr2a[3] => Mux18.IN0
RFr2a[3] => Mux19.IN0
RFr2a[3] => Mux20.IN0
RFr2a[3] => Mux21.IN0
RFr2a[3] => Mux22.IN0
RFr2a[3] => Mux23.IN0
RFr2a[3] => Mux24.IN0
RFr2a[3] => Mux25.IN0
RFr2a[3] => Mux26.IN0
RFr2a[3] => Mux27.IN0
RFr2a[3] => Mux28.IN0
RFr2a[3] => Mux29.IN0
RFr2a[3] => Mux30.IN0
RFr2a[3] => Mux31.IN0
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[0] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[1] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[2] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[3] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[4] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[5] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[6] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[7] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[8] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[9] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[10] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[11] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[12] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[13] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[14] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFw[15] => tmp_rf.DATAB
RFr1[0] <= RFr1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[1] <= RFr1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[2] <= RFr1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[3] <= RFr1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[4] <= RFr1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[5] <= RFr1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[6] <= RFr1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[7] <= RFr1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[8] <= RFr1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[9] <= RFr1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[10] <= RFr1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[11] <= RFr1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[12] <= RFr1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[13] <= RFr1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[14] <= RFr1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr1[15] <= RFr1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[0] <= RFr2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[1] <= RFr2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[2] <= RFr2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[3] <= RFr2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[4] <= RFr2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[5] <= RFr2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[6] <= RFr2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[7] <= RFr2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[8] <= RFr2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[9] <= RFr2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[10] <= RFr2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[11] <= RFr2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[12] <= RFr2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[13] <= RFr2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[14] <= RFr2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RFr2[15] <= RFr2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleCompArch|CPU:Unit1|datapath:Unit1|alu:U3
num_A[0] => Add0.IN16
num_A[0] => Add1.IN32
num_A[0] => Mux15.IN2
num_A[1] => Add0.IN15
num_A[1] => Add1.IN31
num_A[1] => Mux14.IN2
num_A[2] => Add0.IN14
num_A[2] => Add1.IN30
num_A[2] => Mux13.IN2
num_A[3] => Add0.IN13
num_A[3] => Add1.IN29
num_A[3] => Mux12.IN2
num_A[4] => Add0.IN12
num_A[4] => Add1.IN28
num_A[4] => Mux11.IN2
num_A[5] => Add0.IN11
num_A[5] => Add1.IN27
num_A[5] => Mux10.IN2
num_A[6] => Add0.IN10
num_A[6] => Add1.IN26
num_A[6] => Mux9.IN2
num_A[7] => Add0.IN9
num_A[7] => Add1.IN25
num_A[7] => Mux8.IN2
num_A[8] => Add0.IN8
num_A[8] => Add1.IN24
num_A[8] => Mux7.IN2
num_A[9] => Add0.IN7
num_A[9] => Add1.IN23
num_A[9] => Mux6.IN2
num_A[10] => Add0.IN6
num_A[10] => Add1.IN22
num_A[10] => Mux5.IN2
num_A[11] => Add0.IN5
num_A[11] => Add1.IN21
num_A[11] => Mux4.IN2
num_A[12] => Add0.IN4
num_A[12] => Add1.IN20
num_A[12] => Mux3.IN2
num_A[13] => Add0.IN3
num_A[13] => Add1.IN19
num_A[13] => Mux2.IN2
num_A[14] => Add0.IN2
num_A[14] => Add1.IN18
num_A[14] => Mux1.IN2
num_A[15] => Add0.IN1
num_A[15] => Add1.IN17
num_A[15] => Mux0.IN2
num_B[0] => Add0.IN32
num_B[0] => Mux15.IN3
num_B[0] => Add1.IN16
num_B[1] => Add0.IN31
num_B[1] => Mux14.IN3
num_B[1] => Add1.IN15
num_B[2] => Add0.IN30
num_B[2] => Mux13.IN3
num_B[2] => Add1.IN14
num_B[3] => Add0.IN29
num_B[3] => Mux12.IN3
num_B[3] => Add1.IN13
num_B[4] => Add0.IN28
num_B[4] => Mux11.IN3
num_B[4] => Add1.IN12
num_B[5] => Add0.IN27
num_B[5] => Mux10.IN3
num_B[5] => Add1.IN11
num_B[6] => Add0.IN26
num_B[6] => Mux9.IN3
num_B[6] => Add1.IN10
num_B[7] => Add0.IN25
num_B[7] => Mux8.IN3
num_B[7] => Add1.IN9
num_B[8] => Add0.IN24
num_B[8] => Mux7.IN3
num_B[8] => Add1.IN8
num_B[9] => Add0.IN23
num_B[9] => Mux6.IN3
num_B[9] => Add1.IN7
num_B[10] => Add0.IN22
num_B[10] => Mux5.IN3
num_B[10] => Add1.IN6
num_B[11] => Add0.IN21
num_B[11] => Mux4.IN3
num_B[11] => Add1.IN5
num_B[12] => Add0.IN20
num_B[12] => Mux3.IN3
num_B[12] => Add1.IN4
num_B[13] => Add0.IN19
num_B[13] => Mux2.IN3
num_B[13] => Add1.IN3
num_B[14] => Add0.IN18
num_B[14] => Mux1.IN3
num_B[14] => Add1.IN2
num_B[15] => Add0.IN17
num_B[15] => Mux0.IN3
num_B[15] => Add1.IN1
jpsign => process_1.IN1
ALUs[0] => Mux0.IN5
ALUs[0] => Mux1.IN5
ALUs[0] => Mux2.IN5
ALUs[0] => Mux3.IN5
ALUs[0] => Mux4.IN5
ALUs[0] => Mux5.IN5
ALUs[0] => Mux6.IN5
ALUs[0] => Mux7.IN5
ALUs[0] => Mux8.IN5
ALUs[0] => Mux9.IN5
ALUs[0] => Mux10.IN5
ALUs[0] => Mux11.IN5
ALUs[0] => Mux12.IN5
ALUs[0] => Mux13.IN5
ALUs[0] => Mux14.IN5
ALUs[0] => Mux15.IN5
ALUs[1] => Mux0.IN4
ALUs[1] => Mux1.IN4
ALUs[1] => Mux2.IN4
ALUs[1] => Mux3.IN4
ALUs[1] => Mux4.IN4
ALUs[1] => Mux5.IN4
ALUs[1] => Mux6.IN4
ALUs[1] => Mux7.IN4
ALUs[1] => Mux8.IN4
ALUs[1] => Mux9.IN4
ALUs[1] => Mux10.IN4
ALUs[1] => Mux11.IN4
ALUs[1] => Mux12.IN4
ALUs[1] => Mux13.IN4
ALUs[1] => Mux14.IN4
ALUs[1] => Mux15.IN4
ALUz <= process_1.DB_MAX_OUTPUT_PORT_TYPE
ALUout[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
ALUout[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
ALUout[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
ALUout[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
ALUout[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
ALUout[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
ALUout[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
ALUout[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
ALUout[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
ALUout[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
ALUout[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
ALUout[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
ALUout[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
ALUout[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
ALUout[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
ALUout[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SimpleCompArch|Cache:Unit2
clock => MainMemory2:Unit2.clock
clock => Mre_mem.CLK
clock => MweIn.CLK
clock => MreIn.CLK
reset => MainMemory2:Unit2.rst
Mre => read.IN0
Mre => write.IN0
Mre => MreIn.DATAIN
Mwe => write.IN1
Mwe => read.IN1
Mwe => MweIn.DATAIN
address[0] => CacheController:Unit1.addressIN[0]
address[1] => CacheController:Unit1.addressIN[1]
address[2] => CacheController:Unit1.addressIN[2]
address[3] => CacheController:Unit1.addressIN[3]
address[4] => CacheController:Unit1.addressIN[4]
address[5] => CacheController:Unit1.addressIN[5]
address[6] => CacheController:Unit1.addressIN[6]
address[7] => CacheController:Unit1.addressIN[7]
address[8] => CacheController:Unit1.addressIN[8]
address[9] => CacheController:Unit1.addressIN[9]
address[10] => CacheController:Unit1.addressIN[10]
address[11] => CacheController:Unit1.addressIN[11]
data_in[0] => CacheController:Unit1.data_in[0]
data_in[1] => CacheController:Unit1.data_in[1]
data_in[2] => CacheController:Unit1.data_in[2]
data_in[3] => CacheController:Unit1.data_in[3]
data_in[4] => CacheController:Unit1.data_in[4]
data_in[5] => CacheController:Unit1.data_in[5]
data_in[6] => CacheController:Unit1.data_in[6]
data_in[7] => CacheController:Unit1.data_in[7]
data_in[8] => CacheController:Unit1.data_in[8]
data_in[9] => CacheController:Unit1.data_in[9]
data_in[10] => CacheController:Unit1.data_in[10]
data_in[11] => CacheController:Unit1.data_in[11]
data_in[12] => CacheController:Unit1.data_in[12]
data_in[13] => CacheController:Unit1.data_in[13]
data_in[14] => CacheController:Unit1.data_in[14]
data_in[15] => CacheController:Unit1.data_in[15]
data_out[0] <= CacheController:Unit1.data_out_cpu[0]
data_out[1] <= CacheController:Unit1.data_out_cpu[1]
data_out[2] <= CacheController:Unit1.data_out_cpu[2]
data_out[3] <= CacheController:Unit1.data_out_cpu[3]
data_out[4] <= CacheController:Unit1.data_out_cpu[4]
data_out[5] <= CacheController:Unit1.data_out_cpu[5]
data_out[6] <= CacheController:Unit1.data_out_cpu[6]
data_out[7] <= CacheController:Unit1.data_out_cpu[7]
data_out[8] <= CacheController:Unit1.data_out_cpu[8]
data_out[9] <= CacheController:Unit1.data_out_cpu[9]
data_out[10] <= CacheController:Unit1.data_out_cpu[10]
data_out[11] <= CacheController:Unit1.data_out_cpu[11]
data_out[12] <= CacheController:Unit1.data_out_cpu[12]
data_out[13] <= CacheController:Unit1.data_out_cpu[13]
data_out[14] <= CacheController:Unit1.data_out_cpu[14]
data_out[15] <= CacheController:Unit1.data_out_cpu[15]


|SimpleCompArch|Cache:Unit2|CacheController:Unit1
MreIn => read.IN0
MweIn => write.IN0
addressIN[0] => addressOUT[0]$latch.DATAIN
addressIN[0] => DataMemory:unit2.wordIndex[0]
addressIN[1] => addressOUT[1]$latch.DATAIN
addressIN[1] => DataMemory:unit2.wordIndex[1]
addressIN[2] => addressOUT[2]$latch.DATAIN
addressIN[2] => LineMemory:unit1.lineIndex[0]
addressIN[2] => DataMemory:unit2.lineIndex[0]
addressIN[3] => addressOUT[3]$latch.DATAIN
addressIN[3] => LineMemory:unit1.lineIndex[1]
addressIN[3] => DataMemory:unit2.lineIndex[1]
addressIN[4] => addressOUT[4]$latch.DATAIN
addressIN[4] => LineMemory:unit1.lineIndex[2]
addressIN[4] => DataMemory:unit2.lineIndex[2]
addressIN[5] => addressOUT[5]$latch.DATAIN
addressIN[5] => LineMemory:unit1.tagIndex[0]
addressIN[6] => addressOUT[6]$latch.DATAIN
addressIN[6] => LineMemory:unit1.tagIndex[1]
addressIN[7] => addressOUT[7]$latch.DATAIN
addressIN[7] => LineMemory:unit1.tagIndex[2]
addressIN[8] => addressOUT[8]$latch.DATAIN
addressIN[8] => LineMemory:unit1.tagIndex[3]
addressIN[9] => addressOUT[9]$latch.DATAIN
addressIN[9] => LineMemory:unit1.tagIndex[4]
addressIN[10] => addressOUT[10]$latch.DATAIN
addressIN[10] => LineMemory:unit1.tagIndex[5]
addressIN[11] => addressOUT[11]$latch.DATAIN
addressIN[11] => LineMemory:unit1.tagIndex[6]
addressOUT[0] <= addressOUT[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
addressOUT[1] <= addressOUT[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
addressOUT[2] <= addressOUT[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
addressOUT[3] <= addressOUT[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
addressOUT[4] <= addressOUT[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
addressOUT[5] <= addressOUT[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
addressOUT[6] <= addressOUT[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
addressOUT[7] <= addressOUT[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
addressOUT[8] <= addressOUT[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
addressOUT[9] <= addressOUT[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
addressOUT[10] <= addressOUT[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
addressOUT[11] <= addressOUT[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_in[0] => tempDataIn[0].DATAIN
data_in[1] => tempDataIn[1].DATAIN
data_in[2] => tempDataIn[2].DATAIN
data_in[3] => tempDataIn[3].DATAIN
data_in[4] => tempDataIn[4].DATAIN
data_in[5] => tempDataIn[5].DATAIN
data_in[6] => tempDataIn[6].DATAIN
data_in[7] => tempDataIn[7].DATAIN
data_in[8] => tempDataIn[8].DATAIN
data_in[9] => tempDataIn[9].DATAIN
data_in[10] => tempDataIn[10].DATAIN
data_in[11] => tempDataIn[11].DATAIN
data_in[12] => tempDataIn[12].DATAIN
data_in[13] => tempDataIn[13].DATAIN
data_in[14] => tempDataIn[14].DATAIN
data_in[15] => tempDataIn[15].DATAIN
data_out_cpu[0] <= data_out_cpu[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[1] <= data_out_cpu[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[2] <= data_out_cpu[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[3] <= data_out_cpu[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[4] <= data_out_cpu[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[5] <= data_out_cpu[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[6] <= data_out_cpu[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[7] <= data_out_cpu[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[8] <= data_out_cpu[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[9] <= data_out_cpu[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[10] <= data_out_cpu[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[11] <= data_out_cpu[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[12] <= data_out_cpu[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[13] <= data_out_cpu[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[14] <= data_out_cpu[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_out_cpu[15] <= data_out_cpu[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
replaceStatusIn => write_DBlock[2].LATCH_ENABLE
replaceStatusIn => write_DBlock[1].LATCH_ENABLE
replaceStatusIn => write_DBlock[0].LATCH_ENABLE
replaceStatusIn => write_DBlock[3].LATCH_ENABLE
replaceStatusIn => write_DBlock[4].LATCH_ENABLE
replaceStatusIn => write_DBlock[5].LATCH_ENABLE
replaceStatusIn => write_DBlock[6].LATCH_ENABLE
replaceStatusIn => write_DBlock[7].LATCH_ENABLE
replaceStatusIn => write_DBlock[8].LATCH_ENABLE
replaceStatusIn => write_DBlock[9].LATCH_ENABLE
replaceStatusIn => write_DBlock[10].LATCH_ENABLE
replaceStatusIn => write_DBlock[11].LATCH_ENABLE
replaceStatusIn => write_DBlock[12].LATCH_ENABLE
replaceStatusIn => write_DBlock[13].LATCH_ENABLE
replaceStatusIn => write_DBlock[14].LATCH_ENABLE
replaceStatusIn => write_DBlock[15].LATCH_ENABLE
replaceStatusIn => write_DBlock[16].LATCH_ENABLE
replaceStatusIn => write_DBlock[17].LATCH_ENABLE
replaceStatusIn => write_DBlock[18].LATCH_ENABLE
replaceStatusIn => write_DBlock[19].LATCH_ENABLE
replaceStatusIn => write_DBlock[20].LATCH_ENABLE
replaceStatusIn => write_DBlock[21].LATCH_ENABLE
replaceStatusIn => write_DBlock[22].LATCH_ENABLE
replaceStatusIn => write_DBlock[23].LATCH_ENABLE
replaceStatusIn => write_DBlock[24].LATCH_ENABLE
replaceStatusIn => write_DBlock[25].LATCH_ENABLE
replaceStatusIn => write_DBlock[26].LATCH_ENABLE
replaceStatusIn => write_DBlock[27].LATCH_ENABLE
replaceStatusIn => write_DBlock[28].LATCH_ENABLE
replaceStatusIn => write_DBlock[29].LATCH_ENABLE
replaceStatusIn => write_DBlock[30].LATCH_ENABLE
replaceStatusIn => write_DBlock[31].LATCH_ENABLE
replaceStatusIn => write_DBlock[32].LATCH_ENABLE
replaceStatusIn => write_DBlock[33].LATCH_ENABLE
replaceStatusIn => write_DBlock[34].LATCH_ENABLE
replaceStatusIn => write_DBlock[35].LATCH_ENABLE
replaceStatusIn => write_DBlock[36].LATCH_ENABLE
replaceStatusIn => write_DBlock[37].LATCH_ENABLE
replaceStatusIn => write_DBlock[38].LATCH_ENABLE
replaceStatusIn => write_DBlock[39].LATCH_ENABLE
replaceStatusIn => write_DBlock[40].LATCH_ENABLE
replaceStatusIn => write_DBlock[41].LATCH_ENABLE
replaceStatusIn => write_DBlock[42].LATCH_ENABLE
replaceStatusIn => write_DBlock[43].LATCH_ENABLE
replaceStatusIn => write_DBlock[44].LATCH_ENABLE
replaceStatusIn => write_DBlock[45].LATCH_ENABLE
replaceStatusIn => write_DBlock[46].LATCH_ENABLE
replaceStatusIn => write_DBlock[47].LATCH_ENABLE
replaceStatusIn => write_DBlock[48].LATCH_ENABLE
replaceStatusIn => write_DBlock[49].LATCH_ENABLE
replaceStatusIn => write_DBlock[50].LATCH_ENABLE
replaceStatusIn => write_DBlock[51].LATCH_ENABLE
replaceStatusIn => write_DBlock[52].LATCH_ENABLE
replaceStatusIn => write_DBlock[53].LATCH_ENABLE
replaceStatusIn => write_DBlock[54].LATCH_ENABLE
replaceStatusIn => write_DBlock[55].LATCH_ENABLE
replaceStatusIn => write_DBlock[56].LATCH_ENABLE
replaceStatusIn => write_DBlock[57].LATCH_ENABLE
replaceStatusIn => write_DBlock[58].LATCH_ENABLE
replaceStatusIn => write_DBlock[59].LATCH_ENABLE
replaceStatusIn => write_DBlock[60].LATCH_ENABLE
replaceStatusIn => write_DBlock[61].LATCH_ENABLE
replaceStatusIn => write_DBlock[62].LATCH_ENABLE
replaceStatusIn => write_DBlock[63].LATCH_ENABLE
replaceStatusIn => read.IN1
replaceStatusIn => write.IN1
replaceStatusOut <= <VCC>
data_block_in[0] => write_DBlock[0].DATAIN
data_block_in[1] => write_DBlock[1].DATAIN
data_block_in[2] => write_DBlock[2].DATAIN
data_block_in[3] => write_DBlock[3].DATAIN
data_block_in[4] => write_DBlock[4].DATAIN
data_block_in[5] => write_DBlock[5].DATAIN
data_block_in[6] => write_DBlock[6].DATAIN
data_block_in[7] => write_DBlock[7].DATAIN
data_block_in[8] => write_DBlock[8].DATAIN
data_block_in[9] => write_DBlock[9].DATAIN
data_block_in[10] => write_DBlock[10].DATAIN
data_block_in[11] => write_DBlock[11].DATAIN
data_block_in[12] => write_DBlock[12].DATAIN
data_block_in[13] => write_DBlock[13].DATAIN
data_block_in[14] => write_DBlock[14].DATAIN
data_block_in[15] => write_DBlock[15].DATAIN
data_block_in[16] => write_DBlock[16].DATAIN
data_block_in[17] => write_DBlock[17].DATAIN
data_block_in[18] => write_DBlock[18].DATAIN
data_block_in[19] => write_DBlock[19].DATAIN
data_block_in[20] => write_DBlock[20].DATAIN
data_block_in[21] => write_DBlock[21].DATAIN
data_block_in[22] => write_DBlock[22].DATAIN
data_block_in[23] => write_DBlock[23].DATAIN
data_block_in[24] => write_DBlock[24].DATAIN
data_block_in[25] => write_DBlock[25].DATAIN
data_block_in[26] => write_DBlock[26].DATAIN
data_block_in[27] => write_DBlock[27].DATAIN
data_block_in[28] => write_DBlock[28].DATAIN
data_block_in[29] => write_DBlock[29].DATAIN
data_block_in[30] => write_DBlock[30].DATAIN
data_block_in[31] => write_DBlock[31].DATAIN
data_block_in[32] => write_DBlock[32].DATAIN
data_block_in[33] => write_DBlock[33].DATAIN
data_block_in[34] => write_DBlock[34].DATAIN
data_block_in[35] => write_DBlock[35].DATAIN
data_block_in[36] => write_DBlock[36].DATAIN
data_block_in[37] => write_DBlock[37].DATAIN
data_block_in[38] => write_DBlock[38].DATAIN
data_block_in[39] => write_DBlock[39].DATAIN
data_block_in[40] => write_DBlock[40].DATAIN
data_block_in[41] => write_DBlock[41].DATAIN
data_block_in[42] => write_DBlock[42].DATAIN
data_block_in[43] => write_DBlock[43].DATAIN
data_block_in[44] => write_DBlock[44].DATAIN
data_block_in[45] => write_DBlock[45].DATAIN
data_block_in[46] => write_DBlock[46].DATAIN
data_block_in[47] => write_DBlock[47].DATAIN
data_block_in[48] => write_DBlock[48].DATAIN
data_block_in[49] => write_DBlock[49].DATAIN
data_block_in[50] => write_DBlock[50].DATAIN
data_block_in[51] => write_DBlock[51].DATAIN
data_block_in[52] => write_DBlock[52].DATAIN
data_block_in[53] => write_DBlock[53].DATAIN
data_block_in[54] => write_DBlock[54].DATAIN
data_block_in[55] => write_DBlock[55].DATAIN
data_block_in[56] => write_DBlock[56].DATAIN
data_block_in[57] => write_DBlock[57].DATAIN
data_block_in[58] => write_DBlock[58].DATAIN
data_block_in[59] => write_DBlock[59].DATAIN
data_block_in[60] => write_DBlock[60].DATAIN
data_block_in[61] => write_DBlock[61].DATAIN
data_block_in[62] => write_DBlock[62].DATAIN
data_block_in[63] => write_DBlock[63].DATAIN
address_block_in[0] => ~NO_FANOUT~
address_block_in[1] => ~NO_FANOUT~
address_block_in[2] => ~NO_FANOUT~
address_block_in[3] => ~NO_FANOUT~
address_block_in[4] => ~NO_FANOUT~
address_block_in[5] => ~NO_FANOUT~
address_block_in[6] => ~NO_FANOUT~
address_block_in[7] => ~NO_FANOUT~
address_block_in[8] => ~NO_FANOUT~
address_block_in[9] => ~NO_FANOUT~
address_block_in[10] => ~NO_FANOUT~
address_block_in[11] => ~NO_FANOUT~


|SimpleCompArch|Cache:Unit2|CacheController:Unit1|LineMemory:unit1
tagIndex[0] => Equal0.IN6
tagIndex[0] => Equal2.IN6
tagIndex[0] => Equal4.IN6
tagIndex[0] => Equal6.IN6
tagIndex[0] => Equal8.IN6
tagIndex[0] => Equal10.IN6
tagIndex[0] => Equal12.IN6
tagIndex[0] => Equal14.IN6
tagIndex[0] => memory[5][0].DATAIN
tagIndex[0] => memory[6][0].DATAIN
tagIndex[0] => memory[7][0].DATAIN
tagIndex[0] => memory[4][0].DATAIN
tagIndex[0] => memory[3][0].DATAIN
tagIndex[0] => memory[2][0].DATAIN
tagIndex[0] => memory[1][0].DATAIN
tagIndex[0] => memory[0][0].DATAIN
tagIndex[1] => Equal0.IN5
tagIndex[1] => Equal2.IN5
tagIndex[1] => Equal4.IN5
tagIndex[1] => Equal6.IN5
tagIndex[1] => Equal8.IN5
tagIndex[1] => Equal10.IN5
tagIndex[1] => Equal12.IN5
tagIndex[1] => Equal14.IN5
tagIndex[1] => memory[6][1].DATAIN
tagIndex[1] => memory[7][1].DATAIN
tagIndex[1] => memory[5][1].DATAIN
tagIndex[1] => memory[4][1].DATAIN
tagIndex[1] => memory[3][1].DATAIN
tagIndex[1] => memory[2][1].DATAIN
tagIndex[1] => memory[1][1].DATAIN
tagIndex[1] => memory[0][1].DATAIN
tagIndex[2] => Equal0.IN4
tagIndex[2] => Equal2.IN4
tagIndex[2] => Equal4.IN4
tagIndex[2] => Equal6.IN4
tagIndex[2] => Equal8.IN4
tagIndex[2] => Equal10.IN4
tagIndex[2] => Equal12.IN4
tagIndex[2] => Equal14.IN4
tagIndex[2] => memory[6][2].DATAIN
tagIndex[2] => memory[7][2].DATAIN
tagIndex[2] => memory[5][2].DATAIN
tagIndex[2] => memory[4][2].DATAIN
tagIndex[2] => memory[3][2].DATAIN
tagIndex[2] => memory[2][2].DATAIN
tagIndex[2] => memory[1][2].DATAIN
tagIndex[2] => memory[0][2].DATAIN
tagIndex[3] => Equal0.IN3
tagIndex[3] => Equal2.IN3
tagIndex[3] => Equal4.IN3
tagIndex[3] => Equal6.IN3
tagIndex[3] => Equal8.IN3
tagIndex[3] => Equal10.IN3
tagIndex[3] => Equal12.IN3
tagIndex[3] => Equal14.IN3
tagIndex[3] => memory[6][3].DATAIN
tagIndex[3] => memory[7][3].DATAIN
tagIndex[3] => memory[5][3].DATAIN
tagIndex[3] => memory[4][3].DATAIN
tagIndex[3] => memory[3][3].DATAIN
tagIndex[3] => memory[2][3].DATAIN
tagIndex[3] => memory[1][3].DATAIN
tagIndex[3] => memory[0][3].DATAIN
tagIndex[4] => Equal0.IN2
tagIndex[4] => Equal2.IN2
tagIndex[4] => Equal4.IN2
tagIndex[4] => Equal6.IN2
tagIndex[4] => Equal8.IN2
tagIndex[4] => Equal10.IN2
tagIndex[4] => Equal12.IN2
tagIndex[4] => Equal14.IN2
tagIndex[4] => memory[6][4].DATAIN
tagIndex[4] => memory[7][4].DATAIN
tagIndex[4] => memory[5][4].DATAIN
tagIndex[4] => memory[4][4].DATAIN
tagIndex[4] => memory[3][4].DATAIN
tagIndex[4] => memory[2][4].DATAIN
tagIndex[4] => memory[1][4].DATAIN
tagIndex[4] => memory[0][4].DATAIN
tagIndex[5] => Equal0.IN1
tagIndex[5] => Equal2.IN1
tagIndex[5] => Equal4.IN1
tagIndex[5] => Equal6.IN1
tagIndex[5] => Equal8.IN1
tagIndex[5] => Equal10.IN1
tagIndex[5] => Equal12.IN1
tagIndex[5] => Equal14.IN1
tagIndex[5] => memory[6][5].DATAIN
tagIndex[5] => memory[7][5].DATAIN
tagIndex[5] => memory[5][5].DATAIN
tagIndex[5] => memory[4][5].DATAIN
tagIndex[5] => memory[3][5].DATAIN
tagIndex[5] => memory[2][5].DATAIN
tagIndex[5] => memory[1][5].DATAIN
tagIndex[5] => memory[0][5].DATAIN
tagIndex[6] => Equal0.IN0
tagIndex[6] => Equal2.IN0
tagIndex[6] => Equal4.IN0
tagIndex[6] => Equal6.IN0
tagIndex[6] => Equal8.IN0
tagIndex[6] => Equal10.IN0
tagIndex[6] => Equal12.IN0
tagIndex[6] => Equal14.IN0
tagIndex[6] => memory[6][6].DATAIN
tagIndex[6] => memory[7][6].DATAIN
tagIndex[6] => memory[5][6].DATAIN
tagIndex[6] => memory[4][6].DATAIN
tagIndex[6] => memory[3][6].DATAIN
tagIndex[6] => memory[2][6].DATAIN
tagIndex[6] => memory[1][6].DATAIN
tagIndex[6] => memory[0][6].DATAIN
hit <= tagFound.DB_MAX_OUTPUT_PORT_TYPE
lineIndex[0] => Equal1.IN63
lineIndex[0] => Equal3.IN63
lineIndex[0] => Equal5.IN63
lineIndex[0] => Equal7.IN63
lineIndex[0] => Equal9.IN63
lineIndex[0] => Equal11.IN63
lineIndex[0] => Equal13.IN63
lineIndex[0] => Equal15.IN63
lineIndex[1] => Equal1.IN62
lineIndex[1] => Equal3.IN62
lineIndex[1] => Equal5.IN62
lineIndex[1] => Equal7.IN62
lineIndex[1] => Equal9.IN62
lineIndex[1] => Equal11.IN62
lineIndex[1] => Equal13.IN62
lineIndex[1] => Equal15.IN62
lineIndex[2] => Equal1.IN61
lineIndex[2] => Equal3.IN61
lineIndex[2] => Equal5.IN61
lineIndex[2] => Equal7.IN61
lineIndex[2] => Equal9.IN61
lineIndex[2] => Equal11.IN61
lineIndex[2] => Equal13.IN61
lineIndex[2] => Equal15.IN61
writeTag => memory[7][6].IN1
writeTag => memory[6][6].IN1
writeTag => memory[5][1].IN1
writeTag => memory[4][0].IN1
writeTag => memory[3][0].IN1
writeTag => memory[2][0].IN1
writeTag => memory[1][0].IN1
writeTag => memory[0][0].IN1
writeTag => tagFound.LATCH_ENABLE


|SimpleCompArch|Cache:Unit2|CacheController:Unit1|DataMemory:unit2
readEnable => read1.IN0
writeEnable => write1.IN0
lineIndex[0] => Equal0.IN63
lineIndex[0] => Equal4.IN63
lineIndex[0] => Equal6.IN63
lineIndex[0] => Equal7.IN63
lineIndex[0] => Equal8.IN63
lineIndex[0] => Equal9.IN63
lineIndex[0] => Equal10.IN63
lineIndex[0] => Equal11.IN63
lineIndex[1] => Equal0.IN62
lineIndex[1] => Equal4.IN62
lineIndex[1] => Equal6.IN62
lineIndex[1] => Equal7.IN62
lineIndex[1] => Equal8.IN62
lineIndex[1] => Equal9.IN62
lineIndex[1] => Equal10.IN62
lineIndex[1] => Equal11.IN62
lineIndex[2] => Equal0.IN61
lineIndex[2] => Equal4.IN61
lineIndex[2] => Equal6.IN61
lineIndex[2] => Equal7.IN61
lineIndex[2] => Equal8.IN61
lineIndex[2] => Equal9.IN61
lineIndex[2] => Equal10.IN61
lineIndex[2] => Equal11.IN61
dataOut[0] <= dataOut[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataOut[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataOut[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataOut[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataOut[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataOut[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataOut[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataOut[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataOut[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
dataIn[0] => memory1[7][3][0].DATAB
dataIn[0] => memory1[7][2][0].DATAB
dataIn[0] => memory1[7][1][0].DATAB
dataIn[0] => memory1[7][0][0].DATAB
dataIn[1] => memory1[7][3][1].DATAB
dataIn[1] => memory1[7][2][1].DATAB
dataIn[1] => memory1[7][1][1].DATAB
dataIn[1] => memory1[7][0][1].DATAB
dataIn[2] => memory1[7][3][2].DATAB
dataIn[2] => memory1[7][2][2].DATAB
dataIn[2] => memory1[7][1][2].DATAB
dataIn[2] => memory1[7][0][2].DATAB
dataIn[3] => memory1[7][3][3].DATAB
dataIn[3] => memory1[7][2][3].DATAB
dataIn[3] => memory1[7][1][3].DATAB
dataIn[3] => memory1[7][0][3].DATAB
dataIn[4] => memory1[7][3][4].DATAB
dataIn[4] => memory1[7][2][4].DATAB
dataIn[4] => memory1[7][1][4].DATAB
dataIn[4] => memory1[7][0][4].DATAB
dataIn[5] => memory1[7][3][5].DATAB
dataIn[5] => memory1[7][2][5].DATAB
dataIn[5] => memory1[7][1][5].DATAB
dataIn[5] => memory1[7][0][5].DATAB
dataIn[6] => memory1[7][3][6].DATAB
dataIn[6] => memory1[7][2][6].DATAB
dataIn[6] => memory1[7][1][6].DATAB
dataIn[6] => memory1[7][0][6].DATAB
dataIn[7] => memory1[7][3][7].DATAB
dataIn[7] => memory1[7][2][7].DATAB
dataIn[7] => memory1[7][1][7].DATAB
dataIn[7] => memory1[7][0][7].DATAB
dataIn[8] => memory1[7][3][8].DATAB
dataIn[8] => memory1[7][2][8].DATAB
dataIn[8] => memory1[7][1][8].DATAB
dataIn[8] => memory1[7][0][8].DATAB
dataIn[9] => memory1[7][3][9].DATAB
dataIn[9] => memory1[7][2][9].DATAB
dataIn[9] => memory1[7][1][9].DATAB
dataIn[9] => memory1[7][0][9].DATAB
dataIn[10] => memory1[7][3][10].DATAB
dataIn[10] => memory1[7][2][10].DATAB
dataIn[10] => memory1[7][1][10].DATAB
dataIn[10] => memory1[7][0][10].DATAB
dataIn[11] => memory1[7][3][11].DATAB
dataIn[11] => memory1[7][2][11].DATAB
dataIn[11] => memory1[7][1][11].DATAB
dataIn[11] => memory1[7][0][11].DATAB
dataIn[12] => memory1[7][2][12].DATAB
dataIn[12] => memory1[7][1][12].DATAB
dataIn[12] => memory1[7][0][12].DATAB
dataIn[12] => memory1[6][3][12].DATAB
dataIn[13] => memory1[7][3][13].DATAB
dataIn[13] => memory1[7][2][13].DATAB
dataIn[13] => memory1[7][1][13].DATAB
dataIn[13] => memory1[7][0][13].DATAB
dataIn[14] => memory1[7][3][14].DATAB
dataIn[14] => memory1[7][2][14].DATAB
dataIn[14] => memory1[7][1][14].DATAB
dataIn[14] => memory1[7][0][14].DATAB
dataIn[15] => memory1[7][3][15].DATAB
dataIn[15] => memory1[7][2][15].DATAB
dataIn[15] => memory1[7][1][15].DATAB
dataIn[15] => memory1[7][0][15].DATAB
wordIndex[0] => Equal1.IN63
wordIndex[0] => Equal2.IN63
wordIndex[0] => Equal3.IN63
wordIndex[0] => Equal5.IN63
wordIndex[1] => Equal1.IN62
wordIndex[1] => Equal2.IN62
wordIndex[1] => Equal3.IN62
wordIndex[1] => Equal5.IN62
replaceBlock => memory1[7][3][11].IN1
replaceBlock => memory1[6][3][0].IN1
replaceBlock => memory1[5][3][0].IN1
replaceBlock => memory1[4][3][0].IN1
replaceBlock => memory1[3][3][0].IN1
replaceBlock => memory1[2][3][0].IN1
replaceBlock => memory1[1][3][0].IN1
replaceBlock => memory1[0][3][0].IN1
replaceBlock => read1.IN1
replaceBlock => write1.IN1
data_block[0] => memory1[7][0][0].DATAA
data_block[1] => memory1[7][0][1].DATAA
data_block[2] => memory1[7][0][2].DATAA
data_block[3] => memory1[7][0][3].DATAA
data_block[4] => memory1[7][0][4].DATAA
data_block[5] => memory1[7][0][5].DATAA
data_block[6] => memory1[7][0][6].DATAA
data_block[7] => memory1[7][0][7].DATAA
data_block[8] => memory1[7][0][8].DATAA
data_block[9] => memory1[7][0][9].DATAA
data_block[10] => memory1[7][0][10].DATAA
data_block[11] => memory1[7][0][11].DATAA
data_block[12] => memory1[7][0][12].DATAA
data_block[13] => memory1[7][0][13].DATAA
data_block[14] => memory1[7][0][14].DATAA
data_block[15] => memory1[7][0][15].DATAA
data_block[16] => memory1[7][1][0].DATAA
data_block[17] => memory1[7][1][1].DATAA
data_block[18] => memory1[7][1][2].DATAA
data_block[19] => memory1[7][1][3].DATAA
data_block[20] => memory1[7][1][4].DATAA
data_block[21] => memory1[7][1][5].DATAA
data_block[22] => memory1[7][1][6].DATAA
data_block[23] => memory1[7][1][7].DATAA
data_block[24] => memory1[7][1][8].DATAA
data_block[25] => memory1[7][1][9].DATAA
data_block[26] => memory1[7][1][10].DATAA
data_block[27] => memory1[7][1][11].DATAA
data_block[28] => memory1[7][1][12].DATAA
data_block[29] => memory1[7][1][13].DATAA
data_block[30] => memory1[7][1][14].DATAA
data_block[31] => memory1[7][1][15].DATAA
data_block[32] => memory1[7][2][0].DATAA
data_block[33] => memory1[7][2][1].DATAA
data_block[34] => memory1[7][2][2].DATAA
data_block[35] => memory1[7][2][3].DATAA
data_block[36] => memory1[7][2][4].DATAA
data_block[37] => memory1[7][2][5].DATAA
data_block[38] => memory1[7][2][6].DATAA
data_block[39] => memory1[7][2][7].DATAA
data_block[40] => memory1[7][2][8].DATAA
data_block[41] => memory1[7][2][9].DATAA
data_block[42] => memory1[7][2][10].DATAA
data_block[43] => memory1[7][2][11].DATAA
data_block[44] => memory1[7][2][12].DATAA
data_block[45] => memory1[7][2][13].DATAA
data_block[46] => memory1[7][2][14].DATAA
data_block[47] => memory1[7][2][15].DATAA
data_block[48] => memory1[7][3][0].DATAA
data_block[49] => memory1[7][3][1].DATAA
data_block[50] => memory1[7][3][2].DATAA
data_block[51] => memory1[7][3][3].DATAA
data_block[52] => memory1[7][3][4].DATAA
data_block[53] => memory1[7][3][5].DATAA
data_block[54] => memory1[7][3][6].DATAA
data_block[55] => memory1[7][3][7].DATAA
data_block[56] => memory1[7][3][8].DATAA
data_block[57] => memory1[7][3][9].DATAA
data_block[58] => memory1[7][3][10].DATAA
data_block[59] => memory1[7][3][11].DATAA
data_block[60] => memory1[6][3][12].DATAA
data_block[61] => memory1[7][3][13].DATAA
data_block[62] => memory1[7][3][14].DATAA
data_block[63] => memory1[7][3][15].DATAA


|SimpleCompArch|Cache:Unit2|MainMemory2:Unit2
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => slowClock.CLK
rst => altsyncram:altsyncram_component.aclr0
Mre => altsyncram:altsyncram_component.rden_a
Mwe => altsyncram:altsyncram_component.wren_a
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => altsyncram:altsyncram_component.address_a[0]
address[3] => altsyncram:altsyncram_component.address_a[1]
address[4] => altsyncram:altsyncram_component.address_a[2]
address[5] => altsyncram:altsyncram_component.address_a[3]
address[6] => altsyncram:altsyncram_component.address_a[4]
address[7] => altsyncram:altsyncram_component.address_a[5]
address[8] => altsyncram:altsyncram_component.address_a[6]
address[9] => altsyncram:altsyncram_component.address_a[7]
address[10] => altsyncram:altsyncram_component.address_a[8]
address[11] => altsyncram:altsyncram_component.address_a[9]
data_in[0] => altsyncram:altsyncram_component.data_a[0]
data_in[1] => altsyncram:altsyncram_component.data_a[1]
data_in[2] => altsyncram:altsyncram_component.data_a[2]
data_in[3] => altsyncram:altsyncram_component.data_a[3]
data_in[4] => altsyncram:altsyncram_component.data_a[4]
data_in[5] => altsyncram:altsyncram_component.data_a[5]
data_in[6] => altsyncram:altsyncram_component.data_a[6]
data_in[7] => altsyncram:altsyncram_component.data_a[7]
data_in[8] => altsyncram:altsyncram_component.data_a[8]
data_in[9] => altsyncram:altsyncram_component.data_a[9]
data_in[10] => altsyncram:altsyncram_component.data_a[10]
data_in[11] => altsyncram:altsyncram_component.data_a[11]
data_in[12] => altsyncram:altsyncram_component.data_a[12]
data_in[13] => altsyncram:altsyncram_component.data_a[13]
data_in[14] => altsyncram:altsyncram_component.data_a[14]
data_in[15] => altsyncram:altsyncram_component.data_a[15]
data_in[16] => altsyncram:altsyncram_component.data_a[16]
data_in[17] => altsyncram:altsyncram_component.data_a[17]
data_in[18] => altsyncram:altsyncram_component.data_a[18]
data_in[19] => altsyncram:altsyncram_component.data_a[19]
data_in[20] => altsyncram:altsyncram_component.data_a[20]
data_in[21] => altsyncram:altsyncram_component.data_a[21]
data_in[22] => altsyncram:altsyncram_component.data_a[22]
data_in[23] => altsyncram:altsyncram_component.data_a[23]
data_in[24] => altsyncram:altsyncram_component.data_a[24]
data_in[25] => altsyncram:altsyncram_component.data_a[25]
data_in[26] => altsyncram:altsyncram_component.data_a[26]
data_in[27] => altsyncram:altsyncram_component.data_a[27]
data_in[28] => altsyncram:altsyncram_component.data_a[28]
data_in[29] => altsyncram:altsyncram_component.data_a[29]
data_in[30] => altsyncram:altsyncram_component.data_a[30]
data_in[31] => altsyncram:altsyncram_component.data_a[31]
data_in[32] => altsyncram:altsyncram_component.data_a[32]
data_in[33] => altsyncram:altsyncram_component.data_a[33]
data_in[34] => altsyncram:altsyncram_component.data_a[34]
data_in[35] => altsyncram:altsyncram_component.data_a[35]
data_in[36] => altsyncram:altsyncram_component.data_a[36]
data_in[37] => altsyncram:altsyncram_component.data_a[37]
data_in[38] => altsyncram:altsyncram_component.data_a[38]
data_in[39] => altsyncram:altsyncram_component.data_a[39]
data_in[40] => altsyncram:altsyncram_component.data_a[40]
data_in[41] => altsyncram:altsyncram_component.data_a[41]
data_in[42] => altsyncram:altsyncram_component.data_a[42]
data_in[43] => altsyncram:altsyncram_component.data_a[43]
data_in[44] => altsyncram:altsyncram_component.data_a[44]
data_in[45] => altsyncram:altsyncram_component.data_a[45]
data_in[46] => altsyncram:altsyncram_component.data_a[46]
data_in[47] => altsyncram:altsyncram_component.data_a[47]
data_in[48] => altsyncram:altsyncram_component.data_a[48]
data_in[49] => altsyncram:altsyncram_component.data_a[49]
data_in[50] => altsyncram:altsyncram_component.data_a[50]
data_in[51] => altsyncram:altsyncram_component.data_a[51]
data_in[52] => altsyncram:altsyncram_component.data_a[52]
data_in[53] => altsyncram:altsyncram_component.data_a[53]
data_in[54] => altsyncram:altsyncram_component.data_a[54]
data_in[55] => altsyncram:altsyncram_component.data_a[55]
data_in[56] => altsyncram:altsyncram_component.data_a[56]
data_in[57] => altsyncram:altsyncram_component.data_a[57]
data_in[58] => altsyncram:altsyncram_component.data_a[58]
data_in[59] => altsyncram:altsyncram_component.data_a[59]
data_in[60] => altsyncram:altsyncram_component.data_a[60]
data_in[61] => altsyncram:altsyncram_component.data_a[61]
data_in[62] => altsyncram:altsyncram_component.data_a[62]
data_in[63] => altsyncram:altsyncram_component.data_a[63]
data_out[0] <= altsyncram:altsyncram_component.q_a[0]
data_out[1] <= altsyncram:altsyncram_component.q_a[1]
data_out[2] <= altsyncram:altsyncram_component.q_a[2]
data_out[3] <= altsyncram:altsyncram_component.q_a[3]
data_out[4] <= altsyncram:altsyncram_component.q_a[4]
data_out[5] <= altsyncram:altsyncram_component.q_a[5]
data_out[6] <= altsyncram:altsyncram_component.q_a[6]
data_out[7] <= altsyncram:altsyncram_component.q_a[7]
data_out[8] <= altsyncram:altsyncram_component.q_a[8]
data_out[9] <= altsyncram:altsyncram_component.q_a[9]
data_out[10] <= altsyncram:altsyncram_component.q_a[10]
data_out[11] <= altsyncram:altsyncram_component.q_a[11]
data_out[12] <= altsyncram:altsyncram_component.q_a[12]
data_out[13] <= altsyncram:altsyncram_component.q_a[13]
data_out[14] <= altsyncram:altsyncram_component.q_a[14]
data_out[15] <= altsyncram:altsyncram_component.q_a[15]
data_out[16] <= altsyncram:altsyncram_component.q_a[16]
data_out[17] <= altsyncram:altsyncram_component.q_a[17]
data_out[18] <= altsyncram:altsyncram_component.q_a[18]
data_out[19] <= altsyncram:altsyncram_component.q_a[19]
data_out[20] <= altsyncram:altsyncram_component.q_a[20]
data_out[21] <= altsyncram:altsyncram_component.q_a[21]
data_out[22] <= altsyncram:altsyncram_component.q_a[22]
data_out[23] <= altsyncram:altsyncram_component.q_a[23]
data_out[24] <= altsyncram:altsyncram_component.q_a[24]
data_out[25] <= altsyncram:altsyncram_component.q_a[25]
data_out[26] <= altsyncram:altsyncram_component.q_a[26]
data_out[27] <= altsyncram:altsyncram_component.q_a[27]
data_out[28] <= altsyncram:altsyncram_component.q_a[28]
data_out[29] <= altsyncram:altsyncram_component.q_a[29]
data_out[30] <= altsyncram:altsyncram_component.q_a[30]
data_out[31] <= altsyncram:altsyncram_component.q_a[31]
data_out[32] <= altsyncram:altsyncram_component.q_a[32]
data_out[33] <= altsyncram:altsyncram_component.q_a[33]
data_out[34] <= altsyncram:altsyncram_component.q_a[34]
data_out[35] <= altsyncram:altsyncram_component.q_a[35]
data_out[36] <= altsyncram:altsyncram_component.q_a[36]
data_out[37] <= altsyncram:altsyncram_component.q_a[37]
data_out[38] <= altsyncram:altsyncram_component.q_a[38]
data_out[39] <= altsyncram:altsyncram_component.q_a[39]
data_out[40] <= altsyncram:altsyncram_component.q_a[40]
data_out[41] <= altsyncram:altsyncram_component.q_a[41]
data_out[42] <= altsyncram:altsyncram_component.q_a[42]
data_out[43] <= altsyncram:altsyncram_component.q_a[43]
data_out[44] <= altsyncram:altsyncram_component.q_a[44]
data_out[45] <= altsyncram:altsyncram_component.q_a[45]
data_out[46] <= altsyncram:altsyncram_component.q_a[46]
data_out[47] <= altsyncram:altsyncram_component.q_a[47]
data_out[48] <= altsyncram:altsyncram_component.q_a[48]
data_out[49] <= altsyncram:altsyncram_component.q_a[49]
data_out[50] <= altsyncram:altsyncram_component.q_a[50]
data_out[51] <= altsyncram:altsyncram_component.q_a[51]
data_out[52] <= altsyncram:altsyncram_component.q_a[52]
data_out[53] <= altsyncram:altsyncram_component.q_a[53]
data_out[54] <= altsyncram:altsyncram_component.q_a[54]
data_out[55] <= altsyncram:altsyncram_component.q_a[55]
data_out[56] <= altsyncram:altsyncram_component.q_a[56]
data_out[57] <= altsyncram:altsyncram_component.q_a[57]
data_out[58] <= altsyncram:altsyncram_component.q_a[58]
data_out[59] <= altsyncram:altsyncram_component.q_a[59]
data_out[60] <= altsyncram:altsyncram_component.q_a[60]
data_out[61] <= altsyncram:altsyncram_component.q_a[61]
data_out[62] <= altsyncram:altsyncram_component.q_a[62]
data_out[63] <= altsyncram:altsyncram_component.q_a[63]


|SimpleCompArch|Cache:Unit2|MainMemory2:Unit2|altsyncram:altsyncram_component
wren_a => altsyncram_tls3:auto_generated.wren_a
rden_a => altsyncram_tls3:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tls3:auto_generated.data_a[0]
data_a[1] => altsyncram_tls3:auto_generated.data_a[1]
data_a[2] => altsyncram_tls3:auto_generated.data_a[2]
data_a[3] => altsyncram_tls3:auto_generated.data_a[3]
data_a[4] => altsyncram_tls3:auto_generated.data_a[4]
data_a[5] => altsyncram_tls3:auto_generated.data_a[5]
data_a[6] => altsyncram_tls3:auto_generated.data_a[6]
data_a[7] => altsyncram_tls3:auto_generated.data_a[7]
data_a[8] => altsyncram_tls3:auto_generated.data_a[8]
data_a[9] => altsyncram_tls3:auto_generated.data_a[9]
data_a[10] => altsyncram_tls3:auto_generated.data_a[10]
data_a[11] => altsyncram_tls3:auto_generated.data_a[11]
data_a[12] => altsyncram_tls3:auto_generated.data_a[12]
data_a[13] => altsyncram_tls3:auto_generated.data_a[13]
data_a[14] => altsyncram_tls3:auto_generated.data_a[14]
data_a[15] => altsyncram_tls3:auto_generated.data_a[15]
data_a[16] => altsyncram_tls3:auto_generated.data_a[16]
data_a[17] => altsyncram_tls3:auto_generated.data_a[17]
data_a[18] => altsyncram_tls3:auto_generated.data_a[18]
data_a[19] => altsyncram_tls3:auto_generated.data_a[19]
data_a[20] => altsyncram_tls3:auto_generated.data_a[20]
data_a[21] => altsyncram_tls3:auto_generated.data_a[21]
data_a[22] => altsyncram_tls3:auto_generated.data_a[22]
data_a[23] => altsyncram_tls3:auto_generated.data_a[23]
data_a[24] => altsyncram_tls3:auto_generated.data_a[24]
data_a[25] => altsyncram_tls3:auto_generated.data_a[25]
data_a[26] => altsyncram_tls3:auto_generated.data_a[26]
data_a[27] => altsyncram_tls3:auto_generated.data_a[27]
data_a[28] => altsyncram_tls3:auto_generated.data_a[28]
data_a[29] => altsyncram_tls3:auto_generated.data_a[29]
data_a[30] => altsyncram_tls3:auto_generated.data_a[30]
data_a[31] => altsyncram_tls3:auto_generated.data_a[31]
data_a[32] => altsyncram_tls3:auto_generated.data_a[32]
data_a[33] => altsyncram_tls3:auto_generated.data_a[33]
data_a[34] => altsyncram_tls3:auto_generated.data_a[34]
data_a[35] => altsyncram_tls3:auto_generated.data_a[35]
data_a[36] => altsyncram_tls3:auto_generated.data_a[36]
data_a[37] => altsyncram_tls3:auto_generated.data_a[37]
data_a[38] => altsyncram_tls3:auto_generated.data_a[38]
data_a[39] => altsyncram_tls3:auto_generated.data_a[39]
data_a[40] => altsyncram_tls3:auto_generated.data_a[40]
data_a[41] => altsyncram_tls3:auto_generated.data_a[41]
data_a[42] => altsyncram_tls3:auto_generated.data_a[42]
data_a[43] => altsyncram_tls3:auto_generated.data_a[43]
data_a[44] => altsyncram_tls3:auto_generated.data_a[44]
data_a[45] => altsyncram_tls3:auto_generated.data_a[45]
data_a[46] => altsyncram_tls3:auto_generated.data_a[46]
data_a[47] => altsyncram_tls3:auto_generated.data_a[47]
data_a[48] => altsyncram_tls3:auto_generated.data_a[48]
data_a[49] => altsyncram_tls3:auto_generated.data_a[49]
data_a[50] => altsyncram_tls3:auto_generated.data_a[50]
data_a[51] => altsyncram_tls3:auto_generated.data_a[51]
data_a[52] => altsyncram_tls3:auto_generated.data_a[52]
data_a[53] => altsyncram_tls3:auto_generated.data_a[53]
data_a[54] => altsyncram_tls3:auto_generated.data_a[54]
data_a[55] => altsyncram_tls3:auto_generated.data_a[55]
data_a[56] => altsyncram_tls3:auto_generated.data_a[56]
data_a[57] => altsyncram_tls3:auto_generated.data_a[57]
data_a[58] => altsyncram_tls3:auto_generated.data_a[58]
data_a[59] => altsyncram_tls3:auto_generated.data_a[59]
data_a[60] => altsyncram_tls3:auto_generated.data_a[60]
data_a[61] => altsyncram_tls3:auto_generated.data_a[61]
data_a[62] => altsyncram_tls3:auto_generated.data_a[62]
data_a[63] => altsyncram_tls3:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tls3:auto_generated.address_a[0]
address_a[1] => altsyncram_tls3:auto_generated.address_a[1]
address_a[2] => altsyncram_tls3:auto_generated.address_a[2]
address_a[3] => altsyncram_tls3:auto_generated.address_a[3]
address_a[4] => altsyncram_tls3:auto_generated.address_a[4]
address_a[5] => altsyncram_tls3:auto_generated.address_a[5]
address_a[6] => altsyncram_tls3:auto_generated.address_a[6]
address_a[7] => altsyncram_tls3:auto_generated.address_a[7]
address_a[8] => altsyncram_tls3:auto_generated.address_a[8]
address_a[9] => altsyncram_tls3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tls3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_tls3:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tls3:auto_generated.q_a[0]
q_a[1] <= altsyncram_tls3:auto_generated.q_a[1]
q_a[2] <= altsyncram_tls3:auto_generated.q_a[2]
q_a[3] <= altsyncram_tls3:auto_generated.q_a[3]
q_a[4] <= altsyncram_tls3:auto_generated.q_a[4]
q_a[5] <= altsyncram_tls3:auto_generated.q_a[5]
q_a[6] <= altsyncram_tls3:auto_generated.q_a[6]
q_a[7] <= altsyncram_tls3:auto_generated.q_a[7]
q_a[8] <= altsyncram_tls3:auto_generated.q_a[8]
q_a[9] <= altsyncram_tls3:auto_generated.q_a[9]
q_a[10] <= altsyncram_tls3:auto_generated.q_a[10]
q_a[11] <= altsyncram_tls3:auto_generated.q_a[11]
q_a[12] <= altsyncram_tls3:auto_generated.q_a[12]
q_a[13] <= altsyncram_tls3:auto_generated.q_a[13]
q_a[14] <= altsyncram_tls3:auto_generated.q_a[14]
q_a[15] <= altsyncram_tls3:auto_generated.q_a[15]
q_a[16] <= altsyncram_tls3:auto_generated.q_a[16]
q_a[17] <= altsyncram_tls3:auto_generated.q_a[17]
q_a[18] <= altsyncram_tls3:auto_generated.q_a[18]
q_a[19] <= altsyncram_tls3:auto_generated.q_a[19]
q_a[20] <= altsyncram_tls3:auto_generated.q_a[20]
q_a[21] <= altsyncram_tls3:auto_generated.q_a[21]
q_a[22] <= altsyncram_tls3:auto_generated.q_a[22]
q_a[23] <= altsyncram_tls3:auto_generated.q_a[23]
q_a[24] <= altsyncram_tls3:auto_generated.q_a[24]
q_a[25] <= altsyncram_tls3:auto_generated.q_a[25]
q_a[26] <= altsyncram_tls3:auto_generated.q_a[26]
q_a[27] <= altsyncram_tls3:auto_generated.q_a[27]
q_a[28] <= altsyncram_tls3:auto_generated.q_a[28]
q_a[29] <= altsyncram_tls3:auto_generated.q_a[29]
q_a[30] <= altsyncram_tls3:auto_generated.q_a[30]
q_a[31] <= altsyncram_tls3:auto_generated.q_a[31]
q_a[32] <= altsyncram_tls3:auto_generated.q_a[32]
q_a[33] <= altsyncram_tls3:auto_generated.q_a[33]
q_a[34] <= altsyncram_tls3:auto_generated.q_a[34]
q_a[35] <= altsyncram_tls3:auto_generated.q_a[35]
q_a[36] <= altsyncram_tls3:auto_generated.q_a[36]
q_a[37] <= altsyncram_tls3:auto_generated.q_a[37]
q_a[38] <= altsyncram_tls3:auto_generated.q_a[38]
q_a[39] <= altsyncram_tls3:auto_generated.q_a[39]
q_a[40] <= altsyncram_tls3:auto_generated.q_a[40]
q_a[41] <= altsyncram_tls3:auto_generated.q_a[41]
q_a[42] <= altsyncram_tls3:auto_generated.q_a[42]
q_a[43] <= altsyncram_tls3:auto_generated.q_a[43]
q_a[44] <= altsyncram_tls3:auto_generated.q_a[44]
q_a[45] <= altsyncram_tls3:auto_generated.q_a[45]
q_a[46] <= altsyncram_tls3:auto_generated.q_a[46]
q_a[47] <= altsyncram_tls3:auto_generated.q_a[47]
q_a[48] <= altsyncram_tls3:auto_generated.q_a[48]
q_a[49] <= altsyncram_tls3:auto_generated.q_a[49]
q_a[50] <= altsyncram_tls3:auto_generated.q_a[50]
q_a[51] <= altsyncram_tls3:auto_generated.q_a[51]
q_a[52] <= altsyncram_tls3:auto_generated.q_a[52]
q_a[53] <= altsyncram_tls3:auto_generated.q_a[53]
q_a[54] <= altsyncram_tls3:auto_generated.q_a[54]
q_a[55] <= altsyncram_tls3:auto_generated.q_a[55]
q_a[56] <= altsyncram_tls3:auto_generated.q_a[56]
q_a[57] <= altsyncram_tls3:auto_generated.q_a[57]
q_a[58] <= altsyncram_tls3:auto_generated.q_a[58]
q_a[59] <= altsyncram_tls3:auto_generated.q_a[59]
q_a[60] <= altsyncram_tls3:auto_generated.q_a[60]
q_a[61] <= altsyncram_tls3:auto_generated.q_a[61]
q_a[62] <= altsyncram_tls3:auto_generated.q_a[62]
q_a[63] <= altsyncram_tls3:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SimpleCompArch|Cache:Unit2|MainMemory2:Unit2|altsyncram:altsyncram_component|altsyncram_tls3:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
aclr0 => ram_block1a32.CLR0
aclr0 => ram_block1a33.CLR0
aclr0 => ram_block1a34.CLR0
aclr0 => ram_block1a35.CLR0
aclr0 => ram_block1a36.CLR0
aclr0 => ram_block1a37.CLR0
aclr0 => ram_block1a38.CLR0
aclr0 => ram_block1a39.CLR0
aclr0 => ram_block1a40.CLR0
aclr0 => ram_block1a41.CLR0
aclr0 => ram_block1a42.CLR0
aclr0 => ram_block1a43.CLR0
aclr0 => ram_block1a44.CLR0
aclr0 => ram_block1a45.CLR0
aclr0 => ram_block1a46.CLR0
aclr0 => ram_block1a47.CLR0
aclr0 => ram_block1a48.CLR0
aclr0 => ram_block1a49.CLR0
aclr0 => ram_block1a50.CLR0
aclr0 => ram_block1a51.CLR0
aclr0 => ram_block1a52.CLR0
aclr0 => ram_block1a53.CLR0
aclr0 => ram_block1a54.CLR0
aclr0 => ram_block1a55.CLR0
aclr0 => ram_block1a56.CLR0
aclr0 => ram_block1a57.CLR0
aclr0 => ram_block1a58.CLR0
aclr0 => ram_block1a59.CLR0
aclr0 => ram_block1a60.CLR0
aclr0 => ram_block1a61.CLR0
aclr0 => ram_block1a62.CLR0
aclr0 => ram_block1a63.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_a => ram_block1a32.PORTARE
rden_a => ram_block1a33.PORTARE
rden_a => ram_block1a34.PORTARE
rden_a => ram_block1a35.PORTARE
rden_a => ram_block1a36.PORTARE
rden_a => ram_block1a37.PORTARE
rden_a => ram_block1a38.PORTARE
rden_a => ram_block1a39.PORTARE
rden_a => ram_block1a40.PORTARE
rden_a => ram_block1a41.PORTARE
rden_a => ram_block1a42.PORTARE
rden_a => ram_block1a43.PORTARE
rden_a => ram_block1a44.PORTARE
rden_a => ram_block1a45.PORTARE
rden_a => ram_block1a46.PORTARE
rden_a => ram_block1a47.PORTARE
rden_a => ram_block1a48.PORTARE
rden_a => ram_block1a49.PORTARE
rden_a => ram_block1a50.PORTARE
rden_a => ram_block1a51.PORTARE
rden_a => ram_block1a52.PORTARE
rden_a => ram_block1a53.PORTARE
rden_a => ram_block1a54.PORTARE
rden_a => ram_block1a55.PORTARE
rden_a => ram_block1a56.PORTARE
rden_a => ram_block1a57.PORTARE
rden_a => ram_block1a58.PORTARE
rden_a => ram_block1a59.PORTARE
rden_a => ram_block1a60.PORTARE
rden_a => ram_block1a61.PORTARE
rden_a => ram_block1a62.PORTARE
rden_a => ram_block1a63.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE


|SimpleCompArch|obuf:Unit3
O_en => obuf_out[0].OE
O_en => obuf_out[1].OE
O_en => obuf_out[2].OE
O_en => obuf_out[3].OE
O_en => obuf_out[4].OE
O_en => obuf_out[5].OE
O_en => obuf_out[6].OE
O_en => obuf_out[7].OE
O_en => obuf_out[8].OE
O_en => obuf_out[9].OE
O_en => obuf_out[10].OE
O_en => obuf_out[11].OE
O_en => obuf_out[12].OE
O_en => obuf_out[13].OE
O_en => obuf_out[14].OE
O_en => obuf_out[15].OE
obuf_in[0] => obuf_out[0].DATAIN
obuf_in[1] => obuf_out[1].DATAIN
obuf_in[2] => obuf_out[2].DATAIN
obuf_in[3] => obuf_out[3].DATAIN
obuf_in[4] => obuf_out[4].DATAIN
obuf_in[5] => obuf_out[5].DATAIN
obuf_in[6] => obuf_out[6].DATAIN
obuf_in[7] => obuf_out[7].DATAIN
obuf_in[8] => obuf_out[8].DATAIN
obuf_in[9] => obuf_out[9].DATAIN
obuf_in[10] => obuf_out[10].DATAIN
obuf_in[11] => obuf_out[11].DATAIN
obuf_in[12] => obuf_out[12].DATAIN
obuf_in[13] => obuf_out[13].DATAIN
obuf_in[14] => obuf_out[14].DATAIN
obuf_in[15] => obuf_out[15].DATAIN
obuf_out[0] <= obuf_out[0].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[1] <= obuf_out[1].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[2] <= obuf_out[2].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[3] <= obuf_out[3].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[4] <= obuf_out[4].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[5] <= obuf_out[5].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[6] <= obuf_out[6].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[7] <= obuf_out[7].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[8] <= obuf_out[8].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[9] <= obuf_out[9].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[10] <= obuf_out[10].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[11] <= obuf_out[11].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[12] <= obuf_out[12].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[13] <= obuf_out[13].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[14] <= obuf_out[14].DB_MAX_OUTPUT_PORT_TYPE
obuf_out[15] <= obuf_out[15].DB_MAX_OUTPUT_PORT_TYPE


