

================================================================
== Vivado HLS Report for 'Block_proc'
================================================================
* Date:           Tue Oct 30 18:51:18 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        deconv_generalized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     16|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|       3|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       3|     76|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   8|           1|           1|
    |ap_block_state2  |    or    |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  16|           2|           2|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  15|          3|    1|          3|
    |ap_done                     |   9|          2|    1|          2|
    |param2_I_c_V_out_out_blk_n  |   9|          2|    1|          2|
    |param2_I_h_V_out_out_blk_n  |   9|          2|    1|          2|
    |param2_I_w_V_out_out_blk_n  |   9|          2|    1|          2|
    |param2_S_V_out_out_blk_n    |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  60|         13|    6|         13|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      Block__proc     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      Block__proc     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      Block__proc     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      Block__proc     | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      Block__proc     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      Block__proc     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      Block__proc     | return value |
|ap_return_0                  | out |    6| ap_ctrl_hs |      Block__proc     | return value |
|ap_return_1                  | out |    6| ap_ctrl_hs |      Block__proc     | return value |
|ap_return_2                  | out |    6| ap_ctrl_hs |      Block__proc     | return value |
|ap_return_3                  | out |    6| ap_ctrl_hs |      Block__proc     | return value |
|param_S_V_address0           | out |    2|  ap_memory |       param_S_V      |     array    |
|param_S_V_ce0                | out |    1|  ap_memory |       param_S_V      |     array    |
|param_S_V_q0                 |  in |    6|  ap_memory |       param_S_V      |     array    |
|param_S_V_address1           | out |    2|  ap_memory |       param_S_V      |     array    |
|param_S_V_ce1                | out |    1|  ap_memory |       param_S_V      |     array    |
|param_S_V_q1                 |  in |    6|  ap_memory |       param_S_V      |     array    |
|param_I_c_V_address0         | out |    2|  ap_memory |      param_I_c_V     |     array    |
|param_I_c_V_ce0              | out |    1|  ap_memory |      param_I_c_V     |     array    |
|param_I_c_V_q0               |  in |    6|  ap_memory |      param_I_c_V     |     array    |
|param_I_c_V_address1         | out |    2|  ap_memory |      param_I_c_V     |     array    |
|param_I_c_V_ce1              | out |    1|  ap_memory |      param_I_c_V     |     array    |
|param_I_c_V_q1               |  in |    6|  ap_memory |      param_I_c_V     |     array    |
|param_I_w_V_address0         | out |    2|  ap_memory |      param_I_w_V     |     array    |
|param_I_w_V_ce0              | out |    1|  ap_memory |      param_I_w_V     |     array    |
|param_I_w_V_q0               |  in |    6|  ap_memory |      param_I_w_V     |     array    |
|param_I_w_V_address1         | out |    2|  ap_memory |      param_I_w_V     |     array    |
|param_I_w_V_ce1              | out |    1|  ap_memory |      param_I_w_V     |     array    |
|param_I_w_V_q1               |  in |    6|  ap_memory |      param_I_w_V     |     array    |
|param_I_h_V_address0         | out |    2|  ap_memory |      param_I_h_V     |     array    |
|param_I_h_V_ce0              | out |    1|  ap_memory |      param_I_h_V     |     array    |
|param_I_h_V_q0               |  in |    6|  ap_memory |      param_I_h_V     |     array    |
|param_I_h_V_address1         | out |    2|  ap_memory |      param_I_h_V     |     array    |
|param_I_h_V_ce1              | out |    1|  ap_memory |      param_I_h_V     |     array    |
|param_I_h_V_q1               |  in |    6|  ap_memory |      param_I_h_V     |     array    |
|param2_I_h_V_out_out_din     | out |    6|   ap_fifo  | param2_I_h_V_out_out |    pointer   |
|param2_I_h_V_out_out_full_n  |  in |    1|   ap_fifo  | param2_I_h_V_out_out |    pointer   |
|param2_I_h_V_out_out_write   | out |    1|   ap_fifo  | param2_I_h_V_out_out |    pointer   |
|param2_I_w_V_out_out_din     | out |    6|   ap_fifo  | param2_I_w_V_out_out |    pointer   |
|param2_I_w_V_out_out_full_n  |  in |    1|   ap_fifo  | param2_I_w_V_out_out |    pointer   |
|param2_I_w_V_out_out_write   | out |    1|   ap_fifo  | param2_I_w_V_out_out |    pointer   |
|param2_I_c_V_out_out_din     | out |    6|   ap_fifo  | param2_I_c_V_out_out |    pointer   |
|param2_I_c_V_out_out_full_n  |  in |    1|   ap_fifo  | param2_I_c_V_out_out |    pointer   |
|param2_I_c_V_out_out_write   | out |    1|   ap_fifo  | param2_I_c_V_out_out |    pointer   |
|param2_S_V_out_out_din       | out |    6|   ap_fifo  |  param2_S_V_out_out  |    pointer   |
|param2_S_V_out_out_full_n    |  in |    1|   ap_fifo  |  param2_S_V_out_out  |    pointer   |
|param2_S_V_out_out_write     | out |    1|   ap_fifo  |  param2_S_V_out_out  |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

