<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MLIR: include/mlir/Dialect/GPU/TransformOps/GPUTransformOps.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MLIR
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_5654f77406fb9ceec87e68ef828ceea2.html">mlir</a></li><li class="navelem"><a class="el" href="dir_d07a6fac82475a065a3b2953573f00a0.html">Dialect</a></li><li class="navelem"><a class="el" href="dir_93cabfc07d4b6bdd370da47c980ee537.html">GPU</a></li><li class="navelem"><a class="el" href="dir_14c0c3aa3fc83391162e1a3d970ca118.html">TransformOps</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">GPUTransformOps.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="GPUTransformOps_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- GPUTransformOps.h - GPU transform ops --------------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef MLIR_DIALECT_GPU_TRANSFORMOPS_GPUTRANSFORMOPS_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define MLIR_DIALECT_GPU_TRANSFORMOPS_GPUTRANSFORMOPS_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PDLTypes_8h.html">mlir/Dialect/PDL/IR/PDLTypes.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mlir_2Dialect_2SCF_2IR_2SCF_8h.html">mlir/Dialect/SCF/IR/SCF.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TransformInterfaces_8h.html">mlir/Dialect/Transform/IR/TransformInterfaces.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="OpImplementation_8h.html">mlir/IR/OpImplementation.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PatternMatch_8h.html">mlir/IR/PatternMatch.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacemlir.html">mlir</a> {</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">namespace </span>gpu {</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">class </span>GpuOp;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;} <span class="comment">// namespace gpu</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;} <span class="comment">// namespace mlir</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// GPU Transform Operations</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="GPUTransformOps_8h.html#a52c883a38e577b8b12282ff70c95a16d">   28</a></span>&#160;<span class="preprocessor">#define GET_OP_CLASSES</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;mlir/Dialect/GPU/TransformOps/GPUTransformOps.h.inc&quot;</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacemlir.html">mlir</a> {</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>DialectRegistry;</div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="namespacemlir_1_1transform.html">   33</a></span>&#160;<span class="keyword">namespace </span>transform {</div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="namespacemlir_1_1transform_1_1gpu.html">   34</a></span>&#160;<span class="keyword">namespace </span>gpu {</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/// Helper type for functions that generate ids for the mapping of a</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/// scf.forall.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html">   38</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html">IdBuilderResult</a> {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="comment">// Ops used to replace the forall induction variables.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html#ac4d1ac274d70211d7d670c1829c32355">   40</a></span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Value&gt;</a> <a class="code" href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html#ac4d1ac274d70211d7d670c1829c32355">mappingIdOps</a>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// Actual mapping sizes used to predicate the forall body when they are</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="comment">// smaller than the available mapping sizes.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html#a4accf7a4ae7c1ca9fb61d65de289c923">   43</a></span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;int64_t&gt;</a> <a class="code" href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html#a4accf7a4ae7c1ca9fb61d65de289c923">predicateMappingSizes</a>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="comment">// Ops used to predicate the forall body when predicateMappingSizes is smaller</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="comment">// than the available mapping sizes.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html#abff8a635da80e9d5eeeeb1be3de4ce2b">   46</a></span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Value&gt;</a> <a class="code" href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html#abff8a635da80e9d5eeeeb1be3de4ce2b">predicateIdOps</a>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;};</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/// Common gpu id builder type, allows the configuration of lowering for various</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/// mapping schemes. Takes:</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">///   - A rewriter with insertion point set before the forall op to rewrite.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">///   - The loc of the forall op to rewrite.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">///   - A list of positive integers carrying the mapping sizes for the current</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">///     forall op to rewrite.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="namespacemlir_1_1transform_1_1gpu.html#a5543d1a5eedf3d91bb6fda1a811a1921">   55</a></span>&#160;<span class="comment"></span><span class="keyword">using</span> <a class="code" href="namespacemlir_1_1transform_1_1gpu.html#a5543d1a5eedf3d91bb6fda1a811a1921">GpuIdBuilderFnType</a> =</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    std::function&lt;<a class="code" href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html">IdBuilderResult</a>(<a class="code" href="classmlir_1_1RewriterBase.html">RewriterBase</a> &amp;, <a class="code" href="classmlir_1_1Location.html">Location</a>, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int64_t&gt;</a>)&gt;;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/// Helper struct for configuring the rewrite of mapped scf.forall ops to</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">/// various gpu id configurations.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html">   60</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html">GpuIdBuilder</a> {</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#add530599fea133f265a95d8455872c0a">   61</a></span>&#160;  <a class="code" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#add530599fea133f265a95d8455872c0a">GpuIdBuilder</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;OpFoldResult&gt;</a> blockDims, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int64_t&gt;</a> mappingSizes)</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;      : <a class="code" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#a26b9a93caed0eb3b5afac538f6fcd681">blockDimsOfr</a>(blockDims), <a class="code" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#a77c8d3feafc3c687ca1316b5c5a26e8a">availableMappingSizes</a>(mappingSizes),</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <a class="code" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#ac17e4b7b14932dfc9f1e359309c87f83">mappingAttributes</a>(), <a class="code" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#afb46b2392c76ebe8ebcf280882ab6bfb">idBuilder</a>() {}</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// List of OpFoldResult carrying the  multi-dimensional number of</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// threads available in the current kernel (i.e. the current blockDims in</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// CUDA parlance).</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#a26b9a93caed0eb3b5afac538f6fcd681">   68</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;OpFoldResult&gt;</a> <a class="code" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#a26b9a93caed0eb3b5afac538f6fcd681">blockDimsOfr</a>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// A list of positive integers carrying the number of available mapping</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// resources that can trigger predication,</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#a77c8d3feafc3c687ca1316b5c5a26e8a">   72</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int64_t&gt;</a> <a class="code" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#a77c8d3feafc3c687ca1316b5c5a26e8a">availableMappingSizes</a>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// The mapping attributes targeted by this generator.</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#ac17e4b7b14932dfc9f1e359309c87f83">   75</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;DeviceMappingAttrInterface&gt;</a> <a class="code" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#ac17e4b7b14932dfc9f1e359309c87f83">mappingAttributes</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// The constructor that builds the concrete IR for mapping ids.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#afb46b2392c76ebe8ebcf280882ab6bfb">   78</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacemlir_1_1transform_1_1gpu.html#a5543d1a5eedf3d91bb6fda1a811a1921">GpuIdBuilderFnType</a> <a class="code" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#afb46b2392c76ebe8ebcf280882ab6bfb">idBuilder</a>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;};</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/// Map the top level `scf.forall` op to GPU Thread Blocks.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/// Mapping is one-to-one and the induction variables of `scf.forall` are</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/// rewritten to gpu.block_id according to the thread_dim_mapping attribute.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/// Dynamic, `scf.forall` trip counts are currently not supported.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/// Dynamic block dim sizes are currently not supported.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span><a class="code" href="classmlir_1_1DiagnosedSilenceableFailure.html">DiagnosedSilenceableFailure</a></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<a class="code" href="namespacemlir_1_1transform_1_1gpu.html#aa87d5bb58d2ce62e3d2975af7994b61e">mapForallToBlocksImpl</a>(<a class="code" href="classmlir_1_1RewriterBase.html">RewriterBase</a> &amp;rewriter, TransformOpInterface transformOp,</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                      scf::ForallOp forallOp,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;int64_t&gt;</a> &amp;gridDims,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                      <span class="keyword">const</span> <a class="code" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html">GpuIdBuilder</a> &amp;gpuIdBuilder);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">/// Search `scf.forall` ops nested under `target` and map each such op to an</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/// explicit GPU implementation along `availableMappingSizes`.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/// The mapping is one-to-one and the induction variables of `scf.forall` are</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/// rewritten to gpuIdBuilder.idBuilder according to the</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/// gpuIdBuilder.mappingAttributes attribute.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/// Dynamic, `scf.forall` trip counts are currently not supported.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/// Dynamic `availableMappingSizes` sizes are currently not supported.</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/// `availableMappingSizes` is expected to be of size 3.</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"></span><a class="code" href="classmlir_1_1DiagnosedSilenceableFailure.html">DiagnosedSilenceableFailure</a> <a class="code" href="namespacemlir_1_1transform_1_1gpu.html#ac3f7dc3db06248084b7c10ddbc718d4d">mapOneForallToThreadsImpl</a>(</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="classmlir_1_1RewriterBase.html">RewriterBase</a> &amp;rewriter, std::optional&lt;TransformOpInterface&gt; transformOp,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    scf::ForallOp forallOp, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int64_t&gt;</a> availableMappingSizes,</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordtype">bool</span> syncAfterDistribute, <span class="keyword">const</span> <a class="code" href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html">GpuIdBuilder</a> &amp;gpuIdBuilder);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/// Search `scf.forall` ops nested under `target` and map each such op to an</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">/// explicit GPU implementation along blockDims and warpDims.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/// The mapping is one-to-one and the induction variables of `scf.forall` are</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/// rewritten to threads and warps ids according to the mapping attribute.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/// Dynamic, `scf.forall` trip counts are currently not supported.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/// Dynamic `blockDims` or `warpDims` or `linearDims` sizes are currently not</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/// supported.</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/// `blockDims` is expected to be of size 3.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/// `warpDims` is expected to be empty or of size 3.</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/// The insertion point of the `rewriter` is expected to be set at the</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/// beginning of the `target` body block and dominate all other blocks.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span><a class="code" href="classmlir_1_1DiagnosedSilenceableFailure.html">DiagnosedSilenceableFailure</a> <a class="code" href="namespacemlir_1_1transform_1_1gpu.html#a707c7366ed904ac2ec7a2d19d8d5b100">mapNestedForallToThreadsImpl</a>(</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="classmlir_1_1RewriterBase.html">RewriterBase</a> &amp;rewriter, std::optional&lt;TransformOpInterface&gt; transformOp,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <a class="code" href="classmlir_1_1Operation.html">Operation</a> *target, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int64_t&gt;</a> blockDimsOfr,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int64_t&gt;</a> warpDims, <span class="keywordtype">bool</span> syncAfterDistribute);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/// Find the unique top level scf::ForallOp within a given target op.</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span><a class="code" href="classmlir_1_1DiagnosedSilenceableFailure.html">DiagnosedSilenceableFailure</a></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<a class="code" href="namespacemlir_1_1transform_1_1gpu.html#a064fe8837beadc3290187efba46415ca">findTopLevelForallOp</a>(<a class="code" href="classmlir_1_1Operation.html">Operation</a> *target, scf::ForallOp &amp;topLevelForallOp,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                     TransformOpInterface transformOp);</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;} <span class="comment">// namespace gpu</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;} <span class="comment">// namespace transform</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="keyword">namespace </span>gpu {</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespacemlir_1_1gpu.html#ab436f3983c1914d6cbf8e5aeb77223eb">registerTransformDialectExtension</a>(<a class="code" href="classmlir_1_1DialectRegistry.html">DialectRegistry</a> &amp;registry);</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;} <span class="comment">// namespace gpu</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;} <span class="comment">// namespace mlir</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// MLIR_DIALECT_GPU_TRANSFORMOPS_GPUTRANSFORMOPS_H</span></div>
<div class="ttc" id="aOpImplementation_8h_html"><div class="ttname"><a href="OpImplementation_8h.html">OpImplementation.h</a></div></div>
<div class="ttc" id="aPDLTypes_8h_html"><div class="ttname"><a href="PDLTypes_8h.html">PDLTypes.h</a></div></div>
<div class="ttc" id="aPatternMatch_8h_html"><div class="ttname"><a href="PatternMatch_8h.html">PatternMatch.h</a></div></div>
<div class="ttc" id="aTransformInterfaces_8h_html"><div class="ttname"><a href="TransformInterfaces_8h.html">TransformInterfaces.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdef"><b>Definition:</b> <a href="mlir_2Support_2LLVM_8h_source.html#l00046">LLVM.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="mlir_2Support_2LLVM_8h_source.html#l00073">LLVM.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="mlir_2Support_2LLVM_8h_source.html#l00071">LLVM.h:71</a></div></div>
<div class="ttc" id="aclassmlir_1_1DiagnosedSilenceableFailure_html"><div class="ttname"><a href="classmlir_1_1DiagnosedSilenceableFailure.html">mlir::DiagnosedSilenceableFailure</a></div><div class="ttdoc">The result of a transform IR operation application.</div><div class="ttdef"><b>Definition:</b> <a href="DiagnosedSilenceableFailure_8h_source.html#l00038">DiagnosedSilenceableFailure.h:38</a></div></div>
<div class="ttc" id="aclassmlir_1_1DialectRegistry_html"><div class="ttname"><a href="classmlir_1_1DialectRegistry.html">mlir::DialectRegistry</a></div><div class="ttdoc">The DialectRegistry maps a dialect namespace to a constructor for the matching dialect.</div><div class="ttdef"><b>Definition:</b> <a href="DialectRegistry_8h_source.html#l00109">DialectRegistry.h:109</a></div></div>
<div class="ttc" id="aclassmlir_1_1Location_html"><div class="ttname"><a href="classmlir_1_1Location.html">mlir::Location</a></div><div class="ttdoc">This class defines the main interface for locations in MLIR and acts as a non-nullable wrapper around...</div><div class="ttdef"><b>Definition:</b> <a href="Location_8h_source.html#l00063">Location.h:63</a></div></div>
<div class="ttc" id="aclassmlir_1_1Operation_html"><div class="ttname"><a href="classmlir_1_1Operation.html">mlir::Operation</a></div><div class="ttdoc">Operation is the basic unit of execution within MLIR.</div><div class="ttdef"><b>Definition:</b> <a href="IR_2Operation_8h_source.html#l00084">Operation.h:88</a></div></div>
<div class="ttc" id="aclassmlir_1_1RewriterBase_html"><div class="ttname"><a href="classmlir_1_1RewriterBase.html">mlir::RewriterBase</a></div><div class="ttdoc">This class coordinates the application of a rewrite on a set of IR, providing a way for clients to tr...</div><div class="ttdef"><b>Definition:</b> <a href="PatternMatch_8h_source.html#l00399">PatternMatch.h:399</a></div></div>
<div class="ttc" id="amlir_2Dialect_2SCF_2IR_2SCF_8h_html"><div class="ttname"><a href="mlir_2Dialect_2SCF_2IR_2SCF_8h.html">SCF.h</a></div></div>
<div class="ttc" id="anamespacemlir_1_1gpu_html_ab436f3983c1914d6cbf8e5aeb77223eb"><div class="ttname"><a href="namespacemlir_1_1gpu.html#ab436f3983c1914d6cbf8e5aeb77223eb">mlir::gpu::registerTransformDialectExtension</a></div><div class="ttdeci">void registerTransformDialectExtension(DialectRegistry &amp;registry)</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8cpp_source.html#l00922">GPUTransformOps.cpp:922</a></div></div>
<div class="ttc" id="anamespacemlir_1_1transform_1_1gpu_html_a064fe8837beadc3290187efba46415ca"><div class="ttname"><a href="namespacemlir_1_1transform_1_1gpu.html#a064fe8837beadc3290187efba46415ca">mlir::transform::gpu::findTopLevelForallOp</a></div><div class="ttdeci">DiagnosedSilenceableFailure findTopLevelForallOp(Operation *target, scf::ForallOp &amp;topLevelForallOp, TransformOpInterface transformOp)</div><div class="ttdoc">Find the unique top level scf::ForallOp within a given target op.</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8cpp_source.html#l00646">GPUTransformOps.cpp:646</a></div></div>
<div class="ttc" id="anamespacemlir_1_1transform_1_1gpu_html_a5543d1a5eedf3d91bb6fda1a811a1921"><div class="ttname"><a href="namespacemlir_1_1transform_1_1gpu.html#a5543d1a5eedf3d91bb6fda1a811a1921">mlir::transform::gpu::GpuIdBuilderFnType</a></div><div class="ttdeci">std::function&lt; IdBuilderResult(RewriterBase &amp;, Location, ArrayRef&lt; int64_t &gt;)&gt; GpuIdBuilderFnType</div><div class="ttdoc">Common gpu id builder type, allows the configuration of lowering for various mapping schemes.</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8h_source.html#l00055">GPUTransformOps.h:56</a></div></div>
<div class="ttc" id="anamespacemlir_1_1transform_1_1gpu_html_a707c7366ed904ac2ec7a2d19d8d5b100"><div class="ttname"><a href="namespacemlir_1_1transform_1_1gpu.html#a707c7366ed904ac2ec7a2d19d8d5b100">mlir::transform::gpu::mapNestedForallToThreadsImpl</a></div><div class="ttdeci">DiagnosedSilenceableFailure mapNestedForallToThreadsImpl(RewriterBase &amp;rewriter, std::optional&lt; TransformOpInterface &gt; transformOp, Operation *target, ArrayRef&lt; int64_t &gt; blockDimsOfr, ArrayRef&lt; int64_t &gt; warpDims, bool syncAfterDistribute)</div><div class="ttdoc">Search scf.forall ops nested under target and map each such op to an explicit GPU implementation alon...</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8cpp_source.html#l00765">GPUTransformOps.cpp:765</a></div></div>
<div class="ttc" id="anamespacemlir_1_1transform_1_1gpu_html_aa87d5bb58d2ce62e3d2975af7994b61e"><div class="ttname"><a href="namespacemlir_1_1transform_1_1gpu.html#aa87d5bb58d2ce62e3d2975af7994b61e">mlir::transform::gpu::mapForallToBlocksImpl</a></div><div class="ttdeci">DiagnosedSilenceableFailure mapForallToBlocksImpl(RewriterBase &amp;rewriter, TransformOpInterface transformOp, scf::ForallOp forallOp, SmallVectorImpl&lt; int64_t &gt; &amp;gridDims, const GpuIdBuilder &amp;gpuIdBuilder)</div><div class="ttdoc">Map the top level scf.forall op to GPU Thread Blocks.</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8cpp_source.html#l00606">GPUTransformOps.cpp:606</a></div></div>
<div class="ttc" id="anamespacemlir_1_1transform_1_1gpu_html_ac3f7dc3db06248084b7c10ddbc718d4d"><div class="ttname"><a href="namespacemlir_1_1transform_1_1gpu.html#ac3f7dc3db06248084b7c10ddbc718d4d">mlir::transform::gpu::mapOneForallToThreadsImpl</a></div><div class="ttdeci">DiagnosedSilenceableFailure mapOneForallToThreadsImpl(RewriterBase &amp;rewriter, std::optional&lt; TransformOpInterface &gt; transformOp, scf::ForallOp forallOp, ArrayRef&lt; int64_t &gt; availableMappingSizes, bool syncAfterDistribute, const GpuIdBuilder &amp;gpuIdBuilder)</div><div class="ttdoc">Search scf.forall ops nested under target and map each such op to an explicit GPU implementation alon...</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8cpp_source.html#l00730">GPUTransformOps.cpp:730</a></div></div>
<div class="ttc" id="anamespacemlir_html"><div class="ttname"><a href="namespacemlir.html">mlir</a></div><div class="ttdoc">This header declares functions that assit transformations in the MemRef dialect.</div><div class="ttdef"><b>Definition:</b> <a href="LocalAliasAnalysis_8h_source.html#l00020">LocalAliasAnalysis.h:20</a></div></div>
<div class="ttc" id="astructmlir_1_1transform_1_1gpu_1_1GpuIdBuilder_html"><div class="ttname"><a href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html">mlir::transform::gpu::GpuIdBuilder</a></div><div class="ttdoc">Helper struct for configuring the rewrite of mapped scf.forall ops to various gpu id configurations.</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8h_source.html#l00060">GPUTransformOps.h:60</a></div></div>
<div class="ttc" id="astructmlir_1_1transform_1_1gpu_1_1GpuIdBuilder_html_a26b9a93caed0eb3b5afac538f6fcd681"><div class="ttname"><a href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#a26b9a93caed0eb3b5afac538f6fcd681">mlir::transform::gpu::GpuIdBuilder::blockDimsOfr</a></div><div class="ttdeci">ArrayRef&lt; OpFoldResult &gt; blockDimsOfr</div><div class="ttdoc">List of OpFoldResult carrying the multi-dimensional number of threads available in the current kernel...</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8h_source.html#l00068">GPUTransformOps.h:68</a></div></div>
<div class="ttc" id="astructmlir_1_1transform_1_1gpu_1_1GpuIdBuilder_html_a77c8d3feafc3c687ca1316b5c5a26e8a"><div class="ttname"><a href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#a77c8d3feafc3c687ca1316b5c5a26e8a">mlir::transform::gpu::GpuIdBuilder::availableMappingSizes</a></div><div class="ttdeci">ArrayRef&lt; int64_t &gt; availableMappingSizes</div><div class="ttdoc">A list of positive integers carrying the number of available mapping resources that can trigger predi...</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8h_source.html#l00072">GPUTransformOps.h:72</a></div></div>
<div class="ttc" id="astructmlir_1_1transform_1_1gpu_1_1GpuIdBuilder_html_ac17e4b7b14932dfc9f1e359309c87f83"><div class="ttname"><a href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#ac17e4b7b14932dfc9f1e359309c87f83">mlir::transform::gpu::GpuIdBuilder::mappingAttributes</a></div><div class="ttdeci">SmallVector&lt; DeviceMappingAttrInterface &gt; mappingAttributes</div><div class="ttdoc">The mapping attributes targeted by this generator.</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8h_source.html#l00075">GPUTransformOps.h:75</a></div></div>
<div class="ttc" id="astructmlir_1_1transform_1_1gpu_1_1GpuIdBuilder_html_add530599fea133f265a95d8455872c0a"><div class="ttname"><a href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#add530599fea133f265a95d8455872c0a">mlir::transform::gpu::GpuIdBuilder::GpuIdBuilder</a></div><div class="ttdeci">GpuIdBuilder(ArrayRef&lt; OpFoldResult &gt; blockDims, ArrayRef&lt; int64_t &gt; mappingSizes)</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8h_source.html#l00061">GPUTransformOps.h:61</a></div></div>
<div class="ttc" id="astructmlir_1_1transform_1_1gpu_1_1GpuIdBuilder_html_afb46b2392c76ebe8ebcf280882ab6bfb"><div class="ttname"><a href="structmlir_1_1transform_1_1gpu_1_1GpuIdBuilder.html#afb46b2392c76ebe8ebcf280882ab6bfb">mlir::transform::gpu::GpuIdBuilder::idBuilder</a></div><div class="ttdeci">GpuIdBuilderFnType idBuilder</div><div class="ttdoc">The constructor that builds the concrete IR for mapping ids.</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8h_source.html#l00078">GPUTransformOps.h:78</a></div></div>
<div class="ttc" id="astructmlir_1_1transform_1_1gpu_1_1IdBuilderResult_html"><div class="ttname"><a href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html">mlir::transform::gpu::IdBuilderResult</a></div><div class="ttdoc">Helper type for functions that generate ids for the mapping of a scf.forall.</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8h_source.html#l00038">GPUTransformOps.h:38</a></div></div>
<div class="ttc" id="astructmlir_1_1transform_1_1gpu_1_1IdBuilderResult_html_a4accf7a4ae7c1ca9fb61d65de289c923"><div class="ttname"><a href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html#a4accf7a4ae7c1ca9fb61d65de289c923">mlir::transform::gpu::IdBuilderResult::predicateMappingSizes</a></div><div class="ttdeci">SmallVector&lt; int64_t &gt; predicateMappingSizes</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8h_source.html#l00043">GPUTransformOps.h:43</a></div></div>
<div class="ttc" id="astructmlir_1_1transform_1_1gpu_1_1IdBuilderResult_html_abff8a635da80e9d5eeeeb1be3de4ce2b"><div class="ttname"><a href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html#abff8a635da80e9d5eeeeb1be3de4ce2b">mlir::transform::gpu::IdBuilderResult::predicateIdOps</a></div><div class="ttdeci">SmallVector&lt; Value &gt; predicateIdOps</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8h_source.html#l00046">GPUTransformOps.h:46</a></div></div>
<div class="ttc" id="astructmlir_1_1transform_1_1gpu_1_1IdBuilderResult_html_ac4d1ac274d70211d7d670c1829c32355"><div class="ttname"><a href="structmlir_1_1transform_1_1gpu_1_1IdBuilderResult.html#ac4d1ac274d70211d7d670c1829c32355">mlir::transform::gpu::IdBuilderResult::mappingIdOps</a></div><div class="ttdeci">SmallVector&lt; Value &gt; mappingIdOps</div><div class="ttdef"><b>Definition:</b> <a href="GPUTransformOps_8h_source.html#l00040">GPUTransformOps.h:40</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 4 2023 20:33:50 for MLIR by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
