{"vcs1":{"timestamp_begin":1684264469.762891808, "rt":1.27, "ut":0.37, "st":0.20}}
{"vcselab":{"timestamp_begin":1684264471.123737807, "rt":1.25, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1684264472.455481907, "rt":0.44, "ut":0.24, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684264469.115664179}
{"VCS_COMP_START_TIME": 1684264469.115664179}
{"VCS_COMP_END_TIME": 1684264474.463021320}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330376}}
{"stitch_vcselab": {"peak_mem": 211888}}
