{
  "design": {
    "design_info": {
      "boundary_crc": "0x504F451968A811D1",
      "device": "xc7a35tcpg236-1",
      "name": "Adder",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "FullAdder": {
        "xup_xor2_1": "",
        "xup_and2_0": "",
        "xup_xor2_0": "",
        "xup_and2_1": "",
        "xup_xor2_2": "",
        "xup_or2_0": ""
      },
      "FullAdder1": {
        "xup_xor2_1": "",
        "xup_and2_0": "",
        "xup_xor2_0": "",
        "xup_and2_1": "",
        "xup_xor2_2": "",
        "xup_or2_0": ""
      },
      "xlconstant_0": "",
      "xlconcat_0": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": ""
    },
    "ports": {
      "Cout_0": {
        "direction": "O"
      },
      "SUM": {
        "type": "data",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PortWidth": {
            "value": "2",
            "value_src": "ip_prop"
          }
        }
      },
      "A_bus": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_Bus": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "FullAdder": {
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "Cin": {
            "direction": "I"
          },
          "X": {
            "direction": "O"
          },
          "Cout": {
            "direction": "O"
          }
        },
        "components": {
          "xup_xor2_1": {
            "vlnv": "xilinx.com:xup:xup_xor2:1.0",
            "xci_name": "Adder_xup_xor2_1_0"
          },
          "xup_and2_0": {
            "vlnv": "xilinx.com:xup:xup_and2:1.0",
            "xci_name": "Adder_xup_and2_0_0"
          },
          "xup_xor2_0": {
            "vlnv": "xilinx.com:xup:xup_xor2:1.0",
            "xci_name": "Adder_xup_xor2_0_0"
          },
          "xup_and2_1": {
            "vlnv": "xilinx.com:xup:xup_and2:1.0",
            "xci_name": "Adder_xup_and2_1_0"
          },
          "xup_xor2_2": {
            "vlnv": "xilinx.com:xup:xup_xor2:1.0",
            "xci_name": "Adder_xup_xor2_2_0"
          },
          "xup_or2_0": {
            "vlnv": "xilinx.com:xup:xup_or2:1.0",
            "xci_name": "Adder_xup_or2_0_0"
          }
        },
        "nets": {
          "xup_xor2_1_y": {
            "ports": [
              "xup_xor2_1/y",
              "xup_and2_0/a"
            ]
          },
          "xup_and2_0_y": {
            "ports": [
              "xup_and2_0/y",
              "xup_or2_0/a"
            ]
          },
          "xup_xor2_0_y": {
            "ports": [
              "xup_xor2_0/y",
              "xup_xor2_2/a"
            ]
          },
          "xup_and2_1_y": {
            "ports": [
              "xup_and2_1/y",
              "xup_or2_0/b"
            ]
          },
          "a_0_1": {
            "ports": [
              "a",
              "xup_xor2_0/a",
              "xup_and2_1/a",
              "xup_xor2_1/a"
            ]
          },
          "b_0_1": {
            "ports": [
              "b",
              "xup_xor2_0/b",
              "xup_and2_1/b",
              "xup_xor2_1/b"
            ]
          },
          "a_1_1": {
            "ports": [
              "Cin",
              "xup_xor2_2/b",
              "xup_and2_0/b"
            ]
          },
          "xup_xor2_2_y": {
            "ports": [
              "xup_xor2_2/y",
              "X"
            ]
          },
          "xup_or2_0_y": {
            "ports": [
              "xup_or2_0/y",
              "Cout"
            ]
          }
        }
      },
      "FullAdder1": {
        "ports": {
          "a": {
            "direction": "I"
          },
          "b": {
            "direction": "I"
          },
          "Cin": {
            "direction": "I"
          },
          "X": {
            "direction": "O"
          },
          "Cout": {
            "direction": "O"
          }
        },
        "components": {
          "xup_xor2_1": {
            "vlnv": "xilinx.com:xup:xup_xor2:1.0",
            "xci_name": "Adder_xup_xor2_1_1"
          },
          "xup_and2_0": {
            "vlnv": "xilinx.com:xup:xup_and2:1.0",
            "xci_name": "Adder_xup_and2_0_1"
          },
          "xup_xor2_0": {
            "vlnv": "xilinx.com:xup:xup_xor2:1.0",
            "xci_name": "Adder_xup_xor2_0_1"
          },
          "xup_and2_1": {
            "vlnv": "xilinx.com:xup:xup_and2:1.0",
            "xci_name": "Adder_xup_and2_1_1"
          },
          "xup_xor2_2": {
            "vlnv": "xilinx.com:xup:xup_xor2:1.0",
            "xci_name": "Adder_xup_xor2_2_1"
          },
          "xup_or2_0": {
            "vlnv": "xilinx.com:xup:xup_or2:1.0",
            "xci_name": "Adder_xup_or2_0_1"
          }
        },
        "nets": {
          "xup_xor2_1_y": {
            "ports": [
              "xup_xor2_1/y",
              "xup_and2_0/a"
            ]
          },
          "xup_and2_0_y": {
            "ports": [
              "xup_and2_0/y",
              "xup_or2_0/a"
            ]
          },
          "xup_xor2_0_y": {
            "ports": [
              "xup_xor2_0/y",
              "xup_xor2_2/a"
            ]
          },
          "xup_and2_1_y": {
            "ports": [
              "xup_and2_1/y",
              "xup_or2_0/b"
            ]
          },
          "a_0_1": {
            "ports": [
              "a",
              "xup_xor2_0/a",
              "xup_and2_1/a",
              "xup_xor2_1/a"
            ]
          },
          "b_0_1": {
            "ports": [
              "b",
              "xup_xor2_0/b",
              "xup_and2_1/b",
              "xup_xor2_1/b"
            ]
          },
          "a_1_1": {
            "ports": [
              "Cin",
              "xup_xor2_2/b",
              "xup_and2_0/b"
            ]
          },
          "xup_xor2_2_y": {
            "ports": [
              "xup_xor2_2/y",
              "X"
            ]
          },
          "xup_or2_0_y": {
            "ports": [
              "xup_or2_0/y",
              "Cout"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "Adder_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "Adder_xlconcat_0_0"
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Adder_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Adder_xlslice_0_1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Adder_xlslice_0_2",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "Adder_xlslice_0_3",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      }
    },
    "nets": {
      "FullAdder_Cout": {
        "ports": [
          "FullAdder/Cout",
          "FullAdder1/Cin"
        ]
      },
      "FullAdder1_Cout": {
        "ports": [
          "FullAdder1/Cout",
          "Cout_0"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "FullAdder/Cin"
        ]
      },
      "FullAdder_X": {
        "ports": [
          "FullAdder/X",
          "xlconcat_0/In0"
        ]
      },
      "FullAdder1_X": {
        "ports": [
          "FullAdder1/X",
          "xlconcat_0/In1"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "SUM"
        ]
      },
      "A_bus_1": {
        "ports": [
          "A_bus",
          "xlslice_1/Din",
          "xlslice_0/Din"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "FullAdder1/a"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "FullAdder/a"
        ]
      },
      "B_Bus_1": {
        "ports": [
          "B_Bus",
          "xlslice_2/Din",
          "xlslice_3/Din"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "FullAdder/b"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "FullAdder1/b"
        ]
      }
    }
  }
}