# VERILOG-Five-stage-32-bit-MIPS-processor
Design &amp; Implementation of a balanced five stage pipelined MIPS Processor ensuring improved performance using pipelining &amp; hazard control methods  Tools and Languages: Synopsys Verilog Compiler Simulator (VCS), Synopsys Design Vision, Verilog

The tb_mips.v file contains testbench for running the project.
