INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/clock_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/two_line_display_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_line_display_driver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Richard/OneDrive - University of Illinois - Urbana/UIUC/Fall2022/ECE445/ece445_project/FPGA/test_two_line_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_two_line_driver
